
Watch_BLEFreeRTOS_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014330  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f88  08014470  08014470  00024470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080163f8  080163f8  000263f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080163fc  080163fc  000263fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f0  20000004  08016400  00030004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 BLE_APP_CONTEXT 000000d0  200001f8  080165f0  000301f8  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  200002c8  080166c0  000302c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 0000003e  20000364  08016759  00030364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  200003a4  08016797  000303a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00005b20  200003b8  080167a8  000303b8  2**2
                  ALLOC
 11 ._user_heap_stack 00001400  20005ed8  080167a8  00035ed8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000303b5  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000028  20030000  20030000  00040000  2**2
                  ALLOC
 14 MB_MEM1       000001b8  20030028  20030028  00040000  2**2
                  ALLOC
 15 MB_MEM2       00000877  200301e0  200301e0  00040000  2**2
                  ALLOC
 16 .debug_info   000509db  00000000  00000000  000303e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_abbrev 00008773  00000000  00000000  00080dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 000036c0  00000000  00000000  00089538  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00003330  00000000  00000000  0008cbf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  00032a99  00000000  00000000  0008ff28  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   000338fd  00000000  00000000  000c29c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    00111597  00000000  00000000  000f62be  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .comment      0000007b  00000000  00000000  00207855  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000f4e8  00000000  00000000  002078d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200003b8 	.word	0x200003b8
 800015c:	00000000 	.word	0x00000000
 8000160:	08014458 	.word	0x08014458

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200003bc 	.word	0x200003bc
 800017c:	08014458 	.word	0x08014458

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8000b5c:	4b03      	ldr	r3, [pc, #12]	; (8000b6c <LL_FLASH_GetUDN+0x14>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	1fff7580 	.word	0x1fff7580

08000b70 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <LL_FLASH_GetDeviceID+0x14>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	b2db      	uxtb	r3, r3
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	1fff7584 	.word	0x1fff7584

08000b88 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8000b8c:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <LL_FLASH_GetSTCompanyID+0x14>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	0a1b      	lsrs	r3, r3, #8
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	1fff7584 	.word	0x1fff7584

08000ba0 <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 8000ba0:	b5b0      	push	{r4, r5, r7, lr}
 8000ba2:	b08c      	sub	sp, #48	; 0x30
 8000ba4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8000ba6:	4b2b      	ldr	r3, [pc, #172]	; (8000c54 <APP_BLE_Init+0xb4>)
 8000ba8:	463c      	mov	r4, r7
 8000baa:	461d      	mov	r5, r3
 8000bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bb8:	c407      	stmia	r4!, {r0, r1, r2}
 8000bba:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 8000bbc:	f000 f9fe 	bl	8000fbc <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	2002      	movs	r0, #2
 8000bc4:	f010 fe42 	bl	801184c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  HciUserEvtProcessId = osThreadNew(HciUserEvtProcess, NULL, &HciUserEvtProcess_attr);
 8000bc8:	4a23      	ldr	r2, [pc, #140]	; (8000c58 <APP_BLE_Init+0xb8>)
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4823      	ldr	r0, [pc, #140]	; (8000c5c <APP_BLE_Init+0xbc>)
 8000bce:	f00c fce9 	bl	800d5a4 <osThreadNew>
 8000bd2:	4602      	mov	r2, r0
 8000bd4:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <APP_BLE_Init+0xc0>)
 8000bd6:	601a      	str	r2, [r3, #0]

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00b f876 	bl	800bccc <SHCI_C2_BLE_Init>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <APP_BLE_Init+0x4a>
  {
    Error_Handler();
 8000be6:	f004 fb5d 	bl	80052a4 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8000bea:	f000 fa0f 	bl	800100c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8000bee:	f00a f819 	bl	800ac24 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <APP_BLE_Init+0xc4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <APP_BLE_Init+0xc4>)
 8000bfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c00:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  AdvUpdateProcessId = osThreadNew(AdvUpdateProcess, NULL, &AdvUpdateProcess_attr);
 8000c02:	4a19      	ldr	r2, [pc, #100]	; (8000c68 <APP_BLE_Init+0xc8>)
 8000c04:	2100      	movs	r1, #0
 8000c06:	4819      	ldr	r0, [pc, #100]	; (8000c6c <APP_BLE_Init+0xcc>)
 8000c08:	f00c fccc 	bl	800d5a4 <osThreadNew>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <APP_BLE_Init+0xd0>)
 8000c10:	601a      	str	r2, [r3, #0]

  /**
   * Initialize HRS Application
   */
  //P2P FIX HRSAPP_Init();
  index_con_int = 0;
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <APP_BLE_Init+0xd4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <APP_BLE_Init+0xd8>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	701a      	strb	r2, [r3, #0]
  P2PS_APP_Init();
 8000c1e:	f000 fca3 	bl	8001568 <P2PS_APP_Init>

  /**
   * Create timer to handle the connection state machine
   */

  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <APP_BLE_Init+0xdc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	4916      	ldr	r1, [pc, #88]	; (8000c80 <APP_BLE_Init+0xe0>)
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f002 fc4f 	bl	80034cc <HW_TS_Create>
  /**
   * Make device discoverable
   */

  //P2P FIX lines below
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL; //AD_TYPE_16_BIT_SERV_UUID;
 8000c2e:	4b0d      	ldr	r3, [pc, #52]	; (8000c64 <APP_BLE_Init+0xc4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;//1;
 8000c34:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <APP_BLE_Init+0xc4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	761a      	strb	r2, [r3, #24]
  //P2P FIX Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8000c3a:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <APP_BLE_Init+0xe4>)
 8000c3c:	2280      	movs	r2, #128	; 0x80
 8000c3e:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8000c40:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <APP_BLE_Init+0xe8>)
 8000c42:	22a0      	movs	r2, #160	; 0xa0
 8000c44:	801a      	strh	r2, [r3, #0]

  /**
  * Start to Advertise to be connected by Collector
   */
   Adv_Request(APP_BLE_FAST_ADV);
 8000c46:	2001      	movs	r0, #1
 8000c48:	f000 fabc 	bl	80011c4 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 8000c4c:	bf00      	nop
}
 8000c4e:	3730      	adds	r7, #48	; 0x30
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bdb0      	pop	{r4, r5, r7, pc}
 8000c54:	0801449c 	.word	0x0801449c
 8000c58:	08014d5c 	.word	0x08014d5c
 8000c5c:	080013d9 	.word	0x080013d9
 8000c60:	20005c30 	.word	0x20005c30
 8000c64:	20000210 	.word	0x20000210
 8000c68:	08014d38 	.word	0x08014d38
 8000c6c:	080013b1 	.word	0x080013b1
 8000c70:	20005c48 	.word	0x20005c48
 8000c74:	20005c3d 	.word	0x20005c3d
 8000c78:	20005c3c 	.word	0x20005c3c
 8000c7c:	08001399 	.word	0x08001399
 8000c80:	20000291 	.word	0x20000291
 8000c84:	20000294 	.word	0x20000294
 8000c88:	20000296 	.word	0x20000296

08000c8c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08c      	sub	sp, #48	; 0x30
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blue_aci *blue_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8000c94:	2342      	movs	r3, #66	; 0x42
 8000c96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 8000ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b3e      	cmp	r3, #62	; 0x3e
 8000ca6:	d028      	beq.n	8000cfa <SVCCTL_App_Notification+0x6e>
 8000ca8:	2bff      	cmp	r3, #255	; 0xff
 8000caa:	f000 80a5 	beq.w	8000df8 <SVCCTL_App_Notification+0x16c>
 8000cae:	2b05      	cmp	r3, #5
 8000cb0:	d000      	beq.n	8000cb4 <SVCCTL_App_Notification+0x28>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
        break;
 8000cb2:	e145      	b.n	8000f40 <SVCCTL_App_Notification+0x2b4>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 8000cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb6:	3302      	adds	r3, #2
 8000cb8:	613b      	str	r3, [r7, #16]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	4ba2      	ldr	r3, [pc, #648]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000cc4:	8adb      	ldrh	r3, [r3, #22]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d109      	bne.n	8000cde <SVCCTL_App_Notification+0x52>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8000cca:	4ba0      	ldr	r3, [pc, #640]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000cd0:	4b9e      	ldr	r3, [pc, #632]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 8000cd8:	489d      	ldr	r0, [pc, #628]	; (8000f50 <SVCCTL_App_Notification+0x2c4>)
 8000cda:	f011 fba3 	bl	8012424 <puts>
      Adv_Request(APP_BLE_FAST_ADV);
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f000 fa70 	bl	80011c4 <Adv_Request>
      handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8000ce4:	4b9b      	ldr	r3, [pc, #620]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000cea:	4b98      	ldr	r3, [pc, #608]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000cec:	8ada      	ldrh	r2, [r3, #22]
 8000cee:	4b99      	ldr	r3, [pc, #612]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000cf0:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&handleNotification);
 8000cf2:	4898      	ldr	r0, [pc, #608]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000cf4:	f000 fc24 	bl	8001540 <P2PS_APP_Notification>
    break; /* EVT_DISCONN_COMPLETE */
 8000cf8:	e122      	b.n	8000f40 <SVCCTL_App_Notification+0x2b4>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 8000cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cfc:	3302      	adds	r3, #2
 8000cfe:	61fb      	str	r3, [r7, #28]
      switch (meta_evt->subevent)
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b03      	cmp	r3, #3
 8000d06:	d004      	beq.n	8000d12 <SVCCTL_App_Notification+0x86>
 8000d08:	2b0c      	cmp	r3, #12
 8000d0a:	d006      	beq.n	8000d1a <SVCCTL_App_Notification+0x8e>
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d042      	beq.n	8000d96 <SVCCTL_App_Notification+0x10a>
          break;
 8000d10:	e071      	b.n	8000df6 <SVCCTL_App_Notification+0x16a>
          APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 8000d12:	4891      	ldr	r0, [pc, #580]	; (8000f58 <SVCCTL_App_Notification+0x2cc>)
 8000d14:	f011 fb86 	bl	8012424 <puts>
          break;
 8000d18:	e06d      	b.n	8000df6 <SVCCTL_App_Notification+0x16a>
          APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE \n");
 8000d1a:	4890      	ldr	r0, [pc, #576]	; (8000f5c <SVCCTL_App_Notification+0x2d0>)
 8000d1c:	f011 fb82 	bl	8012424 <puts>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	3301      	adds	r3, #1
 8000d24:	61bb      	str	r3, [r7, #24]
          if (evt_le_phy_update_complete->Status == 0)
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d103      	bne.n	8000d36 <SVCCTL_App_Notification+0xaa>
            APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status ok \n");
 8000d2e:	488c      	ldr	r0, [pc, #560]	; (8000f60 <SVCCTL_App_Notification+0x2d4>)
 8000d30:	f011 fb78 	bl	8012424 <puts>
 8000d34:	e002      	b.n	8000d3c <SVCCTL_App_Notification+0xb0>
            APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status nok \n");
 8000d36:	488b      	ldr	r0, [pc, #556]	; (8000f64 <SVCCTL_App_Notification+0x2d8>)
 8000d38:	f011 fb74 	bl	8012424 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 8000d3c:	4b83      	ldr	r3, [pc, #524]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000d3e:	8adb      	ldrh	r3, [r3, #22]
 8000d40:	f107 020e 	add.w	r2, r7, #14
 8000d44:	f107 010f 	add.w	r1, r7, #15
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f00a fed0 	bl	800baee <hci_le_read_phy>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret == BLE_STATUS_SUCCESS)
 8000d54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d118      	bne.n	8000d8e <SVCCTL_App_Notification+0x102>
            APP_DBG_MSG("Read_PHY success \n");
 8000d5c:	4882      	ldr	r0, [pc, #520]	; (8000f68 <SVCCTL_App_Notification+0x2dc>)
 8000d5e:	f011 fb61 	bl	8012424 <puts>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d10a      	bne.n	8000d7e <SVCCTL_App_Notification+0xf2>
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d107      	bne.n	8000d7e <SVCCTL_App_Notification+0xf2>
              APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 8000d6e:	7bfb      	ldrb	r3, [r7, #15]
 8000d70:	4619      	mov	r1, r3
 8000d72:	7bbb      	ldrb	r3, [r7, #14]
 8000d74:	461a      	mov	r2, r3
 8000d76:	487d      	ldr	r0, [pc, #500]	; (8000f6c <SVCCTL_App_Notification+0x2e0>)
 8000d78:	f011 fae0 	bl	801233c <iprintf>
          break;
 8000d7c:	e03b      	b.n	8000df6 <SVCCTL_App_Notification+0x16a>
              APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	4619      	mov	r1, r3
 8000d82:	7bbb      	ldrb	r3, [r7, #14]
 8000d84:	461a      	mov	r2, r3
 8000d86:	4879      	ldr	r0, [pc, #484]	; (8000f6c <SVCCTL_App_Notification+0x2e0>)
 8000d88:	f011 fad8 	bl	801233c <iprintf>
          break;
 8000d8c:	e033      	b.n	8000df6 <SVCCTL_App_Notification+0x16a>
            APP_DBG_MSG("Read conf not succeess \n");
 8000d8e:	4878      	ldr	r0, [pc, #480]	; (8000f70 <SVCCTL_App_Notification+0x2e4>)
 8000d90:	f011 fb48 	bl	8012424 <puts>
          break;
 8000d94:	e02f      	b.n	8000df6 <SVCCTL_App_Notification+0x16a>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	617b      	str	r3, [r7, #20]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8000d9c:	4b6b      	ldr	r3, [pc, #428]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000d9e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000da2:	4618      	mov	r0, r3
 8000da4:	f002 fc08 	bl	80035b8 <HW_TS_Stop>
          APP_DBG_MSG("EVT_LE_CONN_COMPLETE for connection handle 0x%x\n", connection_complete_event->Connection_Handle);
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	4619      	mov	r1, r3
 8000db2:	4870      	ldr	r0, [pc, #448]	; (8000f74 <SVCCTL_App_Notification+0x2e8>)
 8000db4:	f011 fac2 	bl	801233c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8000db8:	4b64      	ldr	r3, [pc, #400]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000dba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	d104      	bne.n	8000dcc <SVCCTL_App_Notification+0x140>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8000dc2:	4b62      	ldr	r3, [pc, #392]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000dc4:	2206      	movs	r2, #6
 8000dc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8000dca:	e003      	b.n	8000dd4 <SVCCTL_App_Notification+0x148>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8000dcc:	4b5f      	ldr	r3, [pc, #380]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000dce:	2205      	movs	r2, #5
 8000dd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	4b5b      	ldr	r3, [pc, #364]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000dde:	82da      	strh	r2, [r3, #22]
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8000de0:	4b5c      	ldr	r3, [pc, #368]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000de6:	4b59      	ldr	r3, [pc, #356]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000de8:	8ada      	ldrh	r2, [r3, #22]
 8000dea:	4b5a      	ldr	r3, [pc, #360]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000dec:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 8000dee:	4859      	ldr	r0, [pc, #356]	; (8000f54 <SVCCTL_App_Notification+0x2c8>)
 8000df0:	f000 fba6 	bl	8001540 <P2PS_APP_Notification>
        break; /* HCI_EVT_LE_CONN_COMPLETE */
 8000df4:	bf00      	nop
    break; /* HCI_EVT_LE_META_EVENT */
 8000df6:	e0a3      	b.n	8000f40 <SVCCTL_App_Notification+0x2b4>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 8000df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
      switch (blue_evt->ecode)
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	f240 4205 	movw	r2, #1029	; 0x405
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d04a      	beq.n	8000ea2 <SVCCTL_App_Notification+0x216>
 8000e0c:	f240 4205 	movw	r2, #1029	; 0x405
 8000e10:	4293      	cmp	r3, r2
 8000e12:	dc18      	bgt.n	8000e46 <SVCCTL_App_Notification+0x1ba>
 8000e14:	f240 4202 	movw	r2, #1026	; 0x402
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d033      	beq.n	8000e84 <SVCCTL_App_Notification+0x1f8>
 8000e1c:	f240 4202 	movw	r2, #1026	; 0x402
 8000e20:	4293      	cmp	r3, r2
 8000e22:	dc07      	bgt.n	8000e34 <SVCCTL_App_Notification+0x1a8>
 8000e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e28:	d028      	beq.n	8000e7c <SVCCTL_App_Notification+0x1f0>
 8000e2a:	f240 4201 	movw	r2, #1025	; 0x401
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d069      	beq.n	8000f06 <SVCCTL_App_Notification+0x27a>
      break; /* EVT_VENDOR */
 8000e32:	e084      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000e34:	f240 4203 	movw	r2, #1027	; 0x403
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d02a      	beq.n	8000e92 <SVCCTL_App_Notification+0x206>
 8000e3c:	f240 4204 	movw	r2, #1028	; 0x404
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d02a      	beq.n	8000e9a <SVCCTL_App_Notification+0x20e>
      break; /* EVT_VENDOR */
 8000e44:	e07b      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000e46:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 8000e4a:	d03a      	beq.n	8000ec2 <SVCCTL_App_Notification+0x236>
 8000e4c:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 8000e50:	dc08      	bgt.n	8000e64 <SVCCTL_App_Notification+0x1d8>
 8000e52:	f240 4206 	movw	r2, #1030	; 0x406
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d02f      	beq.n	8000eba <SVCCTL_App_Notification+0x22e>
 8000e5a:	f240 4207 	movw	r2, #1031	; 0x407
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d069      	beq.n	8000f36 <SVCCTL_App_Notification+0x2aa>
      break; /* EVT_VENDOR */
 8000e62:	e06c      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000e64:	f240 420a 	movw	r2, #1034	; 0x40a
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d02e      	beq.n	8000eca <SVCCTL_App_Notification+0x23e>
 8000e6c:	f240 420a 	movw	r2, #1034	; 0x40a
 8000e70:	4293      	cmp	r3, r2
 8000e72:	db2e      	blt.n	8000ed2 <SVCCTL_App_Notification+0x246>
 8000e74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000e78:	d05a      	beq.n	8000f30 <SVCCTL_App_Notification+0x2a4>
      break; /* EVT_VENDOR */
 8000e7a:	e060      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_LIMITED_DISCOVERABLE \n");
 8000e7c:	483e      	ldr	r0, [pc, #248]	; (8000f78 <SVCCTL_App_Notification+0x2ec>)
 8000e7e:	f011 fad1 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_LIMITED_DISCOVERABLE */
 8000e82:	e05c      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_PASS_KEY_REQUEST \n");
 8000e84:	483d      	ldr	r0, [pc, #244]	; (8000f7c <SVCCTL_App_Notification+0x2f0>)
 8000e86:	f011 facd 	bl	8012424 <puts>
        APP_DBG_MSG("\r\n\r** aci_gap_pass_key_resp \n");
 8000e8a:	483d      	ldr	r0, [pc, #244]	; (8000f80 <SVCCTL_App_Notification+0x2f4>)
 8000e8c:	f011 faca 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_PASS_KEY_REQUEST */
 8000e90:	e055      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_AUTHORIZATION_REQUEST \n");
 8000e92:	483c      	ldr	r0, [pc, #240]	; (8000f84 <SVCCTL_App_Notification+0x2f8>)
 8000e94:	f011 fac6 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_AUTHORIZATION_REQUEST */
 8000e98:	e051      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED \n");
 8000e9a:	483b      	ldr	r0, [pc, #236]	; (8000f88 <SVCCTL_App_Notification+0x2fc>)
 8000e9c:	f011 fac2 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED */
 8000ea0:	e04d      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_BOND_LOST \n");
 8000ea2:	483a      	ldr	r0, [pc, #232]	; (8000f8c <SVCCTL_App_Notification+0x300>)
 8000ea4:	f011 fabe 	bl	8012424 <puts>
          aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8000ea8:	4b28      	ldr	r3, [pc, #160]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000eaa:	8adb      	ldrh	r3, [r3, #22]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f00a fa54 	bl	800b35a <aci_gap_allow_rebond>
        APP_DBG_MSG("\r\n\r** Send allow rebond \n");
 8000eb2:	4837      	ldr	r0, [pc, #220]	; (8000f90 <SVCCTL_App_Notification+0x304>)
 8000eb4:	f011 fab6 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_BOND_LOST */
 8000eb8:	e041      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n");
 8000eba:	4836      	ldr	r0, [pc, #216]	; (8000f94 <SVCCTL_App_Notification+0x308>)
 8000ebc:	f011 fab2 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_DEVICE_FOUND */
 8000ec0:	e03d      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
         APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n");
 8000ec2:	4834      	ldr	r0, [pc, #208]	; (8000f94 <SVCCTL_App_Notification+0x308>)
 8000ec4:	f011 faae 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_DEVICE_FOUND */
 8000ec8:	e039      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
         APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_KEYPRESS_NOTIFICATION \n");
 8000eca:	4833      	ldr	r0, [pc, #204]	; (8000f98 <SVCCTL_App_Notification+0x30c>)
 8000ecc:	f011 faaa 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_KEY_PRESS_NOTIFICATION */    
 8000ed0:	e035      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value);
 8000ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed4:	3302      	adds	r3, #2
          APP_DBG_MSG("numeric_value = %ld\n",
 8000ed6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000eda:	4619      	mov	r1, r3
 8000edc:	482f      	ldr	r0, [pc, #188]	; (8000f9c <SVCCTL_App_Notification+0x310>)
 8000ede:	f011 fa2d 	bl	801233c <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value);
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee4:	3302      	adds	r3, #2
          APP_DBG_MSG("Hex_value = %lx\n",
 8000ee6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000eea:	4619      	mov	r1, r3
 8000eec:	482c      	ldr	r0, [pc, #176]	; (8000fa0 <SVCCTL_App_Notification+0x314>)
 8000eee:	f011 fa25 	bl	801233c <iprintf>
          aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <SVCCTL_App_Notification+0x2c0>)
 8000ef4:	8adb      	ldrh	r3, [r3, #22]
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f00a fa78 	bl	800b3ee <aci_gap_numeric_comparison_value_confirm_yesno>
          APP_DBG_MSG("\r\n\r** aci_gap_numeric_comparison_value_confirm_yesno-->YES \n");
 8000efe:	4829      	ldr	r0, [pc, #164]	; (8000fa4 <SVCCTL_App_Notification+0x318>)
 8000f00:	f011 fa90 	bl	8012424 <puts>
          break;
 8000f04:	e01b      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blue_evt->data;
 8000f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f08:	3302      	adds	r3, #2
 8000f0a:	623b      	str	r3, [r7, #32]
            APP_DBG_MSG("BLE_CTRL_App_Notification: EVT_BLUE_GAP_PAIRING_CMPLT, pairing_complete->Status = %d\n",pairing_complete->Status);
 8000f0c:	6a3b      	ldr	r3, [r7, #32]
 8000f0e:	789b      	ldrb	r3, [r3, #2]
 8000f10:	4619      	mov	r1, r3
 8000f12:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <SVCCTL_App_Notification+0x31c>)
 8000f14:	f011 fa12 	bl	801233c <iprintf>
            if (pairing_complete->Status == 0)
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	789b      	ldrb	r3, [r3, #2]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d103      	bne.n	8000f28 <SVCCTL_App_Notification+0x29c>
              APP_DBG_MSG("\r\n\r** Pairing OK \n");
 8000f20:	4822      	ldr	r0, [pc, #136]	; (8000fac <SVCCTL_App_Notification+0x320>)
 8000f22:	f011 fa7f 	bl	8012424 <puts>
           break;    
 8000f26:	e00a      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
              APP_DBG_MSG("\r\n\r** Pairing KO \n");
 8000f28:	4821      	ldr	r0, [pc, #132]	; (8000fb0 <SVCCTL_App_Notification+0x324>)
 8000f2a:	f011 fa7b 	bl	8012424 <puts>
           break;    
 8000f2e:	e006      	b.n	8000f3e <SVCCTL_App_Notification+0x2b2>
          mutex = 1;
 8000f30:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <SVCCTL_App_Notification+0x328>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_PROCEDURE_COMPLETE \n");
 8000f36:	4820      	ldr	r0, [pc, #128]	; (8000fb8 <SVCCTL_App_Notification+0x32c>)
 8000f38:	f011 fa74 	bl	8012424 <puts>
          break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 8000f3c:	bf00      	nop
      break; /* EVT_VENDOR */
 8000f3e:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8000f40:	2301      	movs	r3, #1
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3730      	adds	r7, #48	; 0x30
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000210 	.word	0x20000210
 8000f50:	080144cc 	.word	0x080144cc
 8000f54:	20005c34 	.word	0x20005c34
 8000f58:	080144f4 	.word	0x080144f4
 8000f5c:	08014520 	.word	0x08014520
 8000f60:	0801453c 	.word	0x0801453c
 8000f64:	08014560 	.word	0x08014560
 8000f68:	08014588 	.word	0x08014588
 8000f6c:	0801459c 	.word	0x0801459c
 8000f70:	080145b8 	.word	0x080145b8
 8000f74:	080145d0 	.word	0x080145d0
 8000f78:	08014604 	.word	0x08014604
 8000f7c:	08014630 	.word	0x08014630
 8000f80:	08014658 	.word	0x08014658
 8000f84:	08014678 	.word	0x08014678
 8000f88:	080146a4 	.word	0x080146a4
 8000f8c:	080146d4 	.word	0x080146d4
 8000f90:	080146f4 	.word	0x080146f4
 8000f94:	08014710 	.word	0x08014710
 8000f98:	08014734 	.word	0x08014734
 8000f9c:	08014760 	.word	0x08014760
 8000fa0:	08014778 	.word	0x08014778
 8000fa4:	0801478c 	.word	0x0801478c
 8000fa8:	080147c8 	.word	0x080147c8
 8000fac:	08014820 	.word	0x08014820
 8000fb0:	08014834 	.word	0x08014834
 8000fb4:	20005c3c 	.word	0x20005c3c
 8000fb8:	08014848 	.word	0x08014848

08000fbc <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  MtxHciId = osMutexNew( NULL );
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f00c fcb8 	bl	800d938 <osMutexNew>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <Ble_Tl_Init+0x3c>)
 8000fcc:	601a      	str	r2, [r3, #0]
  SemHciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f00c fdf8 	bl	800dbc8 <osSemaphoreNew>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <Ble_Tl_Init+0x40>)
 8000fdc:	601a      	str	r2, [r3, #0]

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <Ble_Tl_Init+0x44>)
 8000fe0:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <Ble_Tl_Init+0x48>)
 8000fe4:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4807      	ldr	r0, [pc, #28]	; (8001008 <Ble_Tl_Init+0x4c>)
 8000fec:	f00a fe9c 	bl	800bd28 <hci_init>

  return;
 8000ff0:	bf00      	nop
}
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20005c40 	.word	0x20005c40
 8000ffc:	20005c2c 	.word	0x20005c2c
 8001000:	20030028 	.word	0x20030028
 8001004:	08001491 	.word	0x08001491
 8001008:	08001459 	.word	0x08001459

0800100c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 800100c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800100e:	b08f      	sub	sp, #60	; 0x3c
 8001010:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 8001012:	f44f 7350 	mov.w	r3, #832	; 0x340
 8001016:	803b      	strh	r3, [r7, #0]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 8001018:	f00a fd45 	bl	800baa6 <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 800101c:	f000 f978 	bl	8001310 <BleGetBdAddress>
 8001020:	61f8      	str	r0, [r7, #28]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8001022:	69fa      	ldr	r2, [r7, #28]
 8001024:	2106      	movs	r1, #6
 8001026:	2000      	movs	r0, #0
 8001028:	f00a fc7d 	bl	800b926 <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	795a      	ldrb	r2, [r3, #5]
 8001030:	4b5c      	ldr	r3, [pc, #368]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 8001032:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	791a      	ldrb	r2, [r3, #4]
 8001038:	4b5a      	ldr	r3, [pc, #360]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 800103a:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	78da      	ldrb	r2, [r3, #3]
 8001040:	4b58      	ldr	r3, [pc, #352]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 8001042:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	789a      	ldrb	r2, [r3, #2]
 8001048:	4b56      	ldr	r3, [pc, #344]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 800104a:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	785a      	ldrb	r2, [r3, #1]
 8001050:	4b54      	ldr	r3, [pc, #336]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 8001052:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	781a      	ldrb	r2, [r3, #0]
 8001058:	4b52      	ldr	r3, [pc, #328]	; (80011a4 <Ble_Hci_Gap_Gatt_Init+0x198>)
 800105a:	735a      	strb	r2, [r3, #13]

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET,
 800105c:	4a52      	ldr	r2, [pc, #328]	; (80011a8 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800105e:	2110      	movs	r1, #16
 8001060:	2018      	movs	r0, #24
 8001062:	f00a fc60 	bl	800b926 <aci_hal_write_config_data>
                            (uint8_t*) BLE_CFG_IR_VALUE);

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET,
 8001066:	4a51      	ldr	r2, [pc, #324]	; (80011ac <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 8001068:	2110      	movs	r1, #16
 800106a:	2008      	movs	r0, #8
 800106c:	f00a fc5b 	bl	800b926 <aci_hal_write_config_data>
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 8001070:	f64e 536e 	movw	r3, #60782	; 0xed6e
 8001074:	60bb      	str	r3, [r7, #8]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 8001076:	f7ff fd6f 	bl	8000b58 <LL_FLASH_GetUDN>
 800107a:	4603      	mov	r3, r0
 800107c:	607b      	str	r3, [r7, #4]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	461a      	mov	r2, r3
 8001082:	2106      	movs	r1, #6
 8001084:	202e      	movs	r0, #46	; 0x2e
 8001086:	f00a fc4e 	bl	800b926 <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800108a:	4a47      	ldr	r2, [pc, #284]	; (80011a8 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800108c:	2110      	movs	r1, #16
 800108e:	2018      	movs	r0, #24
 8001090:	f00a fc49 	bl	800b926 <aci_hal_write_config_data>

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 8001094:	4a45      	ldr	r2, [pc, #276]	; (80011ac <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 8001096:	2110      	movs	r1, #16
 8001098:	2008      	movs	r0, #8
 800109a:	f00a fc44 	bl	800b926 <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800109e:	2118      	movs	r1, #24
 80010a0:	2001      	movs	r0, #1
 80010a2:	f00a fca9 	bl	800b9f8 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 80010a6:	f00a f9f9 	bl	800b49c <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80010ae:	7efb      	ldrb	r3, [r7, #27]
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 80010b6:	7efb      	ldrb	r3, [r7, #27]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d024      	beq.n	8001106 <Ble_Hci_Gap_Gatt_Init+0xfa>
  {
    const char *name = "DRAMSAY";
 80010bc:	4b3c      	ldr	r3, [pc, #240]	; (80011b0 <Ble_Hci_Gap_Gatt_Init+0x1a4>)
 80010be:	617b      	str	r3, [r7, #20]
    aci_gap_init(role, 0,
 80010c0:	f107 0212 	add.w	r2, r7, #18
 80010c4:	7ef8      	ldrb	r0, [r7, #27]
 80010c6:	f107 030e 	add.w	r3, r7, #14
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	4613      	mov	r3, r2
 80010d4:	2207      	movs	r2, #7
 80010d6:	2100      	movs	r1, #0
 80010d8:	f00a f834 	bl	800b144 <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 80010dc:	8a7c      	ldrh	r4, [r7, #18]
 80010de:	8a3d      	ldrh	r5, [r7, #16]
 80010e0:	6978      	ldr	r0, [r7, #20]
 80010e2:	f7ff f84d 	bl	8000180 <strlen>
 80010e6:	4603      	mov	r3, r0
 80010e8:	b2da      	uxtb	r2, r3
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	4613      	mov	r3, r2
 80010f0:	2200      	movs	r2, #0
 80010f2:	4629      	mov	r1, r5
 80010f4:	4620      	mov	r0, r4
 80010f6:	f00a fb8f 	bl	800b818 <aci_gatt_update_char_value>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <Ble_Hci_Gap_Gatt_Init+0xfa>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
 8001100:	482c      	ldr	r0, [pc, #176]	; (80011b4 <Ble_Hci_Gap_Gatt_Init+0x1a8>)
 8001102:	f011 f98f 	bl	8012424 <puts>
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 8001106:	8a78      	ldrh	r0, [r7, #18]
 8001108:	89f9      	ldrh	r1, [r7, #14]
 800110a:	463b      	mov	r3, r7
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2302      	movs	r3, #2
 8001110:	2200      	movs	r2, #0
 8001112:	f00a fb81 	bl	800b818 <aci_gatt_update_char_value>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d002      	beq.n	8001122 <Ble_Hci_Gap_Gatt_Init+0x116>
                                gap_appearance_char_handle,
                                0,
                                2,
                                (uint8_t *)&appearance))
  {
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
 800111c:	4826      	ldr	r0, [pc, #152]	; (80011b8 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800111e:	f011 f981 	bl	8012424 <puts>
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8001122:	2202      	movs	r2, #2
 8001124:	2102      	movs	r1, #2
 8001126:	2000      	movs	r0, #0
 8001128:	f00a fd49 	bl	800bbbe <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800112c:	4b23      	ldr	r3, [pc, #140]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800112e:	2201      	movs	r2, #1
 8001130:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8001132:	4b22      	ldr	r3, [pc, #136]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4618      	mov	r0, r3
 8001138:	f009 ff12 	bl	800af60 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800113c:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800113e:	2201      	movs	r2, #1
 8001140:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8001142:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001144:	2208      	movs	r2, #8
 8001146:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8001148:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800114a:	2210      	movs	r2, #16
 800114c:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800114e:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001150:	2200      	movs	r2, #0
 8001152:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001156:	4a1a      	ldr	r2, [pc, #104]	; (80011c0 <Ble_Hci_Gap_Gatt_Init+0x1b4>)
 8001158:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800115a:	4b18      	ldr	r3, [pc, #96]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800115c:	2201      	movs	r2, #1
 800115e:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8001160:	4b16      	ldr	r3, [pc, #88]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001162:	789d      	ldrb	r5, [r3, #2]
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001166:	785e      	ldrb	r6, [r3, #1]
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800116a:	791b      	ldrb	r3, [r3, #4]
 800116c:	4a13      	ldr	r2, [pc, #76]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800116e:	7952      	ldrb	r2, [r2, #5]
 8001170:	4912      	ldr	r1, [pc, #72]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001172:	78c9      	ldrb	r1, [r1, #3]
 8001174:	4811      	ldr	r0, [pc, #68]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001176:	6880      	ldr	r0, [r0, #8]
 8001178:	2400      	movs	r4, #0
 800117a:	9404      	str	r4, [sp, #16]
 800117c:	9003      	str	r0, [sp, #12]
 800117e:	9102      	str	r1, [sp, #8]
 8001180:	9201      	str	r2, [sp, #4]
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2300      	movs	r3, #0
 8001186:	2201      	movs	r2, #1
 8001188:	4631      	mov	r1, r6
 800118a:	4628      	mov	r0, r5
 800118c:	f009 ff32 	bl	800aff4 <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001192:	789b      	ldrb	r3, [r3, #2]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <Ble_Hci_Gap_Gatt_Init+0x190>
   {
     aci_gap_configure_whitelist();
 8001198:	f00a f8bb 	bl	800b312 <aci_gap_configure_whitelist>
   }
}
 800119c:	bf00      	nop
 800119e:	3724      	adds	r7, #36	; 0x24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a4:	20000004 	.word	0x20000004
 80011a8:	08014d10 	.word	0x08014d10
 80011ac:	08014d20 	.word	0x08014d20
 80011b0:	08014870 	.word	0x08014870
 80011b4:	08014878 	.word	0x08014878
 80011b8:	080148a8 	.word	0x080148a8
 80011bc:	20000210 	.word	0x20000210
 80011c0:	0001b207 	.word	0x0001b207

080011c4 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	; 0x30
 80011c8:	af08      	add	r7, sp, #32
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80011ce:	2342      	movs	r3, #66	; 0x42
 80011d0:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (New_Status == APP_BLE_FAST_ADV)
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d106      	bne.n	80011e6 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 80011d8:	4b3f      	ldr	r3, [pc, #252]	; (80012d8 <Adv_Request+0x114>)
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 80011de:	4b3f      	ldr	r3, [pc, #252]	; (80012dc <Adv_Request+0x118>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	81bb      	strh	r3, [r7, #12]
 80011e4:	e005      	b.n	80011f2 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 80011e6:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 80011ea:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 80011ec:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80011f0:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 80011f2:	4b3b      	ldr	r3, [pc, #236]	; (80012e0 <Adv_Request+0x11c>)
 80011f4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80011f8:	4618      	mov	r0, r3
 80011fa:	f002 f9dd 	bl	80035b8 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);
 80011fe:	4b38      	ldr	r3, [pc, #224]	; (80012e0 <Adv_Request+0x11c>)
 8001200:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001204:	4619      	mov	r1, r3
 8001206:	4837      	ldr	r0, [pc, #220]	; (80012e4 <Adv_Request+0x120>)
 8001208:	f011 f898 	bl	801233c <iprintf>

    if ((New_Status == APP_BLE_LP_ADV)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	2b02      	cmp	r3, #2
 8001210:	d119      	bne.n	8001246 <Adv_Request+0x82>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8001212:	4b33      	ldr	r3, [pc, #204]	; (80012e0 <Adv_Request+0x11c>)
 8001214:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001218:	2b01      	cmp	r3, #1
 800121a:	d004      	beq.n	8001226 <Adv_Request+0x62>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800121c:	4b30      	ldr	r3, [pc, #192]	; (80012e0 <Adv_Request+0x11c>)
 800121e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001222:	2b02      	cmp	r3, #2
 8001224:	d10f      	bne.n	8001246 <Adv_Request+0x82>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 8001226:	f009 fd99 	bl	800ad5c <aci_gap_set_non_discoverable>
 800122a:	4603      	mov	r3, r0
 800122c:	72fb      	strb	r3, [r7, #11]
      if (ret == BLE_STATUS_SUCCESS)
 800122e:	7afb      	ldrb	r3, [r7, #11]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d103      	bne.n	800123c <Adv_Request+0x78>
      {
        APP_DBG_MSG("Successfully Stopped Advertising \n");
 8001234:	482c      	ldr	r0, [pc, #176]	; (80012e8 <Adv_Request+0x124>)
 8001236:	f011 f8f5 	bl	8012424 <puts>
 800123a:	e004      	b.n	8001246 <Adv_Request+0x82>
      }
      else
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
 800123c:	7afb      	ldrb	r3, [r7, #11]
 800123e:	4619      	mov	r1, r3
 8001240:	482a      	ldr	r0, [pc, #168]	; (80012ec <Adv_Request+0x128>)
 8001242:	f011 f87b 	bl	801233c <iprintf>
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 8001246:	4a26      	ldr	r2, [pc, #152]	; (80012e0 <Adv_Request+0x11c>)
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 800124e:	4b24      	ldr	r3, [pc, #144]	; (80012e0 <Adv_Request+0x11c>)
 8001250:	7e1b      	ldrb	r3, [r3, #24]
 8001252:	89b8      	ldrh	r0, [r7, #12]
 8001254:	89f9      	ldrh	r1, [r7, #14]
 8001256:	2200      	movs	r2, #0
 8001258:	9206      	str	r2, [sp, #24]
 800125a:	2200      	movs	r2, #0
 800125c:	9205      	str	r2, [sp, #20]
 800125e:	4a24      	ldr	r2, [pc, #144]	; (80012f0 <Adv_Request+0x12c>)
 8001260:	9204      	str	r2, [sp, #16]
 8001262:	9303      	str	r3, [sp, #12]
 8001264:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <Adv_Request+0x130>)
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	2308      	movs	r3, #8
 800126a:	9301      	str	r3, [sp, #4]
 800126c:	2300      	movs	r3, #0
 800126e:	9300      	str	r3, [sp, #0]
 8001270:	2300      	movs	r3, #0
 8001272:	4602      	mov	r2, r0
 8001274:	2000      	movs	r0, #0
 8001276:	f009 fd95 	bl	800ada4 <aci_gap_set_discoverable>
 800127a:	4603      	mov	r3, r0
 800127c:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 800127e:	491e      	ldr	r1, [pc, #120]	; (80012f8 <Adv_Request+0x134>)
 8001280:	200e      	movs	r0, #14
 8001282:	f009 ffea 	bl	800b25a <aci_gap_update_adv_data>
 8001286:	4603      	mov	r3, r0
 8001288:	72fb      	strb	r3, [r7, #11]
    if (ret == BLE_STATUS_SUCCESS)
 800128a:	7afb      	ldrb	r3, [r7, #11]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d111      	bne.n	80012b4 <Adv_Request+0xf0>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d10a      	bne.n	80012ac <Adv_Request+0xe8>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
 8001296:	4819      	ldr	r0, [pc, #100]	; (80012fc <Adv_Request+0x138>)
 8001298:	f011 f8c4 	bl	8012424 <puts>
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800129c:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <Adv_Request+0x11c>)
 800129e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80012a2:	4917      	ldr	r1, [pc, #92]	; (8001300 <Adv_Request+0x13c>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f002 fa11 	bl	80036cc <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 80012aa:	e012      	b.n	80012d2 <Adv_Request+0x10e>
        APP_DBG_MSG("Successfully Start Low Power Advertising \n");
 80012ac:	4815      	ldr	r0, [pc, #84]	; (8001304 <Adv_Request+0x140>)
 80012ae:	f011 f8b9 	bl	8012424 <puts>
  return;
 80012b2:	e00e      	b.n	80012d2 <Adv_Request+0x10e>
      if (New_Status == APP_BLE_FAST_ADV)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d105      	bne.n	80012c6 <Adv_Request+0x102>
        APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
 80012ba:	7afb      	ldrb	r3, [r7, #11]
 80012bc:	4619      	mov	r1, r3
 80012be:	4812      	ldr	r0, [pc, #72]	; (8001308 <Adv_Request+0x144>)
 80012c0:	f011 f83c 	bl	801233c <iprintf>
  return;
 80012c4:	e005      	b.n	80012d2 <Adv_Request+0x10e>
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
 80012c6:	7afb      	ldrb	r3, [r7, #11]
 80012c8:	4619      	mov	r1, r3
 80012ca:	4810      	ldr	r0, [pc, #64]	; (800130c <Adv_Request+0x148>)
 80012cc:	f011 f836 	bl	801233c <iprintf>
  return;
 80012d0:	bf00      	nop
}
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000294 	.word	0x20000294
 80012dc:	20000296 	.word	0x20000296
 80012e0:	20000210 	.word	0x20000210
 80012e4:	080148d8 	.word	0x080148d8
 80012e8:	080148f4 	.word	0x080148f4
 80012ec:	08014918 	.word	0x08014918
 80012f0:	20000229 	.word	0x20000229
 80012f4:	08014d30 	.word	0x08014d30
 80012f8:	20000004 	.word	0x20000004
 80012fc:	08014940 	.word	0x08014940
 8001300:	0001e046 	.word	0x0001e046
 8001304:	08014968 	.word	0x08014968
 8001308:	08014994 	.word	0x08014994
 800130c:	080149c4 	.word	0x080149c4

08001310 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8001316:	f7ff fc1f 	bl	8000b58 <LL_FLASH_GetUDN>
 800131a:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001322:	d023      	beq.n	800136c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8001324:	f7ff fc30 	bl	8000b88 <LL_FLASH_GetSTCompanyID>
 8001328:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800132a:	f7ff fc21 	bl	8000b70 <LL_FLASH_GetDeviceID>
 800132e:	6078      	str	r0, [r7, #4]

    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <BleGetBdAddress+0x80>)
 8001336:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b14      	ldr	r3, [pc, #80]	; (8001390 <BleGetBdAddress+0x80>)
 8001340:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 );
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	0c1b      	lsrs	r3, r3, #16
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <BleGetBdAddress+0x80>)
 800134a:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)device_id;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	b2da      	uxtb	r2, r3
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <BleGetBdAddress+0x80>)
 8001352:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	b2da      	uxtb	r2, r3
 8001358:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <BleGetBdAddress+0x80>)
 800135a:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <BleGetBdAddress+0x80>)
 8001364:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <BleGetBdAddress+0x80>)
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	e00b      	b.n	8001384 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800136c:	2000      	movs	r0, #0
 800136e:	f00b fbc9 	bl	800cb04 <OTP_Read>
 8001372:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d002      	beq.n	8001380 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e001      	b.n	8001384 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <BleGetBdAddress+0x84>)
 8001382:	617b      	str	r3, [r7, #20]
    }

  }

  return bd_addr;
 8001384:	697b      	ldr	r3, [r7, #20]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200003d4 	.word	0x200003d4
 8001394:	08014d08 	.word	0x08014d08

08001398 <Adv_Mgr>:
  return;
}
*/

static void Adv_Mgr( void )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  osThreadFlagsSet( AdvUpdateProcessId, 1 );
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <Adv_Mgr+0x14>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2101      	movs	r1, #1
 80013a2:	4618      	mov	r0, r3
 80013a4:	f00c f9a4 	bl	800d6f0 <osThreadFlagsSet>

  return;
 80013a8:	bf00      	nop
}
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20005c48 	.word	0x20005c48

080013b0 <AdvUpdateProcess>:

static void AdvUpdateProcess(void *argument)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	2100      	movs	r1, #0
 80013be:	2001      	movs	r0, #1
 80013c0:	f00c f9f8 	bl	800d7b4 <osThreadFlagsWait>
    Adv_Update( );
 80013c4:	f000 f801 	bl	80013ca <Adv_Update>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80013c8:	e7f6      	b.n	80013b8 <AdvUpdateProcess+0x8>

080013ca <Adv_Update>:
  }
}

static void Adv_Update( void )
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 80013ce:	2002      	movs	r0, #2
 80013d0:	f7ff fef8 	bl	80011c4 <Adv_Request>

  return;
 80013d4:	bf00      	nop
}
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HciUserEvtProcess>:
  }
  return;
}

static void HciUserEvtProcess(void *argument)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80013e0:	f04f 32ff 	mov.w	r2, #4294967295
 80013e4:	2100      	movs	r1, #0
 80013e6:	2001      	movs	r0, #1
 80013e8:	f00c f9e4 	bl	800d7b4 <osThreadFlagsWait>
    hci_user_evt_proc( );
 80013ec:	f00a fcb8 	bl	800bd60 <hci_user_evt_proc>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80013f0:	e7f6      	b.n	80013e0 <HciUserEvtProcess+0x8>
	...

080013f4 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet( HciUserEvtProcessId, 1 );
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <hci_notify_asynch_evt+0x1c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2101      	movs	r1, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f00c f974 	bl	800d6f0 <osThreadFlagsSet>
  return;
 8001408:	bf00      	nop
}
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20005c30 	.word	0x20005c30

08001414 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemHciId );
 800141c:	4b04      	ldr	r3, [pc, #16]	; (8001430 <hci_cmd_resp_release+0x1c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f00c fcd5 	bl	800ddd0 <osSemaphoreRelease>
  return;
 8001426:	bf00      	nop
}
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20005c2c 	.word	0x20005c2c

08001434 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemHciId, osWaitForever );
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <hci_cmd_resp_wait+0x20>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	4618      	mov	r0, r3
 8001446:	f00c fc5d 	bl	800dd04 <osSemaphoreAcquire>
  return;
 800144a:	bf00      	nop
}
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20005c2c 	.word	0x20005c2c

08001458 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	3308      	adds	r3, #8
 800146a:	4618      	mov	r0, r3
 800146c:	f009 fc24 	bl	800acb8 <SVCCTL_UserEvtRx>
 8001470:	4603      	mov	r3, r0
 8001472:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8001474:	7afb      	ldrb	r3, [r7, #11]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d003      	beq.n	8001482 <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 8001480:	e002      	b.n	8001488 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
}
 8001488:	bf00      	nop
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  switch (status)
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d002      	beq.n	80014a6 <BLE_StatusNot+0x16>
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d008      	beq.n	80014b6 <BLE_StatusNot+0x26>
    case HCI_TL_CmdAvailable:
      osMutexRelease( MtxHciId );
      break;

    default:
      break;
 80014a4:	e00d      	b.n	80014c2 <BLE_StatusNot+0x32>
      osMutexAcquire( MtxHciId, osWaitForever );
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <BLE_StatusNot+0x3c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f04f 31ff 	mov.w	r1, #4294967295
 80014ae:	4618      	mov	r0, r3
 80014b0:	f00c fadc 	bl	800da6c <osMutexAcquire>
      break;
 80014b4:	e005      	b.n	80014c2 <BLE_StatusNot+0x32>
      osMutexRelease( MtxHciId );
 80014b6:	4b05      	ldr	r3, [pc, #20]	; (80014cc <BLE_StatusNot+0x3c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f00c fb34 	bl	800db28 <osMutexRelease>
      break;
 80014c0:	bf00      	nop
  }
  return;
 80014c2:	bf00      	nop
}
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20005c40 	.word	0x20005c40

080014d0 <P2PS_STM_App_Notification>:
/* Private function prototypes -----------------------------------------------*/
void P2PS_APP_Context_Init(void);

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  switch(pNotification->P2P_Evt_Opcode)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d00e      	beq.n	80014fe <P2PS_STM_App_Notification+0x2e>
 80014e0:	2b03      	cmp	r3, #3
 80014e2:	d016      	beq.n	8001512 <P2PS_STM_App_Notification+0x42>
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d000      	beq.n	80014ea <P2PS_STM_App_Notification+0x1a>
    case P2PS_STM_WRITE_EVT:
		osMessageQueuePut(bleRXqueueHandle, &(pNotification->DataTransfered), 0, 0);
      break;

    default:
      break;
 80014e8:	e01c      	b.n	8001524 <P2PS_STM_App_Notification+0x54>
      P2P_Server_App_Context.Notification_Status = 1;
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <P2PS_STM_App_Notification+0x5c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n");
 80014f0:	480f      	ldr	r0, [pc, #60]	; (8001530 <P2PS_STM_App_Notification+0x60>)
 80014f2:	f010 ff97 	bl	8012424 <puts>
      APP_DBG_MSG(" \n\r");
 80014f6:	480f      	ldr	r0, [pc, #60]	; (8001534 <P2PS_STM_App_Notification+0x64>)
 80014f8:	f010 ff20 	bl	801233c <iprintf>
      break;
 80014fc:	e012      	b.n	8001524 <P2PS_STM_App_Notification+0x54>
      P2P_Server_App_Context.Notification_Status = 0;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <P2PS_STM_App_Notification+0x5c>)
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 8001504:	480c      	ldr	r0, [pc, #48]	; (8001538 <P2PS_STM_App_Notification+0x68>)
 8001506:	f010 ff8d 	bl	8012424 <puts>
      APP_DBG_MSG(" \n\r");
 800150a:	480a      	ldr	r0, [pc, #40]	; (8001534 <P2PS_STM_App_Notification+0x64>)
 800150c:	f010 ff16 	bl	801233c <iprintf>
      break;
 8001510:	e008      	b.n	8001524 <P2PS_STM_App_Notification+0x54>
		osMessageQueuePut(bleRXqueueHandle, &(pNotification->DataTransfered), 0, 0);
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <P2PS_STM_App_Notification+0x6c>)
 8001514:	6818      	ldr	r0, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	1d19      	adds	r1, r3, #4
 800151a:	2300      	movs	r3, #0
 800151c:	2200      	movs	r2, #0
 800151e:	f00c fd35 	bl	800df8c <osMessageQueuePut>
      break;
 8001522:	bf00      	nop
  }
  return;
 8001524:	bf00      	nop
}
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000298 	.word	0x20000298
 8001530:	08014a50 	.word	0x08014a50
 8001534:	08014a84 	.word	0x08014a84
 8001538:	08014a88 	.word	0x08014a88
 800153c:	20005c38 	.word	0x20005c38

08001540 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  switch(pNotification->P2P_Evt_Opcode)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <P2PS_APP_Notification+0x1c>
 8001550:	2b01      	cmp	r3, #1
 8001552:	d000      	beq.n	8001556 <P2PS_APP_Notification+0x16>

    case PEER_DISCON_HANDLE_EVT :
       P2PS_APP_Context_Init();
       break;
    default:
      break;
 8001554:	e003      	b.n	800155e <P2PS_APP_Notification+0x1e>
       P2PS_APP_Context_Init();
 8001556:	f000 f813 	bl	8001580 <P2PS_APP_Context_Init>
       break;
 800155a:	e000      	b.n	800155e <P2PS_APP_Notification+0x1e>
    break;
 800155c:	bf00      	nop
  }
  return;
 800155e:	bf00      	nop
}
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  P2P_Server_App_Context.Notification_Status=0;
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <P2PS_APP_Init+0x14>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
  P2PS_APP_Context_Init();
 8001572:	f000 f805 	bl	8001580 <P2PS_APP_Context_Init>
  return;
 8001576:	bf00      	nop
}
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000298 	.word	0x20000298

08001580 <P2PS_APP_Context_Init>:

void  P2PS_APP_Context_Init(void)
{
 8001580:	b490      	push	{r4, r7}
 8001582:	af00      	add	r7, sp, #0
	  //init context on app init and on reconnect events
	  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 8001584:	4b0e      	ldr	r3, [pc, #56]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 8001586:	2201      	movs	r2, #1
 8001588:	705a      	strb	r2, [r3, #1]
	  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 800158c:	2200      	movs	r2, #0
 800158e:	709a      	strb	r2, [r3, #2]
	  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 8001592:	2201      	movs	r2, #1
 8001594:	70da      	strb	r2, [r3, #3]
	  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8001596:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 8001598:	2200      	movs	r2, #0
 800159a:	711a      	strb	r2, [r3, #4]
	  P2P_Server_App_Context.OTATimestamp=0x0000000000000000;
 800159c:	4a08      	ldr	r2, [pc, #32]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 800159e:	f04f 0300 	mov.w	r3, #0
 80015a2:	f04f 0400 	mov.w	r4, #0
 80015a6:	e9c2 3402 	strd	r3, r4, [r2, #8]
	  P2P_Server_App_Context.OTA12HrFormat=0x00;
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	741a      	strb	r2, [r3, #16]
	  P2P_Server_App_Context.OTADaylightSavings=0x00;
 80015b0:	4b03      	ldr	r3, [pc, #12]	; (80015c0 <P2PS_APP_Context_Init+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	745a      	strb	r2, [r3, #17]
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc90      	pop	{r4, r7}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	20000298 	.word	0x20000298

080015c4 <P2PS_Send_Data>:

  return;
}

void P2PS_Send_Data(uint16_t data)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	; 0x30
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	80fb      	strh	r3, [r7, #6]

   if(P2P_Server_App_Context.Notification_Status){
 80015ce:	4b30      	ldr	r3, [pc, #192]	; (8001690 <P2PS_Send_Data+0xcc>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d054      	beq.n	8001680 <P2PS_Send_Data+0xbc>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : SEND TIMESTAMPED DATA \n ");
 80015d6:	482f      	ldr	r0, [pc, #188]	; (8001694 <P2PS_Send_Data+0xd0>)
 80015d8:	f010 feb0 	bl	801233c <iprintf>
    APP_DBG_MSG(" \n\r");
 80015dc:	482e      	ldr	r0, [pc, #184]	; (8001698 <P2PS_Send_Data+0xd4>)
 80015de:	f010 fead 	bl	801233c <iprintf>

    RTC_TimeTypeDef cTime;
	RTC_DateTypeDef cDate;

	osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 80015e2:	4b2e      	ldr	r3, [pc, #184]	; (800169c <P2PS_Send_Data+0xd8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f04f 31ff 	mov.w	r1, #4294967295
 80015ea:	4618      	mov	r0, r3
 80015ec:	f00c fa3e 	bl	800da6c <osMutexAcquire>
	HAL_RTC_GetTime(&hrtc, &cTime, RTC_FORMAT_BCD);
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	2201      	movs	r2, #1
 80015f6:	4619      	mov	r1, r3
 80015f8:	4829      	ldr	r0, [pc, #164]	; (80016a0 <P2PS_Send_Data+0xdc>)
 80015fa:	f007 fb02 	bl	8008c02 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &cDate, RTC_FORMAT_BCD);
 80015fe:	f107 0318 	add.w	r3, r7, #24
 8001602:	2201      	movs	r2, #1
 8001604:	4619      	mov	r1, r3
 8001606:	4826      	ldr	r0, [pc, #152]	; (80016a0 <P2PS_Send_Data+0xdc>)
 8001608:	f007 fc05 	bl	8008e16 <HAL_RTC_GetDate>
	osMutexRelease(rtcMutexHandle);
 800160c:	4b23      	ldr	r3, [pc, #140]	; (800169c <P2PS_Send_Data+0xd8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4618      	mov	r0, r3
 8001612:	f00c fa89 	bl	800db28 <osMutexRelease>

	uint16_t sendval[5] = {0};
 8001616:	f107 030c 	add.w	r3, r7, #12
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	811a      	strh	r2, [r3, #8]

	sendval[4] = (cDate.WeekDay << (8*1)) | cDate.Month;
 8001622:	7e3b      	ldrb	r3, [r7, #24]
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	b21a      	sxth	r2, r3
 8001628:	7e7b      	ldrb	r3, [r7, #25]
 800162a:	b21b      	sxth	r3, r3
 800162c:	4313      	orrs	r3, r2
 800162e:	b21b      	sxth	r3, r3
 8001630:	b29b      	uxth	r3, r3
 8001632:	82bb      	strh	r3, [r7, #20]
	sendval[3] = (cDate.Date << (8*1)) | cDate.Year;
 8001634:	7ebb      	ldrb	r3, [r7, #26]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	b21a      	sxth	r2, r3
 800163a:	7efb      	ldrb	r3, [r7, #27]
 800163c:	b21b      	sxth	r3, r3
 800163e:	4313      	orrs	r3, r2
 8001640:	b21b      	sxth	r3, r3
 8001642:	b29b      	uxth	r3, r3
 8001644:	827b      	strh	r3, [r7, #18]

	sendval[2] = (cTime.Hours << (8*1)) | cTime.Minutes;
 8001646:	7f3b      	ldrb	r3, [r7, #28]
 8001648:	021b      	lsls	r3, r3, #8
 800164a:	b21a      	sxth	r2, r3
 800164c:	7f7b      	ldrb	r3, [r7, #29]
 800164e:	b21b      	sxth	r3, r3
 8001650:	4313      	orrs	r3, r2
 8001652:	b21b      	sxth	r3, r3
 8001654:	b29b      	uxth	r3, r3
 8001656:	823b      	strh	r3, [r7, #16]
	sendval[1] = (cTime.Seconds << (8*1)) | cTime.TimeFormat;
 8001658:	7fbb      	ldrb	r3, [r7, #30]
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	b21a      	sxth	r2, r3
 800165e:	7ffb      	ldrb	r3, [r7, #31]
 8001660:	b21b      	sxth	r3, r3
 8001662:	4313      	orrs	r3, r2
 8001664:	b21b      	sxth	r3, r3
 8001666:	b29b      	uxth	r3, r3
 8001668:	81fb      	strh	r3, [r7, #14]

	sendval[0] = data;
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	81bb      	strh	r3, [r7, #12]

	P2PS_STM_App_Update_Int8(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&sendval, 10);
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	220a      	movs	r2, #10
 8001674:	4619      	mov	r1, r3
 8001676:	f64f 6042 	movw	r0, #65090	; 0xfe42
 800167a:	f00b f96d 	bl	800c958 <P2PS_STM_App_Update_Int8>

   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
   }

  return;
 800167e:	e003      	b.n	8001688 <P2PS_Send_Data+0xc4>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
 8001680:	4808      	ldr	r0, [pc, #32]	; (80016a4 <P2PS_Send_Data+0xe0>)
 8001682:	f010 fe5b 	bl	801233c <iprintf>
  return;
 8001686:	bf00      	nop
}
 8001688:	3730      	adds	r7, #48	; 0x30
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000298 	.word	0x20000298
 8001694:	08014b40 	.word	0x08014b40
 8001698:	08014a84 	.word	0x08014a84
 800169c:	20005c44 	.word	0x20005c44
 80016a0:	20005cd0 	.word	0x20005cd0
 80016a4:	08014af4 	.word	0x08014af4

080016a8 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <LL_PWR_EnableBootC2+0x1c>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <LL_PWR_EnableBootC2+0x1c>)
 80016b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016b6:	60d3      	str	r3, [r2, #12]
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	58000400 	.word	0x58000400

080016c8 <LL_C2_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_40
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80016d2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80016d6:	4905      	ldr	r1, [pc, #20]	; (80016ec <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4313      	orrs	r3, r2
 80016dc:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	58000800 	.word	0x58000800

080016f0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80016fa:	6a1a      	ldr	r2, [r3, #32]
 80016fc:	4904      	ldr	r1, [pc, #16]	; (8001710 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4313      	orrs	r3, r2
 8001702:	620b      	str	r3, [r1, #32]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	58000800 	.word	0x58000800

08001714 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800171c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001720:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001722:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4313      	orrs	r3, r2
 800172a:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800172c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4013      	ands	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001738:	68fb      	ldr	r3, [r7, #12]
}
 800173a:	bf00      	nop
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001746:	b480      	push	{r7}
 8001748:	b085      	sub	sp, #20
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800174e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001752:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8001756:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4313      	orrs	r3, r2
 800175e:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8001762:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001766:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4013      	ands	r3, r2
 800176e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001770:	68fb      	ldr	r3, [r7, #12]
}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	601a      	str	r2, [r3, #0]
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f043 0201 	orr.w	r2, r3, #1
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	601a      	str	r2, [r3, #0]
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr

080017be <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	041b      	lsls	r3, r3, #16
 80017d0:	43db      	mvns	r3, r3
 80017d2:	401a      	ands	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	605a      	str	r2, [r3, #4]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	041b      	lsls	r3, r3, #16
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	605a      	str	r2, [r3, #4]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	43db      	mvns	r3, r3
 800181a:	401a      	ands	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	605a      	str	r2, [r3, #4]
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	609a      	str	r2, [r3, #8]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	041a      	lsls	r2, r3, #16
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	609a      	str	r2, [r3, #8]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
 800186e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	4013      	ands	r3, r2
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d101      	bne.n	8001882 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69da      	ldr	r2, [r3, #28]
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	4013      	ands	r3, r2
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d101      	bne.n	80018ac <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 80018a8:	2301      	movs	r3, #1
 80018aa:	e000      	b.n	80018ae <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80018c0:	2102      	movs	r1, #2
 80018c2:	4819      	ldr	r0, [pc, #100]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 80018c4:	f7ff ffe4 	bl	8001890 <LL_C2_IPCC_IsActiveFlag_CHx>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d009      	beq.n	80018e2 <HW_IPCC_Rx_Handler+0x26>
 80018ce:	4b16      	ldr	r3, [pc, #88]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	43db      	mvns	r3, r3
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d002      	beq.n	80018e2 <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 80018dc:	f000 f8ea 	bl	8001ab4 <HW_IPCC_SYS_EvtHandler>
 80018e0:	e01f      	b.n	8001922 <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80018e2:	2101      	movs	r1, #1
 80018e4:	4810      	ldr	r0, [pc, #64]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 80018e6:	f7ff ffd3 	bl	8001890 <LL_C2_IPCC_IsActiveFlag_CHx>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <HW_IPCC_Rx_Handler+0x46>
 80018f0:	4b0d      	ldr	r3, [pc, #52]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 80018fc:	f000 f89e 	bl	8001a3c <HW_IPCC_BLE_EvtHandler>
 8001900:	e00f      	b.n	8001922 <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8001902:	2108      	movs	r1, #8
 8001904:	4808      	ldr	r0, [pc, #32]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 8001906:	f7ff ffc3 	bl	8001890 <LL_C2_IPCC_IsActiveFlag_CHx>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d009      	beq.n	8001924 <HW_IPCC_Rx_Handler+0x68>
 8001910:	4b05      	ldr	r3, [pc, #20]	; (8001928 <HW_IPCC_Rx_Handler+0x6c>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	43db      	mvns	r3, r3
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d002      	beq.n	8001924 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800191e:	f000 f915 	bl	8001b4c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8001922:	bf00      	nop
 8001924:	bf00      	nop
}
 8001926:	bd80      	pop	{r7, pc}
 8001928:	58000c00 	.word	0x58000c00

0800192c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8001930:	2102      	movs	r1, #2
 8001932:	4822      	ldr	r0, [pc, #136]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001934:	f7ff ff97 	bl	8001866 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d109      	bne.n	8001952 <HW_IPCC_Tx_Handler+0x26>
 800193e:	4b1f      	ldr	r3, [pc, #124]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	43db      	mvns	r3, r3
 8001944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800194c:	f000 f8a6 	bl	8001a9c <HW_IPCC_SYS_CmdEvtHandler>
 8001950:	e031      	b.n	80019b6 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8001952:	2102      	movs	r1, #2
 8001954:	4819      	ldr	r0, [pc, #100]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001956:	f7ff ff86 	bl	8001866 <LL_C1_IPCC_IsActiveFlag_CHx>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d109      	bne.n	8001974 <HW_IPCC_Tx_Handler+0x48>
 8001960:	4b16      	ldr	r3, [pc, #88]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	43db      	mvns	r3, r3
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d002      	beq.n	8001974 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800196e:	f000 f895 	bl	8001a9c <HW_IPCC_SYS_CmdEvtHandler>
 8001972:	e020      	b.n	80019b6 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8001974:	2108      	movs	r1, #8
 8001976:	4811      	ldr	r0, [pc, #68]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001978:	f7ff ff75 	bl	8001866 <LL_C1_IPCC_IsActiveFlag_CHx>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d109      	bne.n	8001996 <HW_IPCC_Tx_Handler+0x6a>
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	43db      	mvns	r3, r3
 8001988:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8001990:	f000 f8be 	bl	8001b10 <HW_IPCC_MM_FreeBufHandler>
 8001994:	e00f      	b.n	80019b6 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8001996:	2120      	movs	r1, #32
 8001998:	4808      	ldr	r0, [pc, #32]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 800199a:	f7ff ff64 	bl	8001866 <LL_C1_IPCC_IsActiveFlag_CHx>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d109      	bne.n	80019b8 <HW_IPCC_Tx_Handler+0x8c>
 80019a4:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HW_IPCC_Tx_Handler+0x90>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80019b2:	f000 f84f 	bl	8001a54 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80019b6:	bf00      	nop
 80019b8:	bf00      	nop
}
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	58000c00 	.word	0x58000c00

080019c0 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 80019c4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80019c8:	f7ff febd 	bl	8001746 <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 80019cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019d0:	f7ff fe7a 	bl	80016c8 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 80019d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019d8:	f7ff fe8a 	bl	80016f0 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80019dc:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80019de:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80019e0:	f7ff fe62 	bl	80016a8 <LL_PWR_EnableBootC2>

  return;
 80019e4:	bf00      	nop
}
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80019ec:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80019f0:	f7ff fe90 	bl	8001714 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80019f4:	4806      	ldr	r0, [pc, #24]	; (8001a10 <HW_IPCC_Init+0x28>)
 80019f6:	f7ff fed2 	bl	800179e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <HW_IPCC_Init+0x28>)
 80019fc:	f7ff febf 	bl	800177e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001a00:	202c      	movs	r0, #44	; 0x2c
 8001a02:	f004 f915 	bl	8005c30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001a06:	202d      	movs	r0, #45	; 0x2d
 8001a08:	f004 f912 	bl	8005c30 <HAL_NVIC_EnableIRQ>

  return;
 8001a0c:	bf00      	nop
}
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	58000c00 	.word	0x58000c00

08001a14 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4802      	ldr	r0, [pc, #8]	; (8001a24 <HW_IPCC_BLE_Init+0x10>)
 8001a1c:	f7ff fef4 	bl	8001808 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001a20:	bf00      	nop
}
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	58000c00 	.word	0x58000c00

08001a28 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	4802      	ldr	r0, [pc, #8]	; (8001a38 <HW_IPCC_BLE_SendCmd+0x10>)
 8001a30:	f7ff ff0a 	bl	8001848 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001a34:	bf00      	nop
}
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	58000c00 	.word	0x58000c00

08001a3c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8001a40:	f00a fccc 	bl	800c3dc <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001a44:	2101      	movs	r1, #1
 8001a46:	4802      	ldr	r0, [pc, #8]	; (8001a50 <HW_IPCC_BLE_EvtHandler+0x14>)
 8001a48:	f7ff fef0 	bl	800182c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001a4c:	bf00      	nop
}
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	58000c00 	.word	0x58000c00

08001a54 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8001a58:	2120      	movs	r1, #32
 8001a5a:	4803      	ldr	r0, [pc, #12]	; (8001a68 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8001a5c:	f7ff fec2 	bl	80017e4 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8001a60:	f00a fcec 	bl	800c43c <HW_IPCC_BLE_AclDataAckNot>

  return;
 8001a64:	bf00      	nop
}
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	58000c00 	.word	0x58000c00

08001a6c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001a70:	2102      	movs	r1, #2
 8001a72:	4802      	ldr	r0, [pc, #8]	; (8001a7c <HW_IPCC_SYS_Init+0x10>)
 8001a74:	f7ff fec8 	bl	8001808 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001a78:	bf00      	nop
}
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	58000c00 	.word	0x58000c00

08001a80 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001a84:	2102      	movs	r1, #2
 8001a86:	4804      	ldr	r0, [pc, #16]	; (8001a98 <HW_IPCC_SYS_SendCmd+0x18>)
 8001a88:	f7ff fede 	bl	8001848 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001a8c:	2102      	movs	r1, #2
 8001a8e:	4802      	ldr	r0, [pc, #8]	; (8001a98 <HW_IPCC_SYS_SendCmd+0x18>)
 8001a90:	f7ff fe95 	bl	80017be <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001a94:	bf00      	nop
}
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	58000c00 	.word	0x58000c00

08001a9c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	4803      	ldr	r0, [pc, #12]	; (8001ab0 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8001aa4:	f7ff fe9e 	bl	80017e4 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8001aa8:	f00a fd18 	bl	800c4dc <HW_IPCC_SYS_CmdEvtNot>

  return;
 8001aac:	bf00      	nop
}
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	58000c00 	.word	0x58000c00

08001ab4 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8001ab8:	f00a fd26 	bl	800c508 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001abc:	2102      	movs	r1, #2
 8001abe:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <HW_IPCC_SYS_EvtHandler+0x14>)
 8001ac0:	f7ff feb4 	bl	800182c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001ac4:	bf00      	nop
}
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	58000c00 	.word	0x58000c00

08001acc <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8001ad4:	2108      	movs	r1, #8
 8001ad6:	480c      	ldr	r0, [pc, #48]	; (8001b08 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001ad8:	f7ff fec5 	bl	8001866 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d007      	beq.n	8001af2 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	; (8001b0c <HW_IPCC_MM_SendFreeBuf+0x40>)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001ae8:	2108      	movs	r1, #8
 8001aea:	4807      	ldr	r0, [pc, #28]	; (8001b08 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001aec:	f7ff fe67 	bl	80017be <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8001af0:	e006      	b.n	8001b00 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001af6:	2108      	movs	r1, #8
 8001af8:	4803      	ldr	r0, [pc, #12]	; (8001b08 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001afa:	f7ff fea5 	bl	8001848 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8001afe:	bf00      	nop
}
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	58000c00 	.word	0x58000c00
 8001b0c:	200003dc 	.word	0x200003dc

08001b10 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b14:	2108      	movs	r1, #8
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001b18:	f7ff fe64 	bl	80017e4 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8001b1c:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b22:	2108      	movs	r1, #8
 8001b24:	4802      	ldr	r0, [pc, #8]	; (8001b30 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001b26:	f7ff fe8f 	bl	8001848 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001b2a:	bf00      	nop
}
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	58000c00 	.word	0x58000c00
 8001b34:	200003dc 	.word	0x200003dc

08001b38 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001b3c:	2108      	movs	r1, #8
 8001b3e:	4802      	ldr	r0, [pc, #8]	; (8001b48 <HW_IPCC_TRACES_Init+0x10>)
 8001b40:	f7ff fe62 	bl	8001808 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001b44:	bf00      	nop
}
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	58000c00 	.word	0x58000c00

08001b4c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8001b50:	f00a fd82 	bl	800c658 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001b54:	2108      	movs	r1, #8
 8001b56:	4802      	ldr	r0, [pc, #8]	; (8001b60 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8001b58:	f7ff fe68 	bl	800182c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001b5c:	bf00      	nop
}
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	58000c00 	.word	0x58000c00

08001b64 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001b64:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b66:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b68:	3304      	adds	r3, #4

08001b6a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001b6e:	d3f9      	bcc.n	8001b64 <CopyDataInit>
  bx lr
 8001b70:	4770      	bx	lr

08001b72 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001b72:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001b74:	3004      	adds	r0, #4

08001b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001b76:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001b78:	d3fb      	bcc.n	8001b72 <FillZerobss>
  bx lr
 8001b7a:	4770      	bx	lr

08001b7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b7c:	480c      	ldr	r0, [pc, #48]	; (8001bb0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001b7e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001b80:	f003 fe4c 	bl	800581c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001b84:	480b      	ldr	r0, [pc, #44]	; (8001bb4 <LoopForever+0x8>)
 8001b86:	490c      	ldr	r1, [pc, #48]	; (8001bb8 <LoopForever+0xc>)
 8001b88:	4a0c      	ldr	r2, [pc, #48]	; (8001bbc <LoopForever+0x10>)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f7ff ffed 	bl	8001b6a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <LoopForever+0x14>)
 8001b92:	490c      	ldr	r1, [pc, #48]	; (8001bc4 <LoopForever+0x18>)
 8001b94:	2300      	movs	r3, #0
 8001b96:	f7ff ffee 	bl	8001b76 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001b9a:	480b      	ldr	r0, [pc, #44]	; (8001bc8 <LoopForever+0x1c>)
 8001b9c:	490b      	ldr	r1, [pc, #44]	; (8001bcc <LoopForever+0x20>)
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	f7ff ffe9 	bl	8001b76 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ba4:	f00f fe86 	bl	80118b4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001ba8:	f002 f9c4 	bl	8003f34 <main>

08001bac <LoopForever>:

LoopForever:
  b LoopForever
 8001bac:	e7fe      	b.n	8001bac <LoopForever>
 8001bae:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001bb0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001bb4:	20000004 	.word	0x20000004
 8001bb8:	200001f4 	.word	0x200001f4
 8001bbc:	08016400 	.word	0x08016400
  INIT_BSS _sbss, _ebss
 8001bc0:	200003b8 	.word	0x200003b8
 8001bc4:	20005ed8 	.word	0x20005ed8
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001bc8:	200301e0 	.word	0x200301e0
 8001bcc:	20030a57 	.word	0x20030a57

08001bd0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC1_IRQHandler>
	...

08001bd4 <LL_EXTI_EnableIT_32_63>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <LL_EXTI_EnableIT_32_63+0x24>)
 8001bde:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001be2:	4905      	ldr	r1, [pc, #20]	; (8001bf8 <LL_EXTI_EnableIT_32_63+0x24>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	58000800 	.word	0x58000800

08001bfc <LL_AHB2_GRP1_EnableClock>:
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c20:	68fb      	ldr	r3, [r7, #12]
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <LL_C2_AHB2_GRP1_EnableClock>:
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b085      	sub	sp, #20
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8001c36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c3a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001c3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8001c4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c4e:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4013      	ands	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c58:	68fb      	ldr	r3, [r7, #12]
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001c6a:	f003 fea5 	bl	80059b8 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001c6e:	f003 fea9 	bl	80059c4 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001c72:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001c76:	f7ff ffad 	bl	8001bd4 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8001c7a:	f00a fec9 	bl	800ca10 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8001c7e:	f000 f821 	bl	8001cc4 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8001c82:	f000 f8bf 	bl	8001e04 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8001c86:	bf00      	nop
}
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8001c8c:	b5b0      	push	{r4, r5, r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001c92:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <APPD_EnableCPU2+0x34>)
 8001c94:	1d3c      	adds	r4, r7, #4
 8001c96:	461d      	mov	r5, r3
 8001c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ca0:	c403      	stmia	r4!, {r0, r1}
 8001ca2:	8022      	strh	r2, [r4, #0]
 8001ca4:	3402      	adds	r4, #2
 8001ca6:	0c13      	lsrs	r3, r2, #16
 8001ca8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8001caa:	f00a fcc3 	bl	800c634 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f00a f822 	bl	800bcfa <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8001cb6:	bf00      	nop
}
 8001cb8:	3720      	adds	r7, #32
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	08014b78 	.word	0x08014b78

08001cc4 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8001cca:	1d3b      	adds	r3, r7, #4
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	77fb      	strb	r3, [r7, #31]
 8001ce8:	e033      	b.n	8001d52 <APPD_SetCPU2GpioConfig+0x8e>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8001cea:	7ffb      	ldrb	r3, [r7, #31]
 8001cec:	4a42      	ldr	r2, [pc, #264]	; (8001df8 <APPD_SetCPU2GpioConfig+0x134>)
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	799b      	ldrb	r3, [r3, #6]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d028      	beq.n	8001d4a <APPD_SetCPU2GpioConfig+0x86>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8001cf8:	7ffb      	ldrb	r3, [r7, #31]
 8001cfa:	4a3f      	ldr	r2, [pc, #252]	; (8001df8 <APPD_SetCPU2GpioConfig+0x134>)
 8001cfc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001d00:	4a3e      	ldr	r2, [pc, #248]	; (8001dfc <APPD_SetCPU2GpioConfig+0x138>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00f      	beq.n	8001d26 <APPD_SetCPU2GpioConfig+0x62>
 8001d06:	4a3e      	ldr	r2, [pc, #248]	; (8001e00 <APPD_SetCPU2GpioConfig+0x13c>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d015      	beq.n	8001d38 <APPD_SetCPU2GpioConfig+0x74>
 8001d0c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d10:	d000      	beq.n	8001d14 <APPD_SetCPU2GpioConfig+0x50>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001d12:	e01b      	b.n	8001d4c <APPD_SetCPU2GpioConfig+0x88>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8001d14:	7ffb      	ldrb	r3, [r7, #31]
 8001d16:	4a38      	ldr	r2, [pc, #224]	; (8001df8 <APPD_SetCPU2GpioConfig+0x134>)
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	889a      	ldrh	r2, [r3, #4]
 8001d1e:	8bbb      	ldrh	r3, [r7, #28]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	83bb      	strh	r3, [r7, #28]
          break;
 8001d24:	e012      	b.n	8001d4c <APPD_SetCPU2GpioConfig+0x88>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001d26:	7ffb      	ldrb	r3, [r7, #31]
 8001d28:	4a33      	ldr	r2, [pc, #204]	; (8001df8 <APPD_SetCPU2GpioConfig+0x134>)
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	889a      	ldrh	r2, [r3, #4]
 8001d30:	8b7b      	ldrh	r3, [r7, #26]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	837b      	strh	r3, [r7, #26]
          break;
 8001d36:	e009      	b.n	8001d4c <APPD_SetCPU2GpioConfig+0x88>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001d38:	7ffb      	ldrb	r3, [r7, #31]
 8001d3a:	4a2f      	ldr	r2, [pc, #188]	; (8001df8 <APPD_SetCPU2GpioConfig+0x134>)
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4413      	add	r3, r2
 8001d40:	889a      	ldrh	r2, [r3, #4]
 8001d42:	8b3b      	ldrh	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	833b      	strh	r3, [r7, #24]
          break;
 8001d48:	e000      	b.n	8001d4c <APPD_SetCPU2GpioConfig+0x88>
      }
    }
 8001d4a:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001d4c:	7ffb      	ldrb	r3, [r7, #31]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	77fb      	strb	r3, [r7, #31]
 8001d52:	7ffb      	ldrb	r3, [r7, #31]
 8001d54:	2b21      	cmp	r3, #33	; 0x21
 8001d56:	d9c8      	bls.n	8001cea <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d60:	2303      	movs	r3, #3
 8001d62:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8001d64:	8bbb      	ldrh	r3, [r7, #28]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d014      	beq.n	8001d94 <APPD_SetCPU2GpioConfig+0xd0>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001d6a:	8bbb      	ldrh	r3, [r7, #28]
 8001d6c:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f7ff ff44 	bl	8001bfc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8001d74:	2001      	movs	r0, #1
 8001d76:	f7ff ff5a 	bl	8001c2e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d82:	f003 ff8d 	bl	8005ca0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001d86:	8bbb      	ldrh	r3, [r7, #28]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d90:	f004 f90e 	bl	8005fb0 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8001d94:	8b7b      	ldrh	r3, [r7, #26]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d012      	beq.n	8001dc0 <APPD_SetCPU2GpioConfig+0xfc>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001d9a:	8b7b      	ldrh	r3, [r7, #26]
 8001d9c:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2002      	movs	r0, #2
 8001da0:	f7ff ff2c 	bl	8001bfc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8001da4:	2002      	movs	r0, #2
 8001da6:	f7ff ff42 	bl	8001c2e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001daa:	1d3b      	adds	r3, r7, #4
 8001dac:	4619      	mov	r1, r3
 8001dae:	4813      	ldr	r0, [pc, #76]	; (8001dfc <APPD_SetCPU2GpioConfig+0x138>)
 8001db0:	f003 ff76 	bl	8005ca0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8001db4:	8b7b      	ldrh	r3, [r7, #26]
 8001db6:	2200      	movs	r2, #0
 8001db8:	4619      	mov	r1, r3
 8001dba:	4810      	ldr	r0, [pc, #64]	; (8001dfc <APPD_SetCPU2GpioConfig+0x138>)
 8001dbc:	f004 f8f8 	bl	8005fb0 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001dc0:	8b3b      	ldrh	r3, [r7, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d013      	beq.n	8001dee <APPD_SetCPU2GpioConfig+0x12a>
  {
    gpio_config.Pin = gpioc_pin_list;
 8001dc6:	8b3b      	ldrh	r3, [r7, #24]
 8001dc8:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dca:	2004      	movs	r0, #4
 8001dcc:	f7ff ff16 	bl	8001bfc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8001dd0:	2004      	movs	r0, #4
 8001dd2:	f7ff ff2c 	bl	8001c2e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8001dd6:	1d3b      	adds	r3, r7, #4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4809      	ldr	r0, [pc, #36]	; (8001e00 <APPD_SetCPU2GpioConfig+0x13c>)
 8001ddc:	f003 ff60 	bl	8005ca0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8001de0:	8b3b      	ldrh	r3, [r7, #24]
 8001de2:	2200      	movs	r2, #0
 8001de4:	4619      	mov	r1, r3
 8001de6:	4806      	ldr	r0, [pc, #24]	; (8001e00 <APPD_SetCPU2GpioConfig+0x13c>)
 8001de8:	f004 f8e2 	bl	8005fb0 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
}
 8001df0:	3720      	adds	r7, #32
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	08014d80 	.word	0x08014d80
 8001dfc:	48000400 	.word	0x48000400
 8001e00:	48000800 	.word	0x48000800

08001e04 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8001e08:	bf00      	nop
}
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001e16:	bf00      	nop
}
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001e2e:	897a      	ldrh	r2, [r7, #10]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68f9      	ldr	r1, [r7, #12]
 8001e34:	2000      	movs	r0, #0
 8001e36:	f001 fcdd 	bl	80037f4 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8001e3a:	bf00      	nop
}
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001e4c:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <LL_C2_PWR_SetPowerMode+0x28>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e52:	f023 0207 	bic.w	r2, r3, #7
 8001e56:	4905      	ldr	r1, [pc, #20]	; (8001e6c <LL_C2_PWR_SetPowerMode+0x28>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	58000400 	.word	0x58000400

08001e70 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001e78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001e82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <APPE_Init>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 8001e9c:	f000 f814 	bl	8001ec8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001ea0:	4908      	ldr	r1, [pc, #32]	; (8001ec4 <APPE_Init+0x2c>)
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f001 fa2c 	bl	8003300 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001ea8:	f7ff fedd 	bl	8001c66 <APPD_Init>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001eac:	2101      	movs	r1, #1
 8001eae:	2001      	movs	r0, #1
 8001eb0:	f00f fccc 	bl	801184c <UTIL_LPM_SetOffMode>

  Led_Init();
 8001eb4:	f000 f8a1 	bl	8001ffa <Led_Init>

  Button_Init();
 8001eb8:	f000 f8a6 	bl	8002008 <Button_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001ebc:	f000 f812 	bl	8001ee4 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8001ec0:	bf00      	nop
}
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20005cd0 	.word	0x20005cd0

08001ec8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001ecc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001ed0:	f7ff ffce 	bl	8001e70 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001ed4:	f00f fca8 	bl	8011828 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001ed8:	2004      	movs	r0, #4
 8001eda:	f7ff ffb3 	bl	8001e44 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8001ede:	bf00      	nop
}
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001eea:	f00a f9ed 	bl	800c2c8 <TL_Init>

  MtxShciId = osMutexNew( NULL );
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f00b fd22 	bl	800d938 <osMutexNew>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <appe_Tl_Init+0x70>)
 8001ef8:	601a      	str	r2, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2001      	movs	r0, #1
 8001f00:	f00b fe62 	bl	800dbc8 <osSemaphoreNew>
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b14      	ldr	r3, [pc, #80]	; (8001f58 <appe_Tl_Init+0x74>)
 8001f08:	601a      	str	r2, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL, &ShciUserEvtProcess_attr);
 8001f0a:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <appe_Tl_Init+0x78>)
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4814      	ldr	r0, [pc, #80]	; (8001f60 <appe_Tl_Init+0x7c>)
 8001f10:	f00b fb48 	bl	800d5a4 <osThreadNew>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <appe_Tl_Init+0x80>)
 8001f18:	601a      	str	r2, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <appe_Tl_Init+0x84>)
 8001f1c:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <appe_Tl_Init+0x88>)
 8001f20:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4812      	ldr	r0, [pc, #72]	; (8001f70 <appe_Tl_Init+0x8c>)
 8001f28:	f00a f894 	bl	800c054 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <appe_Tl_Init+0x90>)
 8001f2e:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001f30:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <appe_Tl_Init+0x94>)
 8001f32:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <appe_Tl_Init+0x98>)
 8001f36:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001f38:	f240 533c 	movw	r3, #1340	; 0x53c
 8001f3c:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	4618      	mov	r0, r3
 8001f44:	f00a fb02 	bl	800c54c <TL_MM_Init>

  TL_Enable();
 8001f48:	f00a f9b8 	bl	800c2bc <TL_Enable>

  return;
 8001f4c:	bf00      	nop
}
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20005c4c 	.word	0x20005c4c
 8001f58:	20005c54 	.word	0x20005c54
 8001f5c:	08014e90 	.word	0x08014e90
 8001f60:	08001fe1 	.word	0x08001fe1
 8001f64:	20005c50 	.word	0x20005c50
 8001f68:	20030724 	.word	0x20030724
 8001f6c:	08001f81 	.word	0x08001f81
 8001f70:	08001fc1 	.word	0x08001fc1
 8001f74:	2003093c 	.word	0x2003093c
 8001f78:	20030830 	.word	0x20030830
 8001f7c:	200301e8 	.word	0x200301e8

08001f80 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
  switch (status)
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <APPE_SysStatusNot+0x16>
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d008      	beq.n	8001fa6 <APPE_SysStatusNot+0x26>
    case SHCI_TL_CmdAvailable:
      osMutexRelease( MtxShciId );
      break;

    default:
      break;
 8001f94:	e00d      	b.n	8001fb2 <APPE_SysStatusNot+0x32>
      osMutexAcquire( MtxShciId, osWaitForever );
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <APPE_SysStatusNot+0x3c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f04f 31ff 	mov.w	r1, #4294967295
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f00b fd64 	bl	800da6c <osMutexAcquire>
      break;
 8001fa4:	e005      	b.n	8001fb2 <APPE_SysStatusNot+0x32>
      osMutexRelease( MtxShciId );
 8001fa6:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <APPE_SysStatusNot+0x3c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f00b fdbc 	bl	800db28 <osMutexRelease>
      break;
 8001fb0:	bf00      	nop
  }
  return;
 8001fb2:	bf00      	nop
}
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20005c4c 	.word	0x20005c4c

08001fc0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  APPD_EnableCPU2( );
 8001fc8:	f7ff fe60 	bl	8001c8c <APPD_EnableCPU2>

  APP_BLE_Init( );
 8001fcc:	f7fe fde8 	bl	8000ba0 <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	f00f fc3a 	bl	801184c <UTIL_LPM_SetOffMode>
  return;
 8001fd8:	bf00      	nop
}
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fec:	2100      	movs	r1, #0
 8001fee:	2001      	movs	r0, #1
 8001ff0:	f00b fbe0 	bl	800d7b4 <osThreadFlagsWait>
     shci_user_evt_proc();
 8001ff4:	f00a f84a 	bl	800c08c <shci_user_evt_proc>
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001ff8:	e7f6      	b.n	8001fe8 <ShciUserEvtProcess+0x8>

08001ffa <Led_Init>:
    }
}

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0
  BSP_LED_Init(LED_RED);

  BSP_LED_On(LED_GREEN);
#endif

  return;
 8001ffe:	bf00      	nop
}
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <Button_Init>:

static void Button_Init( void )
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
#endif

  return;
 800200c:	bf00      	nop
}
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet( ShciUserEvtProcessId, 1 );
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <shci_notify_asynch_evt+0x1c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2101      	movs	r1, #1
 8002026:	4618      	mov	r0, r3
 8002028:	f00b fb62 	bl	800d6f0 <osThreadFlagsSet>
  return;
 800202c:	bf00      	nop
}
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20005c50 	.word	0x20005c50

08002038 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 8002040:	4b04      	ldr	r3, [pc, #16]	; (8002054 <shci_cmd_resp_release+0x1c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f00b fec3 	bl	800ddd0 <osSemaphoreRelease>
  return;
 800204a:	bf00      	nop
}
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20005c54 	.word	0x20005c54

08002058 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <shci_cmd_resp_wait+0x20>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f04f 31ff 	mov.w	r1, #4294967295
 8002068:	4618      	mov	r0, r3
 800206a:	f00b fe4b 	bl	800dd04 <osSemaphoreAcquire>
  return;
 800206e:	bf00      	nop
}
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20005c54 	.word	0x20005c54

0800207c <Dotstar_Init>:
} DotStar_State;


DotStar_State dotstar_state;

void Dotstar_Init(DotStar_InitHandle* dotstar_init){
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

   dotstar_state.spiHandle = dotstar_init->spiHandle;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a23      	ldr	r2, [pc, #140]	; (8002118 <Dotstar_Init+0x9c>)
 800208a:	6013      	str	r3, [r2, #0]
   dotstar_state.numLEDs = dotstar_init->numLEDs;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	889a      	ldrh	r2, [r3, #4]
 8002090:	4b21      	ldr	r3, [pc, #132]	; (8002118 <Dotstar_Init+0x9c>)
 8002092:	809a      	strh	r2, [r3, #4]
   dotstar_state.brightness = 0;
 8002094:	4b20      	ldr	r3, [pc, #128]	; (8002118 <Dotstar_Init+0x9c>)
 8002096:	2200      	movs	r2, #0
 8002098:	719a      	strb	r2, [r3, #6]
   dotstar_state.rOffset = dotstar_init->colorOrder & 3;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	799b      	ldrb	r3, [r3, #6]
 800209e:	f003 0303 	and.w	r3, r3, #3
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <Dotstar_Init+0x9c>)
 80020a6:	731a      	strb	r2, [r3, #12]
   dotstar_state.gOffset = (dotstar_init->colorOrder >> 2) & 3;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	799b      	ldrb	r3, [r3, #6]
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	f003 0303 	and.w	r3, r3, #3
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4b18      	ldr	r3, [pc, #96]	; (8002118 <Dotstar_Init+0x9c>)
 80020b8:	735a      	strb	r2, [r3, #13]
   dotstar_state.bOffset = (dotstar_init->colorOrder >> 4) & 3;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	799b      	ldrb	r3, [r3, #6]
 80020be:	091b      	lsrs	r3, r3, #4
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b13      	ldr	r3, [pc, #76]	; (8002118 <Dotstar_Init+0x9c>)
 80020ca:	739a      	strb	r2, [r3, #14]

   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <Dotstar_Init+0x9c>)
 80020ce:	7b1a      	ldrb	r2, [r3, #12]
 80020d0:	4b11      	ldr	r3, [pc, #68]	; (8002118 <Dotstar_Init+0x9c>)
 80020d2:	7b5b      	ldrb	r3, [r3, #13]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d10c      	bne.n	80020f2 <Dotstar_Init+0x76>
     dotstar_state.numLEDs + ((dotstar_state.numLEDs + 3) / 4) : // MONO: 10 bits/pixel, round up to next byte
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <Dotstar_Init+0x9c>)
 80020da:	889a      	ldrh	r2, [r3, #4]
 80020dc:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <Dotstar_Init+0x9c>)
 80020de:	889b      	ldrh	r3, [r3, #4]
 80020e0:	3303      	adds	r3, #3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	da00      	bge.n	80020e8 <Dotstar_Init+0x6c>
 80020e6:	3303      	adds	r3, #3
 80020e8:	109b      	asrs	r3, r3, #2
 80020ea:	b29b      	uxth	r3, r3
   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 80020ec:	4413      	add	r3, r2
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	e005      	b.n	80020fe <Dotstar_Init+0x82>
     dotstar_state.numLEDs * 3;              // COLOR: 3 bytes/pixel
 80020f2:	4b09      	ldr	r3, [pc, #36]	; (8002118 <Dotstar_Init+0x9c>)
 80020f4:	889b      	ldrh	r3, [r3, #4]
   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 80020f6:	461a      	mov	r2, r3
 80020f8:	0052      	lsls	r2, r2, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	81fb      	strh	r3, [r7, #14]

   dotstar_state.pixels = (uint8_t *)malloc(bytes);
 8002100:	89fb      	ldrh	r3, [r7, #14]
 8002102:	4618      	mov	r0, r3
 8002104:	f00f fbfa 	bl	80118fc <malloc>
 8002108:	4603      	mov	r3, r0
 800210a:	461a      	mov	r2, r3
 800210c:	4b02      	ldr	r3, [pc, #8]	; (8002118 <Dotstar_Init+0x9c>)
 800210e:	609a      	str	r2, [r3, #8]
}
 8002110:	bf00      	nop
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20005c58 	.word	0x20005c58

0800211c <ds_show>:
*/

/*!
  @brief   Transmit pixel data in RAM to DotStars.
*/
void ds_show(void) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0

  if(!dotstar_state.pixels) return;
 8002122:	4b4b      	ldr	r3, [pc, #300]	; (8002250 <ds_show+0x134>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 808e 	beq.w	8002248 <ds_show+0x12c>

  uint8_t *ptr = dotstar_state.pixels, i;            // -> LED data
 800212c:	4b48      	ldr	r3, [pc, #288]	; (8002250 <ds_show+0x134>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	60fb      	str	r3, [r7, #12]
  uint16_t n   = dotstar_state.numLEDs;              // Counter
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <ds_show+0x134>)
 8002134:	889b      	ldrh	r3, [r3, #4]
 8002136:	813b      	strh	r3, [r7, #8]
  uint16_t b16 = (uint16_t)dotstar_state.brightness; // Type-convert for fixed-point math
 8002138:	4b45      	ldr	r3, [pc, #276]	; (8002250 <ds_show+0x134>)
 800213a:	799b      	ldrb	r3, [r3, #6]
 800213c:	80fb      	strh	r3, [r7, #6]
  uint8_t sendval;

    sendval = 0x00;
 800213e:	2300      	movs	r3, #0
 8002140:	717b      	strb	r3, [r7, #5]
    for(i=0; i<4; i++) spi_out(&sendval);    // 4 byte start-frame marker
 8002142:	2300      	movs	r3, #0
 8002144:	72fb      	strb	r3, [r7, #11]
 8002146:	e00a      	b.n	800215e <ds_show+0x42>
 8002148:	4b41      	ldr	r3, [pc, #260]	; (8002250 <ds_show+0x134>)
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	1d79      	adds	r1, r7, #5
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	2201      	movs	r2, #1
 8002154:	f007 f811 	bl	800917a <HAL_SPI_Transmit>
 8002158:	7afb      	ldrb	r3, [r7, #11]
 800215a:	3301      	adds	r3, #1
 800215c:	72fb      	strb	r3, [r7, #11]
 800215e:	7afb      	ldrb	r3, [r7, #11]
 8002160:	2b03      	cmp	r3, #3
 8002162:	d9f1      	bls.n	8002148 <ds_show+0x2c>

    if(dotstar_state.brightness) {                     // Scale pixel brightness on output
 8002164:	4b3a      	ldr	r3, [pc, #232]	; (8002250 <ds_show+0x134>)
 8002166:	799b      	ldrb	r3, [r3, #6]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d02c      	beq.n	80021c6 <ds_show+0xaa>
      do {                               // For each pixel...
    	sendval = 0xFF;
 800216c:	23ff      	movs	r3, #255	; 0xff
 800216e:	717b      	strb	r3, [r7, #5]
        spi_out(&sendval);                   //  Pixel start
 8002170:	4b37      	ldr	r3, [pc, #220]	; (8002250 <ds_show+0x134>)
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	1d79      	adds	r1, r7, #5
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	2201      	movs	r2, #1
 800217c:	f006 fffd 	bl	800917a <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 8002180:	2300      	movs	r3, #0
 8002182:	72fb      	strb	r3, [r7, #11]
 8002184:	e015      	b.n	80021b2 <ds_show+0x96>
        	sendval = (*ptr++ * b16) >> 8;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1c5a      	adds	r2, r3, #1
 800218a:	60fa      	str	r2, [r7, #12]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	fb03 f302 	mul.w	r3, r3, r2
 8002196:	121b      	asrs	r3, r3, #8
 8002198:	b2db      	uxtb	r3, r3
 800219a:	717b      	strb	r3, [r7, #5]
        	spi_out(&sendval); // Scale, write RGB
 800219c:	4b2c      	ldr	r3, [pc, #176]	; (8002250 <ds_show+0x134>)
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	1d79      	adds	r1, r7, #5
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
 80021a6:	2201      	movs	r2, #1
 80021a8:	f006 ffe7 	bl	800917a <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 80021ac:	7afb      	ldrb	r3, [r7, #11]
 80021ae:	3301      	adds	r3, #1
 80021b0:	72fb      	strb	r3, [r7, #11]
 80021b2:	7afb      	ldrb	r3, [r7, #11]
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d9e6      	bls.n	8002186 <ds_show+0x6a>
        }
      } while(--n);
 80021b8:	893b      	ldrh	r3, [r7, #8]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	813b      	strh	r3, [r7, #8]
 80021be:	893b      	ldrh	r3, [r7, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1d3      	bne.n	800216c <ds_show+0x50>
 80021c4:	e025      	b.n	8002212 <ds_show+0xf6>
    } else {                             // Full brightness (no scaling)
      do {                               // For each pixel...
    	sendval = 0xFF;
 80021c6:	23ff      	movs	r3, #255	; 0xff
 80021c8:	717b      	strb	r3, [r7, #5]
        spi_out(&sendval);                   //  Pixel start
 80021ca:	4b21      	ldr	r3, [pc, #132]	; (8002250 <ds_show+0x134>)
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	1d79      	adds	r1, r7, #5
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
 80021d4:	2201      	movs	r2, #1
 80021d6:	f006 ffd0 	bl	800917a <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 80021da:	2300      	movs	r3, #0
 80021dc:	72fb      	strb	r3, [r7, #11]
 80021de:	e00f      	b.n	8002200 <ds_show+0xe4>
        	sendval = *ptr++;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1c5a      	adds	r2, r3, #1
 80021e4:	60fa      	str	r2, [r7, #12]
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	717b      	strb	r3, [r7, #5]
        	spi_out(&sendval); // Write R,G,B
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <ds_show+0x134>)
 80021ec:	6818      	ldr	r0, [r3, #0]
 80021ee:	1d79      	adds	r1, r7, #5
 80021f0:	f04f 33ff 	mov.w	r3, #4294967295
 80021f4:	2201      	movs	r2, #1
 80021f6:	f006 ffc0 	bl	800917a <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 80021fa:	7afb      	ldrb	r3, [r7, #11]
 80021fc:	3301      	adds	r3, #1
 80021fe:	72fb      	strb	r3, [r7, #11]
 8002200:	7afb      	ldrb	r3, [r7, #11]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d9ec      	bls.n	80021e0 <ds_show+0xc4>
        }
      } while(--n);
 8002206:	893b      	ldrh	r3, [r7, #8]
 8002208:	3b01      	subs	r3, #1
 800220a:	813b      	strh	r3, [r7, #8]
 800220c:	893b      	ldrh	r3, [r7, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1d9      	bne.n	80021c6 <ds_show+0xaa>
    // revisions are more strict (e.g. might mandate use of end-frame
    // before start-frame marker). i.e. let's not remove this. But after
    // testing a bit more the suggestion is to use at least (numLeds+1)/2
    // high values (1) or (numLeds+15)/16 full bytes as EndFrame. For details see also:
    // https://cpldcpu.wordpress.com/2014/11/30/understanding-the-apa102-superled/
    sendval = 0xFF;
 8002212:	23ff      	movs	r3, #255	; 0xff
 8002214:	717b      	strb	r3, [r7, #5]
    for(i=0; i<((dotstar_state.numLEDs + 15) / 16); i++) spi_out(&sendval);
 8002216:	2300      	movs	r3, #0
 8002218:	72fb      	strb	r3, [r7, #11]
 800221a:	e00a      	b.n	8002232 <ds_show+0x116>
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <ds_show+0x134>)
 800221e:	6818      	ldr	r0, [r3, #0]
 8002220:	1d79      	adds	r1, r7, #5
 8002222:	f04f 33ff 	mov.w	r3, #4294967295
 8002226:	2201      	movs	r2, #1
 8002228:	f006 ffa7 	bl	800917a <HAL_SPI_Transmit>
 800222c:	7afb      	ldrb	r3, [r7, #11]
 800222e:	3301      	adds	r3, #1
 8002230:	72fb      	strb	r3, [r7, #11]
 8002232:	7afa      	ldrb	r2, [r7, #11]
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <ds_show+0x134>)
 8002236:	889b      	ldrh	r3, [r3, #4]
 8002238:	330f      	adds	r3, #15
 800223a:	2b00      	cmp	r3, #0
 800223c:	da00      	bge.n	8002240 <ds_show+0x124>
 800223e:	330f      	adds	r3, #15
 8002240:	111b      	asrs	r3, r3, #4
 8002242:	429a      	cmp	r2, r3
 8002244:	dbea      	blt.n	800221c <ds_show+0x100>
 8002246:	e000      	b.n	800224a <ds_show+0x12e>
  if(!dotstar_state.pixels) return;
 8002248:	bf00      	nop

}
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20005c58 	.word	0x20005c58

08002254 <ds_clear>:

/*!
  @brief   Fill the whole DotStar strip with 0 / black / off.
*/
void ds_clear() {
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  memset(dotstar_state.pixels, 0, (dotstar_state.rOffset == dotstar_state.gOffset) ?
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <ds_clear+0x44>)
 800225a:	6898      	ldr	r0, [r3, #8]
 800225c:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <ds_clear+0x44>)
 800225e:	7b1a      	ldrb	r2, [r3, #12]
 8002260:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <ds_clear+0x44>)
 8002262:	7b5b      	ldrb	r3, [r3, #13]
 8002264:	429a      	cmp	r2, r3
 8002266:	d10b      	bne.n	8002280 <ds_clear+0x2c>
    dotstar_state.numLEDs + ((dotstar_state.numLEDs + 3) / 4) : // MONO: 10 bits/pixel
 8002268:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <ds_clear+0x44>)
 800226a:	889b      	ldrh	r3, [r3, #4]
 800226c:	461a      	mov	r2, r3
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <ds_clear+0x44>)
 8002270:	889b      	ldrh	r3, [r3, #4]
 8002272:	3303      	adds	r3, #3
 8002274:	2b00      	cmp	r3, #0
 8002276:	da00      	bge.n	800227a <ds_clear+0x26>
 8002278:	3303      	adds	r3, #3
 800227a:	109b      	asrs	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	e005      	b.n	800228c <ds_clear+0x38>
    dotstar_state.numLEDs * 3);                   // COLOR: 3 bytes/pixel
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <ds_clear+0x44>)
 8002282:	889b      	ldrh	r3, [r3, #4]
 8002284:	461a      	mov	r2, r3
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
  memset(dotstar_state.pixels, 0, (dotstar_state.rOffset == dotstar_state.gOffset) ?
 800228c:	461a      	mov	r2, r3
 800228e:	2100      	movs	r1, #0
 8002290:	f00f fb47 	bl	8011922 <memset>
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20005c58 	.word	0x20005c58

0800229c <ds_setPixelColor32B>:
  @param   n  Pixel index, starting from 0.
  @param   c  32-bit color value. Most significant byte is 0, second is
              red, then green, and least significant byte is blue.
              e.g. 0x00RRGGBB
*/
void ds_setPixelColor32B(uint16_t n, uint32_t c) {
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	6039      	str	r1, [r7, #0]
 80022a6:	80fb      	strh	r3, [r7, #6]
  if(n < dotstar_state.numLEDs) {
 80022a8:	4b16      	ldr	r3, [pc, #88]	; (8002304 <ds_setPixelColor32B+0x68>)
 80022aa:	889b      	ldrh	r3, [r3, #4]
 80022ac:	88fa      	ldrh	r2, [r7, #6]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d221      	bcs.n	80022f6 <ds_setPixelColor32B+0x5a>
    uint8_t *p = &dotstar_state.pixels[n * 3];
 80022b2:	4b14      	ldr	r3, [pc, #80]	; (8002304 <ds_setPixelColor32B+0x68>)
 80022b4:	6899      	ldr	r1, [r3, #8]
 80022b6:	88fa      	ldrh	r2, [r7, #6]
 80022b8:	4613      	mov	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	4413      	add	r3, r2
 80022be:	440b      	add	r3, r1
 80022c0:	60fb      	str	r3, [r7, #12]
    p[dotstar_state.rOffset] = (uint8_t)(c >> 16);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	0c1a      	lsrs	r2, r3, #16
 80022c6:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <ds_setPixelColor32B+0x68>)
 80022c8:	7b1b      	ldrb	r3, [r3, #12]
 80022ca:	4619      	mov	r1, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	440b      	add	r3, r1
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	701a      	strb	r2, [r3, #0]
    p[dotstar_state.gOffset] = (uint8_t)(c >>  8);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	0a1a      	lsrs	r2, r3, #8
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <ds_setPixelColor32B+0x68>)
 80022da:	7b5b      	ldrb	r3, [r3, #13]
 80022dc:	4619      	mov	r1, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	440b      	add	r3, r1
 80022e2:	b2d2      	uxtb	r2, r2
 80022e4:	701a      	strb	r2, [r3, #0]
    p[dotstar_state.bOffset] = (uint8_t)c;
 80022e6:	4b07      	ldr	r3, [pc, #28]	; (8002304 <ds_setPixelColor32B+0x68>)
 80022e8:	7b9b      	ldrb	r3, [r3, #14]
 80022ea:	461a      	mov	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4413      	add	r3, r2
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	701a      	strb	r2, [r3, #0]
  }
}
 80022f6:	bf00      	nop
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20005c58 	.word	0x20005c58

08002308 <ds_fill>:
  @param   first  Index of first pixel to fill, starting from 0. Must be
                  in-bounds, no clipping is performed. 0 if unspecified.
  @param   count  Number of pixels to fill, as a positive value. Passing
                  0 or leaving unspecified will fill to end of strip.
*/
void ds_fill(uint32_t c, uint16_t first, uint16_t count) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
 8002314:	4613      	mov	r3, r2
 8002316:	803b      	strh	r3, [r7, #0]
  uint16_t i, end;

  if(first >= dotstar_state.numLEDs) {
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <ds_fill+0x68>)
 800231a:	889b      	ldrh	r3, [r3, #4]
 800231c:	887a      	ldrh	r2, [r7, #2]
 800231e:	429a      	cmp	r2, r3
 8002320:	d222      	bcs.n	8002368 <ds_fill+0x60>
    return; // If first LED is past end of strip, nothing to do
  }

  // Calculate the index ONE AFTER the last pixel to fill
  if(count == 0) {
 8002322:	883b      	ldrh	r3, [r7, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d103      	bne.n	8002330 <ds_fill+0x28>
    // Fill to end of strip
    end = dotstar_state.numLEDs;
 8002328:	4b11      	ldr	r3, [pc, #68]	; (8002370 <ds_fill+0x68>)
 800232a:	889b      	ldrh	r3, [r3, #4]
 800232c:	81bb      	strh	r3, [r7, #12]
 800232e:	e00b      	b.n	8002348 <ds_fill+0x40>
  } else {
    // Ensure that the loop won't go past the last pixel
    end = first + count;
 8002330:	887a      	ldrh	r2, [r7, #2]
 8002332:	883b      	ldrh	r3, [r7, #0]
 8002334:	4413      	add	r3, r2
 8002336:	81bb      	strh	r3, [r7, #12]
    if(end > dotstar_state.numLEDs) end = dotstar_state.numLEDs;
 8002338:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <ds_fill+0x68>)
 800233a:	889b      	ldrh	r3, [r3, #4]
 800233c:	89ba      	ldrh	r2, [r7, #12]
 800233e:	429a      	cmp	r2, r3
 8002340:	d902      	bls.n	8002348 <ds_fill+0x40>
 8002342:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <ds_fill+0x68>)
 8002344:	889b      	ldrh	r3, [r3, #4]
 8002346:	81bb      	strh	r3, [r7, #12]
  }

  for(i = first; i < end; i++) {
 8002348:	887b      	ldrh	r3, [r7, #2]
 800234a:	81fb      	strh	r3, [r7, #14]
 800234c:	e007      	b.n	800235e <ds_fill+0x56>
    ds_setPixelColor32B(i, c);
 800234e:	89fb      	ldrh	r3, [r7, #14]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff ffa2 	bl	800229c <ds_setPixelColor32B>
  for(i = first; i < end; i++) {
 8002358:	89fb      	ldrh	r3, [r7, #14]
 800235a:	3301      	adds	r3, #1
 800235c:	81fb      	strh	r3, [r7, #14]
 800235e:	89fa      	ldrh	r2, [r7, #14]
 8002360:	89bb      	ldrh	r3, [r7, #12]
 8002362:	429a      	cmp	r2, r3
 8002364:	d3f3      	bcc.n	800234e <ds_fill+0x46>
 8002366:	e000      	b.n	800236a <ds_fill+0x62>
    return; // If first LED is past end of strip, nothing to do
 8002368:	bf00      	nop
  }
}
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20005c58 	.word	0x20005c58

08002374 <ds_setBrightness>:
           is 'non destructive' -- it's applied as color data is being
           issued to the strip, not during setPixelColor(), and also
           means that getPixelColor() returns the exact value originally
           stored.
*/
void ds_setBrightness(uint8_t b) {
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
  // optimizes the actual scaling math later, allowing a fast 8x8-bit
  // multiply and taking the MSB. 'brightness' is a uint8_t, adding 1
  // here may (intentionally) roll over...so 0 = max brightness (color
  // values are interpreted literally; no scaling), 1 = min brightness
  // (off), 255 = just below max brightness.
  dotstar_state.brightness = b + 1;
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	3301      	adds	r3, #1
 8002382:	b2da      	uxtb	r2, r3
 8002384:	4b03      	ldr	r3, [pc, #12]	; (8002394 <ds_setBrightness+0x20>)
 8002386:	719a      	strb	r2, [r3, #6]
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	20005c58 	.word	0x20005c58

08002398 <I2C_Write_Byte>:
//#include "stm32wbxx_hal_i2c.h"
//#include "stm32wbxx_hal.h"


void I2C_Write_Byte(uint8_t value, uint8_t Cmd)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af02      	add	r7, sp, #8
 800239e:	4603      	mov	r3, r0
 80023a0:	460a      	mov	r2, r1
 80023a2:	71fb      	strb	r3, [r7, #7]
 80023a4:	4613      	mov	r3, r2
 80023a6:	71bb      	strb	r3, [r7, #6]
  uint16_t Addr = 0x3C << 1;
 80023a8:	2378      	movs	r3, #120	; 0x78
 80023aa:	81fb      	strh	r3, [r7, #14]
  uint8_t Data[2];
  Data[0] = Cmd;
 80023ac:	79bb      	ldrb	r3, [r7, #6]
 80023ae:	733b      	strb	r3, [r7, #12]
  Data[1] = value;
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	737b      	strb	r3, [r7, #13]

  HAL_I2C_Master_Transmit(&ER_OLED_I2C_PORT, Addr, Data, 2, HAL_MAX_DELAY);
 80023b4:	f107 020c 	add.w	r2, r7, #12
 80023b8:	89f9      	ldrh	r1, [r7, #14]
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	2302      	movs	r3, #2
 80023c2:	4803      	ldr	r0, [pc, #12]	; (80023d0 <I2C_Write_Byte+0x38>)
 80023c4:	f003 fed8 	bl	8006178 <HAL_I2C_Master_Transmit>
}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20005c74 	.word	0x20005c74

080023d4 <er_oled_begin>:

void er_oled_begin()
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
    command(0xae);//--turn off oled panel
 80023d8:	2100      	movs	r1, #0
 80023da:	20ae      	movs	r0, #174	; 0xae
 80023dc:	f7ff ffdc 	bl	8002398 <I2C_Write_Byte>

    command(0xd5);//--set display clock divide ratio/oscillator frequency
 80023e0:	2100      	movs	r1, #0
 80023e2:	20d5      	movs	r0, #213	; 0xd5
 80023e4:	f7ff ffd8 	bl	8002398 <I2C_Write_Byte>
    command(0x80);//--set divide ratio
 80023e8:	2100      	movs	r1, #0
 80023ea:	2080      	movs	r0, #128	; 0x80
 80023ec:	f7ff ffd4 	bl	8002398 <I2C_Write_Byte>

    command(0xa8);//--set multiplex ratio
 80023f0:	2100      	movs	r1, #0
 80023f2:	20a8      	movs	r0, #168	; 0xa8
 80023f4:	f7ff ffd0 	bl	8002398 <I2C_Write_Byte>
    command(0x27);//--1/40 duty
 80023f8:	2100      	movs	r1, #0
 80023fa:	2027      	movs	r0, #39	; 0x27
 80023fc:	f7ff ffcc 	bl	8002398 <I2C_Write_Byte>

    command(0xd3);//-set display offset
 8002400:	2100      	movs	r1, #0
 8002402:	20d3      	movs	r0, #211	; 0xd3
 8002404:	f7ff ffc8 	bl	8002398 <I2C_Write_Byte>
    command(0x00);//-not offset
 8002408:	2100      	movs	r1, #0
 800240a:	2000      	movs	r0, #0
 800240c:	f7ff ffc4 	bl	8002398 <I2C_Write_Byte>

    command(0xad);//--Internal IREF Setting
 8002410:	2100      	movs	r1, #0
 8002412:	20ad      	movs	r0, #173	; 0xad
 8002414:	f7ff ffc0 	bl	8002398 <I2C_Write_Byte>
    command(0x30);//--
 8002418:	2100      	movs	r1, #0
 800241a:	2030      	movs	r0, #48	; 0x30
 800241c:	f7ff ffbc 	bl	8002398 <I2C_Write_Byte>

    command(0x8d);//--set Charge Pump enable/disable
 8002420:	2100      	movs	r1, #0
 8002422:	208d      	movs	r0, #141	; 0x8d
 8002424:	f7ff ffb8 	bl	8002398 <I2C_Write_Byte>
    command(0x14);//--set(0x10) disable
 8002428:	2100      	movs	r1, #0
 800242a:	2014      	movs	r0, #20
 800242c:	f7ff ffb4 	bl	8002398 <I2C_Write_Byte>

    command(0x40);//--set start line address
 8002430:	2100      	movs	r1, #0
 8002432:	2040      	movs	r0, #64	; 0x40
 8002434:	f7ff ffb0 	bl	8002398 <I2C_Write_Byte>

    command(0xa6);//--set normal display
 8002438:	2100      	movs	r1, #0
 800243a:	20a6      	movs	r0, #166	; 0xa6
 800243c:	f7ff ffac 	bl	8002398 <I2C_Write_Byte>

    command(0xa4);//Disable Entire Display On
 8002440:	2100      	movs	r1, #0
 8002442:	20a4      	movs	r0, #164	; 0xa4
 8002444:	f7ff ffa8 	bl	8002398 <I2C_Write_Byte>

    command(0xa1);//--set segment re-map 128 to 0
 8002448:	2100      	movs	r1, #0
 800244a:	20a1      	movs	r0, #161	; 0xa1
 800244c:	f7ff ffa4 	bl	8002398 <I2C_Write_Byte>

    command(0xC8);//--Set COM Output Scan Direction 64 to 0
 8002450:	2100      	movs	r1, #0
 8002452:	20c8      	movs	r0, #200	; 0xc8
 8002454:	f7ff ffa0 	bl	8002398 <I2C_Write_Byte>

    command(0xda);//--set com pins hardware configuration
 8002458:	2100      	movs	r1, #0
 800245a:	20da      	movs	r0, #218	; 0xda
 800245c:	f7ff ff9c 	bl	8002398 <I2C_Write_Byte>
    command(0x12);
 8002460:	2100      	movs	r1, #0
 8002462:	2012      	movs	r0, #18
 8002464:	f7ff ff98 	bl	8002398 <I2C_Write_Byte>

    command(0x81);//--set contrast control register
 8002468:	2100      	movs	r1, #0
 800246a:	2081      	movs	r0, #129	; 0x81
 800246c:	f7ff ff94 	bl	8002398 <I2C_Write_Byte>
    command(0xaf);
 8002470:	2100      	movs	r1, #0
 8002472:	20af      	movs	r0, #175	; 0xaf
 8002474:	f7ff ff90 	bl	8002398 <I2C_Write_Byte>

    command(0xd9);//--set pre-charge period
 8002478:	2100      	movs	r1, #0
 800247a:	20d9      	movs	r0, #217	; 0xd9
 800247c:	f7ff ff8c 	bl	8002398 <I2C_Write_Byte>
    command(0x22);
 8002480:	2100      	movs	r1, #0
 8002482:	2022      	movs	r0, #34	; 0x22
 8002484:	f7ff ff88 	bl	8002398 <I2C_Write_Byte>

    command(0xdb);//--set vcomh
 8002488:	2100      	movs	r1, #0
 800248a:	20db      	movs	r0, #219	; 0xdb
 800248c:	f7ff ff84 	bl	8002398 <I2C_Write_Byte>
    command(0x20);
 8002490:	2100      	movs	r1, #0
 8002492:	2020      	movs	r0, #32
 8002494:	f7ff ff80 	bl	8002398 <I2C_Write_Byte>

    command(0xaf);//--turn on oled panel
 8002498:	2100      	movs	r1, #0
 800249a:	20af      	movs	r0, #175	; 0xaf
 800249c:	f7ff ff7c 	bl	8002398 <I2C_Write_Byte>

}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <er_oled_clear>:

void er_oled_clear(uint8_t* buffer)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0;i < WIDTH * HEIGHT / 8;i++)
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	e007      	b.n	80024c2 <er_oled_clear+0x1e>
	{
		buffer[i] = 0;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	4413      	add	r3, r2
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
	for(i = 0;i < WIDTH * HEIGHT / 8;i++)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3301      	adds	r3, #1
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80024c8:	dbf3      	blt.n	80024b2 <er_oled_clear+0xe>
	}
}
 80024ca:	bf00      	nop
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <er_oled_pixel>:

void er_oled_pixel(int x, int y, char color, uint8_t* buffer)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b085      	sub	sp, #20
 80024da:	af00      	add	r7, sp, #0
 80024dc:	60f8      	str	r0, [r7, #12]
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	603b      	str	r3, [r7, #0]
 80024e2:	4613      	mov	r3, r2
 80024e4:	71fb      	strb	r3, [r7, #7]
    if(x > WIDTH || y > HEIGHT)return ;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2b48      	cmp	r3, #72	; 0x48
 80024ea:	dc61      	bgt.n	80025b0 <er_oled_pixel+0xda>
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b28      	cmp	r3, #40	; 0x28
 80024f0:	dc5e      	bgt.n	80025b0 <er_oled_pixel+0xda>
    if(color)
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d02c      	beq.n	8002552 <er_oled_pixel+0x7c>
        buffer[x+(y/8)*WIDTH] |= 1<<(y%8);
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	da00      	bge.n	8002500 <er_oled_pixel+0x2a>
 80024fe:	3307      	adds	r3, #7
 8002500:	10db      	asrs	r3, r3, #3
 8002502:	461a      	mov	r2, r3
 8002504:	4613      	mov	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4413      	add	r3, r2
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	4619      	mov	r1, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	440b      	add	r3, r1
 8002512:	4619      	mov	r1, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	440b      	add	r3, r1
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	b259      	sxtb	r1, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	4258      	negs	r0, r3
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	f000 0007 	and.w	r0, r0, #7
 8002528:	bf58      	it	pl
 800252a:	4243      	negpl	r3, r0
 800252c:	2001      	movs	r0, #1
 800252e:	fa00 f303 	lsl.w	r3, r0, r3
 8002532:	b25b      	sxtb	r3, r3
 8002534:	430b      	orrs	r3, r1
 8002536:	b259      	sxtb	r1, r3
 8002538:	4613      	mov	r3, r2
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	00db      	lsls	r3, r3, #3
 8002540:	461a      	mov	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	4413      	add	r3, r2
 8002546:	461a      	mov	r2, r3
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	4413      	add	r3, r2
 800254c:	b2ca      	uxtb	r2, r1
 800254e:	701a      	strb	r2, [r3, #0]
 8002550:	e02f      	b.n	80025b2 <er_oled_pixel+0xdc>
    else
        buffer[x+(y/8)*WIDTH] &= ~(1<<(y%8));
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	da00      	bge.n	800255a <er_oled_pixel+0x84>
 8002558:	3307      	adds	r3, #7
 800255a:	10db      	asrs	r3, r3, #3
 800255c:	461a      	mov	r2, r3
 800255e:	4613      	mov	r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	4413      	add	r3, r2
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4619      	mov	r1, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	440b      	add	r3, r1
 800256c:	4619      	mov	r1, r3
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	440b      	add	r3, r1
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	b259      	sxtb	r1, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4258      	negs	r0, r3
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	f000 0007 	and.w	r0, r0, #7
 8002582:	bf58      	it	pl
 8002584:	4243      	negpl	r3, r0
 8002586:	2001      	movs	r0, #1
 8002588:	fa00 f303 	lsl.w	r3, r0, r3
 800258c:	b25b      	sxtb	r3, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	b25b      	sxtb	r3, r3
 8002592:	400b      	ands	r3, r1
 8002594:	b259      	sxtb	r1, r3
 8002596:	4613      	mov	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	4413      	add	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	461a      	mov	r2, r3
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	4413      	add	r3, r2
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
 80025ae:	e000      	b.n	80025b2 <er_oled_pixel+0xdc>
    if(x > WIDTH || y > HEIGHT)return ;
 80025b0:	bf00      	nop
}
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <er_oled_char>:
		}
	}
}

void er_oled_char(unsigned char x, unsigned char y, char acsii, char size, char mode, uint8_t* buffer)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4604      	mov	r4, r0
 80025c4:	4608      	mov	r0, r1
 80025c6:	4611      	mov	r1, r2
 80025c8:	461a      	mov	r2, r3
 80025ca:	4623      	mov	r3, r4
 80025cc:	71fb      	strb	r3, [r7, #7]
 80025ce:	4603      	mov	r3, r0
 80025d0:	71bb      	strb	r3, [r7, #6]
 80025d2:	460b      	mov	r3, r1
 80025d4:	717b      	strb	r3, [r7, #5]
 80025d6:	4613      	mov	r3, r2
 80025d8:	713b      	strb	r3, [r7, #4]
    unsigned char i, j, y0=y;
 80025da:	79bb      	ldrb	r3, [r7, #6]
 80025dc:	743b      	strb	r3, [r7, #16]
    uint16_t temp;
    uint16_t position = 0x80;
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	827b      	strh	r3, [r7, #18]
    uint8_t maxindex = 8;
 80025e2:	2308      	movs	r3, #8
 80025e4:	747b      	strb	r3, [r7, #17]
    unsigned char ch = acsii - ' ';
 80025e6:	797b      	ldrb	r3, [r7, #5]
 80025e8:	3b20      	subs	r3, #32
 80025ea:	73fb      	strb	r3, [r7, #15]

    if (size == 32){
 80025ec:	793b      	ldrb	r3, [r7, #4]
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	d104      	bne.n	80025fc <er_oled_char+0x40>
    	position = 0x8000;
 80025f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025f6:	827b      	strh	r3, [r7, #18]
    	maxindex =16;
 80025f8:	2310      	movs	r3, #16
 80025fa:	747b      	strb	r3, [r7, #17]
    }

    for(i = 0;i<size;i++) {
 80025fc:	2300      	movs	r3, #0
 80025fe:	75fb      	strb	r3, [r7, #23]
 8002600:	e0b1      	b.n	8002766 <er_oled_char+0x1aa>
        if(size == 12)
 8002602:	793b      	ldrb	r3, [r7, #4]
 8002604:	2b0c      	cmp	r3, #12
 8002606:	d11d      	bne.n	8002644 <er_oled_char+0x88>
        {
            if(mode)temp = Font1206[ch][i];
 8002608:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00b      	beq.n	8002628 <er_oled_char+0x6c>
 8002610:	7bfa      	ldrb	r2, [r7, #15]
 8002612:	7df9      	ldrb	r1, [r7, #23]
 8002614:	4858      	ldr	r0, [pc, #352]	; (8002778 <er_oled_char+0x1bc>)
 8002616:	4613      	mov	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4403      	add	r3, r0
 8002620:	440b      	add	r3, r1
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	82bb      	strh	r3, [r7, #20]
 8002626:	e06c      	b.n	8002702 <er_oled_char+0x146>
            else temp = ~Font1206[ch][i];
 8002628:	7bfa      	ldrb	r2, [r7, #15]
 800262a:	7df9      	ldrb	r1, [r7, #23]
 800262c:	4852      	ldr	r0, [pc, #328]	; (8002778 <er_oled_char+0x1bc>)
 800262e:	4613      	mov	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4413      	add	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4403      	add	r3, r0
 8002638:	440b      	add	r3, r1
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	82bb      	strh	r3, [r7, #20]
 8002642:	e05e      	b.n	8002702 <er_oled_char+0x146>
        }
        else if(size == 16)
 8002644:	793b      	ldrb	r3, [r7, #4]
 8002646:	2b10      	cmp	r3, #16
 8002648:	d117      	bne.n	800267a <er_oled_char+0xbe>
        {
            if(mode)temp = Font1608[ch][i];
 800264a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800264e:	2b00      	cmp	r3, #0
 8002650:	d008      	beq.n	8002664 <er_oled_char+0xa8>
 8002652:	7bfa      	ldrb	r2, [r7, #15]
 8002654:	7dfb      	ldrb	r3, [r7, #23]
 8002656:	4949      	ldr	r1, [pc, #292]	; (800277c <er_oled_char+0x1c0>)
 8002658:	0112      	lsls	r2, r2, #4
 800265a:	440a      	add	r2, r1
 800265c:	4413      	add	r3, r2
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	82bb      	strh	r3, [r7, #20]
 8002662:	e04e      	b.n	8002702 <er_oled_char+0x146>
            else temp = ~Font1608[ch][i];
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	7dfb      	ldrb	r3, [r7, #23]
 8002668:	4944      	ldr	r1, [pc, #272]	; (800277c <er_oled_char+0x1c0>)
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	440a      	add	r2, r1
 800266e:	4413      	add	r3, r2
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	82bb      	strh	r3, [r7, #20]
 8002678:	e043      	b.n	8002702 <er_oled_char+0x146>
        }
        else {
            if(mode) {
 800267a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01c      	beq.n	80026bc <er_oled_char+0x100>
            	temp = Font3216[ch - 16][2*i] << 8;
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	f1a3 0210 	sub.w	r2, r3, #16
 8002688:	7dfb      	ldrb	r3, [r7, #23]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	493c      	ldr	r1, [pc, #240]	; (8002780 <er_oled_char+0x1c4>)
 800268e:	0192      	lsls	r2, r2, #6
 8002690:	440a      	add	r2, r1
 8002692:	4413      	add	r3, r2
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	82bb      	strh	r3, [r7, #20]
                temp |= Font3216[ch-16][2*i + 1];
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	f1a3 0210 	sub.w	r2, r3, #16
 80026a2:	7dfb      	ldrb	r3, [r7, #23]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	3301      	adds	r3, #1
 80026a8:	4935      	ldr	r1, [pc, #212]	; (8002780 <er_oled_char+0x1c4>)
 80026aa:	0192      	lsls	r2, r2, #6
 80026ac:	440a      	add	r2, r1
 80026ae:	4413      	add	r3, r2
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	8abb      	ldrh	r3, [r7, #20]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	82bb      	strh	r3, [r7, #20]
 80026ba:	e022      	b.n	8002702 <er_oled_char+0x146>
            }
            else {
            	temp = ~Font3216[ch - 16][2*i] << 8;
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	f1a3 0210 	sub.w	r2, r3, #16
 80026c2:	7dfb      	ldrb	r3, [r7, #23]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	492e      	ldr	r1, [pc, #184]	; (8002780 <er_oled_char+0x1c4>)
 80026c8:	0192      	lsls	r2, r2, #6
 80026ca:	440a      	add	r2, r1
 80026cc:	4413      	add	r3, r2
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	82bb      	strh	r3, [r7, #20]
            	temp |= ~Font3216[ch - 16][2*i + 1];
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	f1a3 0210 	sub.w	r2, r3, #16
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	3301      	adds	r3, #1
 80026e6:	4926      	ldr	r1, [pc, #152]	; (8002780 <er_oled_char+0x1c4>)
 80026e8:	0192      	lsls	r2, r2, #6
 80026ea:	440a      	add	r2, r1
 80026ec:	4413      	add	r3, r2
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	b21b      	sxth	r3, r3
 8002700:	82bb      	strh	r3, [r7, #20]
            }
        }
        for(j =0;j<maxindex;j++)
 8002702:	2300      	movs	r3, #0
 8002704:	75bb      	strb	r3, [r7, #22]
 8002706:	e027      	b.n	8002758 <er_oled_char+0x19c>
        {
            if(temp & position) er_oled_pixel(x, y, 1, buffer);
 8002708:	8aba      	ldrh	r2, [r7, #20]
 800270a:	8a7b      	ldrh	r3, [r7, #18]
 800270c:	4013      	ands	r3, r2
 800270e:	b29b      	uxth	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d006      	beq.n	8002722 <er_oled_char+0x166>
 8002714:	79f8      	ldrb	r0, [r7, #7]
 8002716:	79b9      	ldrb	r1, [r7, #6]
 8002718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271a:	2201      	movs	r2, #1
 800271c:	f7ff fedb 	bl	80024d6 <er_oled_pixel>
 8002720:	e005      	b.n	800272e <er_oled_char+0x172>
            else er_oled_pixel(x, y, 0, buffer);
 8002722:	79f8      	ldrb	r0, [r7, #7]
 8002724:	79b9      	ldrb	r1, [r7, #6]
 8002726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002728:	2200      	movs	r2, #0
 800272a:	f7ff fed4 	bl	80024d6 <er_oled_pixel>
            temp <<= 1;
 800272e:	8abb      	ldrh	r3, [r7, #20]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	82bb      	strh	r3, [r7, #20]
            y++;
 8002734:	79bb      	ldrb	r3, [r7, #6]
 8002736:	3301      	adds	r3, #1
 8002738:	71bb      	strb	r3, [r7, #6]
            if((y-y0) == size)
 800273a:	79ba      	ldrb	r2, [r7, #6]
 800273c:	7c3b      	ldrb	r3, [r7, #16]
 800273e:	1ad2      	subs	r2, r2, r3
 8002740:	793b      	ldrb	r3, [r7, #4]
 8002742:	429a      	cmp	r2, r3
 8002744:	d105      	bne.n	8002752 <er_oled_char+0x196>
            {
                y = y0;
 8002746:	7c3b      	ldrb	r3, [r7, #16]
 8002748:	71bb      	strb	r3, [r7, #6]
                x++;
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	3301      	adds	r3, #1
 800274e:	71fb      	strb	r3, [r7, #7]
                break;
 8002750:	e006      	b.n	8002760 <er_oled_char+0x1a4>
        for(j =0;j<maxindex;j++)
 8002752:	7dbb      	ldrb	r3, [r7, #22]
 8002754:	3301      	adds	r3, #1
 8002756:	75bb      	strb	r3, [r7, #22]
 8002758:	7dba      	ldrb	r2, [r7, #22]
 800275a:	7c7b      	ldrb	r3, [r7, #17]
 800275c:	429a      	cmp	r2, r3
 800275e:	d3d3      	bcc.n	8002708 <er_oled_char+0x14c>
    for(i = 0;i<size;i++) {
 8002760:	7dfb      	ldrb	r3, [r7, #23]
 8002762:	3301      	adds	r3, #1
 8002764:	75fb      	strb	r3, [r7, #23]
 8002766:	7dfa      	ldrb	r2, [r7, #23]
 8002768:	793b      	ldrb	r3, [r7, #4]
 800276a:	429a      	cmp	r2, r3
 800276c:	f4ff af49 	bcc.w	8002602 <er_oled_char+0x46>
            }
        }
    }
}
 8002770:	bf00      	nop
 8002772:	371c      	adds	r7, #28
 8002774:	46bd      	mov	sp, r7
 8002776:	bd90      	pop	{r4, r7, pc}
 8002778:	08014eb4 	.word	0x08014eb4
 800277c:	08015328 	.word	0x08015328
 8002780:	08015918 	.word	0x08015918

08002784 <er_oled_string>:

void er_oled_string(uint8_t x, uint8_t y, const char *pString, uint8_t Size, uint8_t Mode, uint8_t* buffer)
{
 8002784:	b590      	push	{r4, r7, lr}
 8002786:	b085      	sub	sp, #20
 8002788:	af02      	add	r7, sp, #8
 800278a:	603a      	str	r2, [r7, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4603      	mov	r3, r0
 8002790:	71fb      	strb	r3, [r7, #7]
 8002792:	460b      	mov	r3, r1
 8002794:	71bb      	strb	r3, [r7, #6]
 8002796:	4613      	mov	r3, r2
 8002798:	717b      	strb	r3, [r7, #5]
    while (*pString != '\0') {
 800279a:	e02c      	b.n	80027f6 <er_oled_string+0x72>
        if (x > (WIDTH - Size / 2)) {
 800279c:	79fa      	ldrb	r2, [r7, #7]
 800279e:	797b      	ldrb	r3, [r7, #5]
 80027a0:	085b      	lsrs	r3, r3, #1
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	f1c3 0348 	rsb	r3, r3, #72	; 0x48
 80027a8:	429a      	cmp	r2, r3
 80027aa:	dd0f      	ble.n	80027cc <er_oled_string+0x48>
            x = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	71fb      	strb	r3, [r7, #7]
            y += Size;
 80027b0:	79ba      	ldrb	r2, [r7, #6]
 80027b2:	797b      	ldrb	r3, [r7, #5]
 80027b4:	4413      	add	r3, r2
 80027b6:	71bb      	strb	r3, [r7, #6]
            if (y > (HEIGHT - Size)) {
 80027b8:	79ba      	ldrb	r2, [r7, #6]
 80027ba:	797b      	ldrb	r3, [r7, #5]
 80027bc:	f1c3 0328 	rsb	r3, r3, #40	; 0x28
 80027c0:	429a      	cmp	r2, r3
 80027c2:	dd03      	ble.n	80027cc <er_oled_string+0x48>
                y = x = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	71fb      	strb	r3, [r7, #7]
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	71bb      	strb	r3, [r7, #6]
            }
        }

        er_oled_char(x, y, *pString, Size, Mode, buffer);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	781a      	ldrb	r2, [r3, #0]
 80027d0:	797c      	ldrb	r4, [r7, #5]
 80027d2:	79b9      	ldrb	r1, [r7, #6]
 80027d4:	79f8      	ldrb	r0, [r7, #7]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	7e3b      	ldrb	r3, [r7, #24]
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	4623      	mov	r3, r4
 80027e0:	f7ff feec 	bl	80025bc <er_oled_char>
        x += Size / 2;
 80027e4:	797b      	ldrb	r3, [r7, #5]
 80027e6:	085b      	lsrs	r3, r3, #1
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	4413      	add	r3, r2
 80027ee:	71fb      	strb	r3, [r7, #7]
        pString++;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	3301      	adds	r3, #1
 80027f4:	603b      	str	r3, [r7, #0]
    while (*pString != '\0') {
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1ce      	bne.n	800279c <er_oled_string+0x18>
    }
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	bd90      	pop	{r4, r7, pc}

08002806 <er_oled_bitmap>:
        }
    }
}

void er_oled_bitmap(uint8_t x,uint8_t y,const uint8_t *pBmp, uint8_t chWidth, uint8_t chHeight, uint8_t* buffer)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	af00      	add	r7, sp, #0
 800280c:	603a      	str	r2, [r7, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	4603      	mov	r3, r0
 8002812:	71fb      	strb	r3, [r7, #7]
 8002814:	460b      	mov	r3, r1
 8002816:	71bb      	strb	r3, [r7, #6]
 8002818:	4613      	mov	r3, r2
 800281a:	717b      	strb	r3, [r7, #5]
	uint8_t i, j, byteWidth = (chWidth + 7)/8;
 800281c:	797b      	ldrb	r3, [r7, #5]
 800281e:	3307      	adds	r3, #7
 8002820:	2b00      	cmp	r3, #0
 8002822:	da00      	bge.n	8002826 <er_oled_bitmap+0x20>
 8002824:	3307      	adds	r3, #7
 8002826:	10db      	asrs	r3, r3, #3
 8002828:	737b      	strb	r3, [r7, #13]
	for(j = 0;j < chHeight;j++){
 800282a:	2300      	movs	r3, #0
 800282c:	73bb      	strb	r3, [r7, #14]
 800282e:	e02c      	b.n	800288a <er_oled_bitmap+0x84>
		for(i = 0;i <chWidth;i++){
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
 8002834:	e022      	b.n	800287c <er_oled_bitmap+0x76>
			if((pBmp[j * byteWidth + i / 8]) & (128 >> (i & 7))){
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	7b7a      	ldrb	r2, [r7, #13]
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	7bfa      	ldrb	r2, [r7, #15]
 8002840:	08d2      	lsrs	r2, r2, #3
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	4413      	add	r3, r2
 8002846:	461a      	mov	r2, r3
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	4413      	add	r3, r2
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	4619      	mov	r1, r3
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	2280      	movs	r2, #128	; 0x80
 8002858:	fa42 f303 	asr.w	r3, r2, r3
 800285c:	400b      	ands	r3, r1
 800285e:	2b00      	cmp	r3, #0
 8002860:	d009      	beq.n	8002876 <er_oled_bitmap+0x70>
				er_oled_pixel(x + i,y + j, 1, buffer);
 8002862:	79fa      	ldrb	r2, [r7, #7]
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	18d0      	adds	r0, r2, r3
 8002868:	79ba      	ldrb	r2, [r7, #6]
 800286a:	7bbb      	ldrb	r3, [r7, #14]
 800286c:	18d1      	adds	r1, r2, r3
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	2201      	movs	r2, #1
 8002872:	f7ff fe30 	bl	80024d6 <er_oled_pixel>
		for(i = 0;i <chWidth;i++){
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	3301      	adds	r3, #1
 800287a:	73fb      	strb	r3, [r7, #15]
 800287c:	7bfa      	ldrb	r2, [r7, #15]
 800287e:	797b      	ldrb	r3, [r7, #5]
 8002880:	429a      	cmp	r2, r3
 8002882:	d3d8      	bcc.n	8002836 <er_oled_bitmap+0x30>
	for(j = 0;j < chHeight;j++){
 8002884:	7bbb      	ldrb	r3, [r7, #14]
 8002886:	3301      	adds	r3, #1
 8002888:	73bb      	strb	r3, [r7, #14]
 800288a:	7bba      	ldrb	r2, [r7, #14]
 800288c:	7e3b      	ldrb	r3, [r7, #24]
 800288e:	429a      	cmp	r2, r3
 8002890:	d3ce      	bcc.n	8002830 <er_oled_bitmap+0x2a>
			}
		}
	}
}
 8002892:	bf00      	nop
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <er_oled_display>:

void er_oled_display(uint8_t* pBuf)
{    uint8_t page,i;
 800289a:	b580      	push	{r7, lr}
 800289c:	b084      	sub	sp, #16
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
    for (page = 0; page < PAGES; page++) {
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
 80028a6:	e029      	b.n	80028fc <er_oled_display+0x62>
        command(0xB0 + page);/* set page address */
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	3b50      	subs	r3, #80	; 0x50
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2100      	movs	r1, #0
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff fd71 	bl	8002398 <I2C_Write_Byte>
        command(0x0c);   /* set low column address */
 80028b6:	2100      	movs	r1, #0
 80028b8:	200c      	movs	r0, #12
 80028ba:	f7ff fd6d 	bl	8002398 <I2C_Write_Byte>
        command(0x11);  /* set high column address */
 80028be:	2100      	movs	r1, #0
 80028c0:	2011      	movs	r0, #17
 80028c2:	f7ff fd69 	bl	8002398 <I2C_Write_Byte>
        for(i = 0; i< WIDTH; i++ ) {
 80028c6:	2300      	movs	r3, #0
 80028c8:	73bb      	strb	r3, [r7, #14]
 80028ca:	e011      	b.n	80028f0 <er_oled_display+0x56>
          data(pBuf[i+page*WIDTH]);// write data one
 80028cc:	7bb9      	ldrb	r1, [r7, #14]
 80028ce:	7bfa      	ldrb	r2, [r7, #15]
 80028d0:	4613      	mov	r3, r2
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	4413      	add	r3, r2
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	440b      	add	r3, r1
 80028da:	461a      	mov	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4413      	add	r3, r2
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2140      	movs	r1, #64	; 0x40
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fd57 	bl	8002398 <I2C_Write_Byte>
        for(i = 0; i< WIDTH; i++ ) {
 80028ea:	7bbb      	ldrb	r3, [r7, #14]
 80028ec:	3301      	adds	r3, #1
 80028ee:	73bb      	strb	r3, [r7, #14]
 80028f0:	7bbb      	ldrb	r3, [r7, #14]
 80028f2:	2b47      	cmp	r3, #71	; 0x47
 80028f4:	d9ea      	bls.n	80028cc <er_oled_display+0x32>
    for (page = 0; page < PAGES; page++) {
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
 80028f8:	3301      	adds	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d9d2      	bls.n	80028a8 <er_oled_display+0xe>
        }
    }
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <er_oled_time>:

void er_oled_time(const char *pString)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b0de      	sub	sp, #376	; 0x178
 800290e:	af02      	add	r7, sp, #8
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	6018      	str	r0, [r3, #0]
	uint8_t oled_buf[WIDTH * HEIGHT / 8];

	er_oled_clear(oled_buf);
 8002914:	f107 0308 	add.w	r3, r7, #8
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fdc3 	bl	80024a4 <er_oled_clear>
    er_oled_char( 0, 4, *pString++,  32, 1, oled_buf);
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	1d3a      	adds	r2, r7, #4
 8002924:	1c59      	adds	r1, r3, #1
 8002926:	6011      	str	r1, [r2, #0]
 8002928:	781a      	ldrb	r2, [r3, #0]
 800292a:	f107 0308 	add.w	r3, r7, #8
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	2301      	movs	r3, #1
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	2320      	movs	r3, #32
 8002936:	2104      	movs	r1, #4
 8002938:	2000      	movs	r0, #0
 800293a:	f7ff fe3f 	bl	80025bc <er_oled_char>
    er_oled_char(16, 4, *pString++ , 32, 1, oled_buf);
 800293e:	1d3b      	adds	r3, r7, #4
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	1d3a      	adds	r2, r7, #4
 8002944:	1c59      	adds	r1, r3, #1
 8002946:	6011      	str	r1, [r2, #0]
 8002948:	781a      	ldrb	r2, [r3, #0]
 800294a:	f107 0308 	add.w	r3, r7, #8
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	2301      	movs	r3, #1
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2320      	movs	r3, #32
 8002956:	2104      	movs	r1, #4
 8002958:	2010      	movs	r0, #16
 800295a:	f7ff fe2f 	bl	80025bc <er_oled_char>
    er_oled_char(40, 4, *pString++ , 32, 1, oled_buf);
 800295e:	1d3b      	adds	r3, r7, #4
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	1d3a      	adds	r2, r7, #4
 8002964:	1c59      	adds	r1, r3, #1
 8002966:	6011      	str	r1, [r2, #0]
 8002968:	781a      	ldrb	r2, [r3, #0]
 800296a:	f107 0308 	add.w	r3, r7, #8
 800296e:	9301      	str	r3, [sp, #4]
 8002970:	2301      	movs	r3, #1
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	2320      	movs	r3, #32
 8002976:	2104      	movs	r1, #4
 8002978:	2028      	movs	r0, #40	; 0x28
 800297a:	f7ff fe1f 	bl	80025bc <er_oled_char>
    er_oled_char(56, 4, *pString   , 32, 1, oled_buf);
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	781a      	ldrb	r2, [r3, #0]
 8002984:	f107 0308 	add.w	r3, r7, #8
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2301      	movs	r3, #1
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	2320      	movs	r3, #32
 8002990:	2104      	movs	r1, #4
 8002992:	2038      	movs	r0, #56	; 0x38
 8002994:	f7ff fe12 	bl	80025bc <er_oled_char>

    er_oled_pixel(36, 12, 1, oled_buf);
 8002998:	f107 0308 	add.w	r3, r7, #8
 800299c:	2201      	movs	r2, #1
 800299e:	210c      	movs	r1, #12
 80029a0:	2024      	movs	r0, #36	; 0x24
 80029a2:	f7ff fd98 	bl	80024d6 <er_oled_pixel>
	er_oled_pixel(36, 13, 1, oled_buf);
 80029a6:	f107 0308 	add.w	r3, r7, #8
 80029aa:	2201      	movs	r2, #1
 80029ac:	210d      	movs	r1, #13
 80029ae:	2024      	movs	r0, #36	; 0x24
 80029b0:	f7ff fd91 	bl	80024d6 <er_oled_pixel>
	er_oled_pixel(36, 14, 1, oled_buf);
 80029b4:	f107 0308 	add.w	r3, r7, #8
 80029b8:	2201      	movs	r2, #1
 80029ba:	210e      	movs	r1, #14
 80029bc:	2024      	movs	r0, #36	; 0x24
 80029be:	f7ff fd8a 	bl	80024d6 <er_oled_pixel>
	er_oled_pixel(36, 28, 1, oled_buf);
 80029c2:	f107 0308 	add.w	r3, r7, #8
 80029c6:	2201      	movs	r2, #1
 80029c8:	211c      	movs	r1, #28
 80029ca:	2024      	movs	r0, #36	; 0x24
 80029cc:	f7ff fd83 	bl	80024d6 <er_oled_pixel>
	er_oled_pixel(36, 27, 1, oled_buf);
 80029d0:	f107 0308 	add.w	r3, r7, #8
 80029d4:	2201      	movs	r2, #1
 80029d6:	211b      	movs	r1, #27
 80029d8:	2024      	movs	r0, #36	; 0x24
 80029da:	f7ff fd7c 	bl	80024d6 <er_oled_pixel>
	er_oled_pixel(36, 26, 1, oled_buf);
 80029de:	f107 0308 	add.w	r3, r7, #8
 80029e2:	2201      	movs	r2, #1
 80029e4:	211a      	movs	r1, #26
 80029e6:	2024      	movs	r0, #36	; 0x24
 80029e8:	f7ff fd75 	bl	80024d6 <er_oled_pixel>

	er_oled_display(oled_buf);
 80029ec:	f107 0308 	add.w	r3, r7, #8
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ff52 	bl	800289a <er_oled_display>
}
 80029f6:	bf00      	nop
 80029f8:	f507 77b8 	add.w	r7, r7, #368	; 0x170
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <er_oled_print_2digit>:

void er_oled_print_2digit(int value){
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b0e0      	sub	sp, #384	; 0x180
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	6018      	str	r0, [r3, #0]
  uint8_t oled_buf[WIDTH * HEIGHT / 8] = {0};
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002a14:	461a      	mov	r2, r3
 8002a16:	2100      	movs	r1, #0
 8002a18:	f00e ff83 	bl	8011922 <memset>
  char c = (char) ( ((int) '0') + (value % 10));
 8002a1c:	1d3b      	adds	r3, r7, #4
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <er_oled_print_2digit+0x9c>)
 8002a22:	fb83 1302 	smull	r1, r3, r3, r2
 8002a26:	1099      	asrs	r1, r3, #2
 8002a28:	17d3      	asrs	r3, r2, #31
 8002a2a:	1ac9      	subs	r1, r1, r3
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	1ad1      	subs	r1, r2, r3
 8002a36:	b2cb      	uxtb	r3, r1
 8002a38:	3330      	adds	r3, #48	; 0x30
 8002a3a:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  char d = (char) ( ((int) '0') + (value / 10));
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a16      	ldr	r2, [pc, #88]	; (8002a9c <er_oled_print_2digit+0x9c>)
 8002a44:	fb82 1203 	smull	r1, r2, r2, r3
 8002a48:	1092      	asrs	r2, r2, #2
 8002a4a:	17db      	asrs	r3, r3, #31
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	3330      	adds	r3, #48	; 0x30
 8002a52:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
  er_oled_char(27, 14, d, 12, 1, oled_buf);
 8002a56:	f897 2176 	ldrb.w	r2, [r7, #374]	; 0x176
 8002a5a:	f107 030c 	add.w	r3, r7, #12
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	2301      	movs	r3, #1
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	230c      	movs	r3, #12
 8002a66:	210e      	movs	r1, #14
 8002a68:	201b      	movs	r0, #27
 8002a6a:	f7ff fda7 	bl	80025bc <er_oled_char>
  er_oled_char(36, 14, c, 12, 1, oled_buf);
 8002a6e:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
 8002a72:	f107 030c 	add.w	r3, r7, #12
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	2301      	movs	r3, #1
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	230c      	movs	r3, #12
 8002a7e:	210e      	movs	r1, #14
 8002a80:	2024      	movs	r0, #36	; 0x24
 8002a82:	f7ff fd9b 	bl	80025bc <er_oled_char>
  er_oled_display(oled_buf);
 8002a86:	f107 030c 	add.w	r3, r7, #12
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff ff05 	bl	800289a <er_oled_display>

}
 8002a90:	bf00      	nop
 8002a92:	f507 77bc 	add.w	r7, r7, #376	; 0x178
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	66666667 	.word	0x66666667

08002aa0 <vPortSuppressTicksAndSleep>:
 *
 * @param: xExpectedIdleTime is given in number of FreeRTOS Ticks
 * @retval: None
 */
void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]

    /* Exit with interrUpts enabled. */
    __enable_irq();
  }
#endif
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_EXTI_EnableIT_0_31>:
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002abc:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <LL_EXTI_EnableIT_0_31+0x24>)
 8002abe:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002ac2:	4905      	ldr	r1, [pc, #20]	; (8002ad8 <LL_EXTI_EnableIT_0_31+0x24>)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	58000800 	.word	0x58000800

08002adc <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002ae4:	4b05      	ldr	r3, [pc, #20]	; (8002afc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4904      	ldr	r1, [pc, #16]	; (8002afc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	600b      	str	r3, [r1, #0]
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	58000800 	.word	0x58000800

08002b00 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b06:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <ReadRtcSsrValue+0x3c>)
 8002b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b0e:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <ReadRtcSsrValue+0x3c>)
 8002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002b16:	e005      	b.n	8002b24 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b1c:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <ReadRtcSsrValue+0x3c>)
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1f5      	bne.n	8002b18 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8002b2c:	683b      	ldr	r3, [r7, #0]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40002800 	.word	0x40002800

08002b40 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	460a      	mov	r2, r1
 8002b4a:	71fb      	strb	r3, [r7, #7]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002b50:	79ba      	ldrb	r2, [r7, #6]
 8002b52:	491d      	ldr	r1, [pc, #116]	; (8002bc8 <LinkTimerAfter+0x88>)
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	440b      	add	r3, r1
 8002b5e:	3315      	adds	r3, #21
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002b64:	7bfb      	ldrb	r3, [r7, #15]
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d009      	beq.n	8002b7e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8002b6a:	7bfa      	ldrb	r2, [r7, #15]
 8002b6c:	4916      	ldr	r1, [pc, #88]	; (8002bc8 <LinkTimerAfter+0x88>)
 8002b6e:	4613      	mov	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4413      	add	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	440b      	add	r3, r1
 8002b78:	3314      	adds	r3, #20
 8002b7a:	79fa      	ldrb	r2, [r7, #7]
 8002b7c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8002b7e:	79fa      	ldrb	r2, [r7, #7]
 8002b80:	4911      	ldr	r1, [pc, #68]	; (8002bc8 <LinkTimerAfter+0x88>)
 8002b82:	4613      	mov	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4413      	add	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3315      	adds	r3, #21
 8002b8e:	7bfa      	ldrb	r2, [r7, #15]
 8002b90:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002b92:	79fa      	ldrb	r2, [r7, #7]
 8002b94:	490c      	ldr	r1, [pc, #48]	; (8002bc8 <LinkTimerAfter+0x88>)
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	3314      	adds	r3, #20
 8002ba2:	79ba      	ldrb	r2, [r7, #6]
 8002ba4:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002ba6:	79ba      	ldrb	r2, [r7, #6]
 8002ba8:	4907      	ldr	r1, [pc, #28]	; (8002bc8 <LinkTimerAfter+0x88>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3315      	adds	r3, #21
 8002bb6:	79fa      	ldrb	r2, [r7, #7]
 8002bb8:	701a      	strb	r2, [r3, #0]

  return;
 8002bba:	bf00      	nop
}
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	200002c8 	.word	0x200002c8

08002bcc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	460a      	mov	r2, r1
 8002bd6:	71fb      	strb	r3, [r7, #7]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8002bdc:	4b29      	ldr	r3, [pc, #164]	; (8002c84 <LinkTimerBefore+0xb8>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	79ba      	ldrb	r2, [r7, #6]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d032      	beq.n	8002c4e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002be8:	79ba      	ldrb	r2, [r7, #6]
 8002bea:	4927      	ldr	r1, [pc, #156]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002bec:	4613      	mov	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	440b      	add	r3, r1
 8002bf6:	3314      	adds	r3, #20
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8002bfc:	7bfa      	ldrb	r2, [r7, #15]
 8002bfe:	4922      	ldr	r1, [pc, #136]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c00:	4613      	mov	r3, r2
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	4413      	add	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	440b      	add	r3, r1
 8002c0a:	3315      	adds	r3, #21
 8002c0c:	79fa      	ldrb	r2, [r7, #7]
 8002c0e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002c10:	79fa      	ldrb	r2, [r7, #7]
 8002c12:	491d      	ldr	r1, [pc, #116]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3315      	adds	r3, #21
 8002c20:	79ba      	ldrb	r2, [r7, #6]
 8002c22:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002c24:	79fa      	ldrb	r2, [r7, #7]
 8002c26:	4918      	ldr	r1, [pc, #96]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c28:	4613      	mov	r3, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4413      	add	r3, r2
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	440b      	add	r3, r1
 8002c32:	3314      	adds	r3, #20
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002c38:	79ba      	ldrb	r2, [r7, #6]
 8002c3a:	4913      	ldr	r1, [pc, #76]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	440b      	add	r3, r1
 8002c46:	3314      	adds	r3, #20
 8002c48:	79fa      	ldrb	r2, [r7, #7]
 8002c4a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8002c4c:	e014      	b.n	8002c78 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8002c4e:	79fa      	ldrb	r2, [r7, #7]
 8002c50:	490d      	ldr	r1, [pc, #52]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c52:	4613      	mov	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	4413      	add	r3, r2
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	440b      	add	r3, r1
 8002c5c:	3315      	adds	r3, #21
 8002c5e:	79ba      	ldrb	r2, [r7, #6]
 8002c60:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002c62:	79ba      	ldrb	r2, [r7, #6]
 8002c64:	4908      	ldr	r1, [pc, #32]	; (8002c88 <LinkTimerBefore+0xbc>)
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	440b      	add	r3, r1
 8002c70:	3314      	adds	r3, #20
 8002c72:	79fa      	ldrb	r2, [r7, #7]
 8002c74:	701a      	strb	r2, [r3, #0]
  return;
 8002c76:	bf00      	nop
}
 8002c78:	3714      	adds	r7, #20
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	20000358 	.word	0x20000358
 8002c88:	200002c8 	.word	0x200002c8

08002c8c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002c96:	4b4e      	ldr	r3, [pc, #312]	; (8002dd0 <linkTimer+0x144>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b06      	cmp	r3, #6
 8002c9e:	d118      	bne.n	8002cd2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002ca0:	4b4b      	ldr	r3, [pc, #300]	; (8002dd0 <linkTimer+0x144>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	4b4b      	ldr	r3, [pc, #300]	; (8002dd4 <linkTimer+0x148>)
 8002ca8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8002caa:	4a49      	ldr	r2, [pc, #292]	; (8002dd0 <linkTimer+0x144>)
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002cb0:	79fa      	ldrb	r2, [r7, #7]
 8002cb2:	4949      	ldr	r1, [pc, #292]	; (8002dd8 <linkTimer+0x14c>)
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	440b      	add	r3, r1
 8002cbe:	3315      	adds	r3, #21
 8002cc0:	2206      	movs	r2, #6
 8002cc2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002cc4:	4b45      	ldr	r3, [pc, #276]	; (8002ddc <linkTimer+0x150>)
 8002cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cca:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	81fb      	strh	r3, [r7, #14]
 8002cd0:	e078      	b.n	8002dc4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002cd2:	f000 f909 	bl	8002ee8 <ReturnTimeElapsed>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002cda:	79fa      	ldrb	r2, [r7, #7]
 8002cdc:	493e      	ldr	r1, [pc, #248]	; (8002dd8 <linkTimer+0x14c>)
 8002cde:	4613      	mov	r3, r2
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	4413      	add	r3, r2
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	440b      	add	r3, r1
 8002ce8:	3308      	adds	r3, #8
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	89fb      	ldrh	r3, [r7, #14]
 8002cee:	79fa      	ldrb	r2, [r7, #7]
 8002cf0:	4419      	add	r1, r3
 8002cf2:	4839      	ldr	r0, [pc, #228]	; (8002dd8 <linkTimer+0x14c>)
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	4413      	add	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	4403      	add	r3, r0
 8002cfe:	3308      	adds	r3, #8
 8002d00:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002d02:	79fa      	ldrb	r2, [r7, #7]
 8002d04:	4934      	ldr	r1, [pc, #208]	; (8002dd8 <linkTimer+0x14c>)
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	440b      	add	r3, r1
 8002d10:	3308      	adds	r3, #8
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002d16:	4b2e      	ldr	r3, [pc, #184]	; (8002dd0 <linkTimer+0x144>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4a2e      	ldr	r2, [pc, #184]	; (8002dd8 <linkTimer+0x14c>)
 8002d20:	460b      	mov	r3, r1
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	440b      	add	r3, r1
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	3308      	adds	r3, #8
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d337      	bcc.n	8002da4 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002d34:	4b26      	ldr	r3, [pc, #152]	; (8002dd0 <linkTimer+0x144>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8002d3a:	7b7a      	ldrb	r2, [r7, #13]
 8002d3c:	4926      	ldr	r1, [pc, #152]	; (8002dd8 <linkTimer+0x14c>)
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	440b      	add	r3, r1
 8002d48:	3315      	adds	r3, #21
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002d4e:	e013      	b.n	8002d78 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002d50:	7b7a      	ldrb	r2, [r7, #13]
 8002d52:	4921      	ldr	r1, [pc, #132]	; (8002dd8 <linkTimer+0x14c>)
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3315      	adds	r3, #21
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002d64:	7b7a      	ldrb	r2, [r7, #13]
 8002d66:	491c      	ldr	r1, [pc, #112]	; (8002dd8 <linkTimer+0x14c>)
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	440b      	add	r3, r1
 8002d72:	3315      	adds	r3, #21
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002d78:	7b3b      	ldrb	r3, [r7, #12]
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d00b      	beq.n	8002d96 <linkTimer+0x10a>
 8002d7e:	7b3a      	ldrb	r2, [r7, #12]
 8002d80:	4915      	ldr	r1, [pc, #84]	; (8002dd8 <linkTimer+0x14c>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3308      	adds	r3, #8
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d2dc      	bcs.n	8002d50 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002d96:	7b7a      	ldrb	r2, [r7, #13]
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff fecf 	bl	8002b40 <LinkTimerAfter>
 8002da2:	e00f      	b.n	8002dc4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <linkTimer+0x144>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	4611      	mov	r1, r2
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff ff0c 	bl	8002bcc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <linkTimer+0x144>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <linkTimer+0x148>)
 8002dbc:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8002dbe:	4a04      	ldr	r2, [pc, #16]	; (8002dd0 <linkTimer+0x144>)
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002dc4:	89fb      	ldrh	r3, [r7, #14]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000358 	.word	0x20000358
 8002dd4:	20000359 	.word	0x20000359
 8002dd8:	200002c8 	.word	0x200002c8
 8002ddc:	2000035c 	.word	0x2000035c

08002de0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	460a      	mov	r2, r1
 8002dea:	71fb      	strb	r3, [r7, #7]
 8002dec:	4613      	mov	r3, r2
 8002dee:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002df0:	4b39      	ldr	r3, [pc, #228]	; (8002ed8 <UnlinkTimer+0xf8>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	79fa      	ldrb	r2, [r7, #7]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d111      	bne.n	8002e20 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002dfc:	4b36      	ldr	r3, [pc, #216]	; (8002ed8 <UnlinkTimer+0xf8>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	4b36      	ldr	r3, [pc, #216]	; (8002edc <UnlinkTimer+0xfc>)
 8002e04:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002e06:	79fa      	ldrb	r2, [r7, #7]
 8002e08:	4935      	ldr	r1, [pc, #212]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4413      	add	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	440b      	add	r3, r1
 8002e14:	3315      	adds	r3, #21
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	; (8002ed8 <UnlinkTimer+0xf8>)
 8002e1c:	701a      	strb	r2, [r3, #0]
 8002e1e:	e03e      	b.n	8002e9e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002e20:	79fa      	ldrb	r2, [r7, #7]
 8002e22:	492f      	ldr	r1, [pc, #188]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e24:	4613      	mov	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	4413      	add	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	440b      	add	r3, r1
 8002e2e:	3314      	adds	r3, #20
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002e34:	79fa      	ldrb	r2, [r7, #7]
 8002e36:	492a      	ldr	r1, [pc, #168]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e38:	4613      	mov	r3, r2
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	4413      	add	r3, r2
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	440b      	add	r3, r1
 8002e42:	3315      	adds	r3, #21
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002e48:	79f9      	ldrb	r1, [r7, #7]
 8002e4a:	7bfa      	ldrb	r2, [r7, #15]
 8002e4c:	4824      	ldr	r0, [pc, #144]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e4e:	460b      	mov	r3, r1
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	440b      	add	r3, r1
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	4403      	add	r3, r0
 8002e58:	3315      	adds	r3, #21
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b2d8      	uxtb	r0, r3
 8002e5e:	4920      	ldr	r1, [pc, #128]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	440b      	add	r3, r1
 8002e6a:	3315      	adds	r3, #21
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002e70:	7bbb      	ldrb	r3, [r7, #14]
 8002e72:	2b06      	cmp	r3, #6
 8002e74:	d013      	beq.n	8002e9e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002e76:	79f9      	ldrb	r1, [r7, #7]
 8002e78:	7bba      	ldrb	r2, [r7, #14]
 8002e7a:	4819      	ldr	r0, [pc, #100]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	440b      	add	r3, r1
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	4403      	add	r3, r0
 8002e86:	3314      	adds	r3, #20
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	b2d8      	uxtb	r0, r3
 8002e8c:	4914      	ldr	r1, [pc, #80]	; (8002ee0 <UnlinkTimer+0x100>)
 8002e8e:	4613      	mov	r3, r2
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4413      	add	r3, r2
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	440b      	add	r3, r1
 8002e98:	3314      	adds	r3, #20
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8002e9e:	79fa      	ldrb	r2, [r7, #7]
 8002ea0:	490f      	ldr	r1, [pc, #60]	; (8002ee0 <UnlinkTimer+0x100>)
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	440b      	add	r3, r1
 8002eac:	330c      	adds	r3, #12
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002eb2:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <UnlinkTimer+0xf8>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b06      	cmp	r3, #6
 8002eba:	d107      	bne.n	8002ecc <UnlinkTimer+0xec>
 8002ebc:	79bb      	ldrb	r3, [r7, #6]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d104      	bne.n	8002ecc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <UnlinkTimer+0x104>)
 8002ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec8:	601a      	str	r2, [r3, #0]
  }

  return;
 8002eca:	bf00      	nop
 8002ecc:	bf00      	nop
}
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	20000358 	.word	0x20000358
 8002edc:	20000359 	.word	0x20000359
 8002ee0:	200002c8 	.word	0x200002c8
 8002ee4:	2000035c 	.word	0x2000035c

08002ee8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002eee:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <ReturnTimeElapsed+0x70>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef6:	d026      	beq.n	8002f46 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002ef8:	f7ff fe02 	bl	8002b00 <ReadRtcSsrValue>
 8002efc:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002efe:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <ReturnTimeElapsed+0x70>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d805      	bhi.n	8002f14 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002f08:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <ReturnTimeElapsed+0x70>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	607b      	str	r3, [r7, #4]
 8002f12:	e00a      	b.n	8002f2a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002f14:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <ReturnTimeElapsed+0x74>)
 8002f16:	881b      	ldrh	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002f20:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <ReturnTimeElapsed+0x70>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	4413      	add	r3, r2
 8002f28:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <ReturnTimeElapsed+0x78>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	fb02 f303 	mul.w	r3, r2, r3
 8002f36:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <ReturnTimeElapsed+0x7c>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	40d3      	lsrs	r3, r2
 8002f42:	607b      	str	r3, [r7, #4]
 8002f44:	e001      	b.n	8002f4a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002f46:	2300      	movs	r3, #0
 8002f48:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	b29b      	uxth	r3, r3
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2000035c 	.word	0x2000035c
 8002f5c:	200003e6 	.word	0x200003e6
 8002f60:	200003e5 	.word	0x200003e5
 8002f64:	200003e4 	.word	0x200003e4

08002f68 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d108      	bne.n	8002f8a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002f78:	f7ff fdc2 	bl	8002b00 <ReadRtcSsrValue>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b24      	ldr	r3, [pc, #144]	; (8003010 <RestartWakeupCounter+0xa8>)
 8002f80:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002f82:	2003      	movs	r0, #3
 8002f84:	f002 fe70 	bl	8005c68 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002f88:	e03e      	b.n	8003008 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d803      	bhi.n	8002f98 <RestartWakeupCounter+0x30>
 8002f90:	4b20      	ldr	r3, [pc, #128]	; (8003014 <RestartWakeupCounter+0xac>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d002      	beq.n	8002f9e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8002f9e:	bf00      	nop
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <RestartWakeupCounter+0xb0>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f7      	beq.n	8002fa0 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002fb0:	4b19      	ldr	r3, [pc, #100]	; (8003018 <RestartWakeupCounter+0xb0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b17      	ldr	r3, [pc, #92]	; (8003018 <RestartWakeupCounter+0xb0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002fc4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002fc6:	4b15      	ldr	r3, [pc, #84]	; (800301c <RestartWakeupCounter+0xb4>)
 8002fc8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002fcc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002fce:	2003      	movs	r0, #3
 8002fd0:	f002 fe58 	bl	8005c84 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <RestartWakeupCounter+0xb8>)
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	041b      	lsls	r3, r3, #16
 8002fdc:	88fa      	ldrh	r2, [r7, #6]
 8002fde:	4910      	ldr	r1, [pc, #64]	; (8003020 <RestartWakeupCounter+0xb8>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002fe4:	f7ff fd8c 	bl	8002b00 <ReadRtcSsrValue>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <RestartWakeupCounter+0xa8>)
 8002fec:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8002fee:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <RestartWakeupCounter+0xb0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	4b08      	ldr	r3, [pc, #32]	; (8003018 <RestartWakeupCounter+0xb0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003000:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8003002:	f3af 8000 	nop.w
  return ;
 8003006:	bf00      	nop
}
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	2000035c 	.word	0x2000035c
 8003014:	200003e4 	.word	0x200003e4
 8003018:	200003e0 	.word	0x200003e0
 800301c:	58000800 	.word	0x58000800
 8003020:	40002800 	.word	0x40002800

08003024 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800302a:	4b47      	ldr	r3, [pc, #284]	; (8003148 <RescheduleTimerList+0x124>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003036:	d108      	bne.n	800304a <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8003038:	bf00      	nop
 800303a:	4b44      	ldr	r3, [pc, #272]	; (800314c <RescheduleTimerList+0x128>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f7      	bne.n	800303a <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800304a:	4b40      	ldr	r3, [pc, #256]	; (800314c <RescheduleTimerList+0x128>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	4b3e      	ldr	r3, [pc, #248]	; (800314c <RescheduleTimerList+0x128>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800305c:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 800305e:	4b3c      	ldr	r3, [pc, #240]	; (8003150 <RescheduleTimerList+0x12c>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	493b      	ldr	r1, [pc, #236]	; (8003154 <RescheduleTimerList+0x130>)
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	440b      	add	r3, r1
 8003072:	3308      	adds	r3, #8
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8003078:	f7ff ff36 	bl	8002ee8 <ReturnTimeElapsed>
 800307c:	4603      	mov	r3, r0
 800307e:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	429a      	cmp	r2, r3
 8003086:	d205      	bcs.n	8003094 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8003088:	2300      	movs	r3, #0
 800308a:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800308c:	4b32      	ldr	r3, [pc, #200]	; (8003158 <RescheduleTimerList+0x134>)
 800308e:	2201      	movs	r2, #1
 8003090:	701a      	strb	r2, [r3, #0]
 8003092:	e04d      	b.n	8003130 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	4a31      	ldr	r2, [pc, #196]	; (800315c <RescheduleTimerList+0x138>)
 8003098:	8812      	ldrh	r2, [r2, #0]
 800309a:	b292      	uxth	r2, r2
 800309c:	4413      	add	r3, r2
 800309e:	461a      	mov	r2, r3
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d906      	bls.n	80030b4 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80030a6:	4b2d      	ldr	r3, [pc, #180]	; (800315c <RescheduleTimerList+0x138>)
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80030ac:	4b2a      	ldr	r3, [pc, #168]	; (8003158 <RescheduleTimerList+0x134>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e03d      	b.n	8003130 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	88fb      	ldrh	r3, [r7, #6]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80030be:	4b26      	ldr	r3, [pc, #152]	; (8003158 <RescheduleTimerList+0x134>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80030c4:	e034      	b.n	8003130 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80030c6:	7bfa      	ldrb	r2, [r7, #15]
 80030c8:	4922      	ldr	r1, [pc, #136]	; (8003154 <RescheduleTimerList+0x130>)
 80030ca:	4613      	mov	r3, r2
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	4413      	add	r3, r2
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	440b      	add	r3, r1
 80030d4:	3308      	adds	r3, #8
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	88fb      	ldrh	r3, [r7, #6]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d20a      	bcs.n	80030f4 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80030de:	7bfa      	ldrb	r2, [r7, #15]
 80030e0:	491c      	ldr	r1, [pc, #112]	; (8003154 <RescheduleTimerList+0x130>)
 80030e2:	4613      	mov	r3, r2
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	4413      	add	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	440b      	add	r3, r1
 80030ec:	3308      	adds	r3, #8
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	e013      	b.n	800311c <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	4917      	ldr	r1, [pc, #92]	; (8003154 <RescheduleTimerList+0x130>)
 80030f8:	4613      	mov	r3, r2
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	4413      	add	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	440b      	add	r3, r1
 8003102:	3308      	adds	r3, #8
 8003104:	6819      	ldr	r1, [r3, #0]
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	7bfa      	ldrb	r2, [r7, #15]
 800310a:	1ac9      	subs	r1, r1, r3
 800310c:	4811      	ldr	r0, [pc, #68]	; (8003154 <RescheduleTimerList+0x130>)
 800310e:	4613      	mov	r3, r2
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	4413      	add	r3, r2
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	4403      	add	r3, r0
 8003118:	3308      	adds	r3, #8
 800311a:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 800311c:	7bfa      	ldrb	r2, [r7, #15]
 800311e:	490d      	ldr	r1, [pc, #52]	; (8003154 <RescheduleTimerList+0x130>)
 8003120:	4613      	mov	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4413      	add	r3, r2
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	440b      	add	r3, r1
 800312a:	3315      	adds	r3, #21
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	2b06      	cmp	r3, #6
 8003134:	d1c7      	bne.n	80030c6 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8003136:	89bb      	ldrh	r3, [r7, #12]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff ff15 	bl	8002f68 <RestartWakeupCounter>

  return ;
 800313e:	bf00      	nop
}
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40002800 	.word	0x40002800
 800314c:	200003e0 	.word	0x200003e0
 8003150:	20000358 	.word	0x20000358
 8003154:	200002c8 	.word	0x200002c8
 8003158:	20000360 	.word	0x20000360
 800315c:	200003e8 	.word	0x200003e8

08003160 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08a      	sub	sp, #40	; 0x28
 8003164:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003166:	f3ef 8310 	mrs	r3, PRIMASK
 800316a:	617b      	str	r3, [r7, #20]
  return(result);
 800316c:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800316e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003170:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003172:	4b5e      	ldr	r3, [pc, #376]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	22ca      	movs	r2, #202	; 0xca
 800317a:	625a      	str	r2, [r3, #36]	; 0x24
 800317c:	4b5b      	ldr	r3, [pc, #364]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2253      	movs	r2, #83	; 0x53
 8003184:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8003186:	4b59      	ldr	r3, [pc, #356]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	4b57      	ldr	r3, [pc, #348]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003198:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 800319a:	4b55      	ldr	r3, [pc, #340]	; (80032f0 <HW_TS_RTC_Wakeup_Handler+0x190>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 80031a2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031a6:	4953      	ldr	r1, [pc, #332]	; (80032f4 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	00db      	lsls	r3, r3, #3
 80031b0:	440b      	add	r3, r1
 80031b2:	330c      	adds	r3, #12
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d170      	bne.n	800329e <HW_TS_RTC_Wakeup_Handler+0x13e>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80031bc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031c0:	494c      	ldr	r1, [pc, #304]	; (80032f4 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031c2:	4613      	mov	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	4413      	add	r3, r2
 80031c8:	00db      	lsls	r3, r3, #3
 80031ca:	440b      	add	r3, r1
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80031d0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031d4:	4947      	ldr	r1, [pc, #284]	; (80032f4 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031d6:	4613      	mov	r3, r2
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4413      	add	r3, r2
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	440b      	add	r3, r1
 80031e0:	3310      	adds	r3, #16
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80031e6:	4b44      	ldr	r3, [pc, #272]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x198>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d04e      	beq.n	800328e <HW_TS_RTC_Wakeup_Handler+0x12e>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80031f0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031f4:	493f      	ldr	r1, [pc, #252]	; (80032f4 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031f6:	4613      	mov	r3, r2
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	4413      	add	r3, r2
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	440b      	add	r3, r1
 8003200:	330d      	adds	r3, #13
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b01      	cmp	r3, #1
 8003208:	d125      	bne.n	8003256 <HW_TS_RTC_Wakeup_Handler+0xf6>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800320a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800320e:	2101      	movs	r1, #1
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff fde5 	bl	8002de0 <UnlinkTimer>
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f383 8810 	msr	PRIMASK, r3
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8003220:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003224:	4933      	ldr	r1, [pc, #204]	; (80032f4 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8003226:	4613      	mov	r3, r2
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	4413      	add	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	440b      	add	r3, r1
 8003230:	3304      	adds	r3, #4
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f000 fa46 	bl	80036cc <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003240:	4b2a      	ldr	r3, [pc, #168]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	22ca      	movs	r2, #202	; 0xca
 8003248:	625a      	str	r2, [r3, #36]	; 0x24
 800324a:	4b28      	ldr	r3, [pc, #160]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2253      	movs	r2, #83	; 0x53
 8003252:	625a      	str	r2, [r3, #36]	; 0x24
 8003254:	e013      	b.n	800327e <HW_TS_RTC_Wakeup_Handler+0x11e>
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f383 8810 	msr	PRIMASK, r3
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8003260:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003264:	4618      	mov	r0, r3
 8003266:	f000 f9a7 	bl	80035b8 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800326a:	4b20      	ldr	r3, [pc, #128]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	22ca      	movs	r2, #202	; 0xca
 8003272:	625a      	str	r2, [r3, #36]	; 0x24
 8003274:	4b1d      	ldr	r3, [pc, #116]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2253      	movs	r2, #83	; 0x53
 800327c:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 800327e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003282:	69fa      	ldr	r2, [r7, #28]
 8003284:	4619      	mov	r1, r3
 8003286:	69b8      	ldr	r0, [r7, #24]
 8003288:	f000 faa6 	bl	80037d8 <HW_TS_RTC_Int_AppNot>
 800328c:	e024      	b.n	80032d8 <HW_TS_RTC_Wakeup_Handler+0x178>
    }
    else
    {
      RescheduleTimerList();
 800328e:	f7ff fec9 	bl	8003024 <RescheduleTimerList>
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f383 8810 	msr	PRIMASK, r3
 800329c:	e01c      	b.n	80032d8 <HW_TS_RTC_Wakeup_Handler+0x178>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800329e:	bf00      	nop
 80032a0:	4b12      	ldr	r3, [pc, #72]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f7      	beq.n	80032a0 <HW_TS_RTC_Wakeup_Handler+0x140>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80032b0:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80032c4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80032c6:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <HW_TS_RTC_Wakeup_Handler+0x19c>)
 80032c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d0:	607b      	str	r3, [r7, #4]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f383 8810 	msr	PRIMASK, r3
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	22ff      	movs	r2, #255	; 0xff
 80032e0:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 80032e2:	bf00      	nop
}
 80032e4:	3728      	adds	r7, #40	; 0x28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200003e0 	.word	0x200003e0
 80032f0:	20000358 	.word	0x20000358
 80032f4:	200002c8 	.word	0x200002c8
 80032f8:	20000360 	.word	0x20000360
 80032fc:	58000800 	.word	0x58000800

08003300 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	6039      	str	r1, [r7, #0]
 800330a:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 800330c:	4a64      	ldr	r2, [pc, #400]	; (80034a0 <HW_TS_Init+0x1a0>)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003312:	4b63      	ldr	r3, [pc, #396]	; (80034a0 <HW_TS_Init+0x1a0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	22ca      	movs	r2, #202	; 0xca
 800331a:	625a      	str	r2, [r3, #36]	; 0x24
 800331c:	4b60      	ldr	r3, [pc, #384]	; (80034a0 <HW_TS_Init+0x1a0>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2253      	movs	r2, #83	; 0x53
 8003324:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003326:	4b5f      	ldr	r3, [pc, #380]	; (80034a4 <HW_TS_Init+0x1a4>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	4a5e      	ldr	r2, [pc, #376]	; (80034a4 <HW_TS_Init+0x1a4>)
 800332c:	f043 0320 	orr.w	r3, r3, #32
 8003330:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8003332:	4b5c      	ldr	r3, [pc, #368]	; (80034a4 <HW_TS_Init+0x1a4>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	b2db      	uxtb	r3, r3
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f1c3 0304 	rsb	r3, r3, #4
 8003342:	b2da      	uxtb	r2, r3
 8003344:	4b58      	ldr	r3, [pc, #352]	; (80034a8 <HW_TS_Init+0x1a8>)
 8003346:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8003348:	4b56      	ldr	r3, [pc, #344]	; (80034a4 <HW_TS_Init+0x1a4>)
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003350:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8003354:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	fa92 f2a2 	rbit	r2, r2
 800335c:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	2a00      	cmp	r2, #0
 8003366:	d101      	bne.n	800336c <HW_TS_Init+0x6c>
  {
    return 32U;
 8003368:	2220      	movs	r2, #32
 800336a:	e003      	b.n	8003374 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	fab2 f282 	clz	r2, r2
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	40d3      	lsrs	r3, r2
 8003376:	b2db      	uxtb	r3, r3
 8003378:	3301      	adds	r3, #1
 800337a:	b2da      	uxtb	r2, r3
 800337c:	4b4b      	ldr	r3, [pc, #300]	; (80034ac <HW_TS_Init+0x1ac>)
 800337e:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8003380:	4b48      	ldr	r3, [pc, #288]	; (80034a4 <HW_TS_Init+0x1a4>)
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	b29b      	uxth	r3, r3
 8003386:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800338a:	b29b      	uxth	r3, r3
 800338c:	3301      	adds	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	4b47      	ldr	r3, [pc, #284]	; (80034b0 <HW_TS_Init+0x1b0>)
 8003392:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8003394:	4b46      	ldr	r3, [pc, #280]	; (80034b0 <HW_TS_Init+0x1b0>)
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	3b01      	subs	r3, #1
 800339a:	4a44      	ldr	r2, [pc, #272]	; (80034ac <HW_TS_Init+0x1ac>)
 800339c:	7812      	ldrb	r2, [r2, #0]
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80033a6:	4a40      	ldr	r2, [pc, #256]	; (80034a8 <HW_TS_Init+0x1a8>)
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	40d3      	lsrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d904      	bls.n	80033c2 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80033b8:	4b3e      	ldr	r3, [pc, #248]	; (80034b4 <HW_TS_Init+0x1b4>)
 80033ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033be:	801a      	strh	r2, [r3, #0]
 80033c0:	e003      	b.n	80033ca <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	4b3b      	ldr	r3, [pc, #236]	; (80034b4 <HW_TS_Init+0x1b4>)
 80033c8:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80033ca:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80033ce:	f7ff fb85 	bl	8002adc <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80033d2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80033d6:	f7ff fb6d 	bl	8002ab4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d143      	bne.n	8003468 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80033e0:	4b35      	ldr	r3, [pc, #212]	; (80034b8 <HW_TS_Init+0x1b8>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80033e6:	4b35      	ldr	r3, [pc, #212]	; (80034bc <HW_TS_Init+0x1bc>)
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80033ee:	2300      	movs	r3, #0
 80033f0:	77fb      	strb	r3, [r7, #31]
 80033f2:	e00c      	b.n	800340e <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80033f4:	7ffa      	ldrb	r2, [r7, #31]
 80033f6:	4932      	ldr	r1, [pc, #200]	; (80034c0 <HW_TS_Init+0x1c0>)
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	440b      	add	r3, r1
 8003402:	330c      	adds	r3, #12
 8003404:	2200      	movs	r2, #0
 8003406:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8003408:	7ffb      	ldrb	r3, [r7, #31]
 800340a:	3301      	adds	r3, #1
 800340c:	77fb      	strb	r3, [r7, #31]
 800340e:	7ffb      	ldrb	r3, [r7, #31]
 8003410:	2b05      	cmp	r3, #5
 8003412:	d9ef      	bls.n	80033f4 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8003414:	4b2b      	ldr	r3, [pc, #172]	; (80034c4 <HW_TS_Init+0x1c4>)
 8003416:	2206      	movs	r2, #6
 8003418:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 800341a:	4b21      	ldr	r3, [pc, #132]	; (80034a0 <HW_TS_Init+0x1a0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	4b1f      	ldr	r3, [pc, #124]	; (80034a0 <HW_TS_Init+0x1a0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800342c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 800342e:	4b1c      	ldr	r3, [pc, #112]	; (80034a0 <HW_TS_Init+0x1a0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	b2da      	uxtb	r2, r3
 8003438:	4b19      	ldr	r3, [pc, #100]	; (80034a0 <HW_TS_Init+0x1a0>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003442:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8003444:	4b20      	ldr	r3, [pc, #128]	; (80034c8 <HW_TS_Init+0x1c8>)
 8003446:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800344a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800344c:	2003      	movs	r0, #3
 800344e:	f002 fc19 	bl	8005c84 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <HW_TS_Init+0x1a0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <HW_TS_Init+0x1a0>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003464:	609a      	str	r2, [r3, #8]
 8003466:	e00a      	b.n	800347e <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8003468:	4b0d      	ldr	r3, [pc, #52]	; (80034a0 <HW_TS_Init+0x1a0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8003478:	2003      	movs	r0, #3
 800347a:	f002 fbf5 	bl	8005c68 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800347e:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <HW_TS_Init+0x1a0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	22ff      	movs	r2, #255	; 0xff
 8003486:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8003488:	2200      	movs	r2, #0
 800348a:	2106      	movs	r1, #6
 800348c:	2003      	movs	r0, #3
 800348e:	f002 fbb5 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003492:	2003      	movs	r0, #3
 8003494:	f002 fbcc 	bl	8005c30 <HAL_NVIC_EnableIRQ>

  return;
 8003498:	bf00      	nop
}
 800349a:	3720      	adds	r7, #32
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	200003e0 	.word	0x200003e0
 80034a4:	40002800 	.word	0x40002800
 80034a8:	200003e4 	.word	0x200003e4
 80034ac:	200003e5 	.word	0x200003e5
 80034b0:	200003e6 	.word	0x200003e6
 80034b4:	200003e8 	.word	0x200003e8
 80034b8:	20000360 	.word	0x20000360
 80034bc:	2000035c 	.word	0x2000035c
 80034c0:	200002c8 	.word	0x200002c8
 80034c4:	20000358 	.word	0x20000358
 80034c8:	58000800 	.word	0x58000800

080034cc <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b08b      	sub	sp, #44	; 0x2c
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	4613      	mov	r3, r2
 80034da:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e2:	f3ef 8310 	mrs	r3, PRIMASK
 80034e6:	61fb      	str	r3, [r7, #28]
  return(result);
 80034e8:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80034ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80034ec:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80034ee:	e004      	b.n	80034fa <HW_TS_Create+0x2e>
  {
    loop++;
 80034f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80034f4:	3301      	adds	r3, #1
 80034f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80034fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80034fe:	2b05      	cmp	r3, #5
 8003500:	d80c      	bhi.n	800351c <HW_TS_Create+0x50>
 8003502:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003506:	492b      	ldr	r1, [pc, #172]	; (80035b4 <HW_TS_Create+0xe8>)
 8003508:	4613      	mov	r3, r2
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	4413      	add	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	440b      	add	r3, r1
 8003512:	330c      	adds	r3, #12
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1e9      	bne.n	80034f0 <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800351c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003520:	2b06      	cmp	r3, #6
 8003522:	d037      	beq.n	8003594 <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8003524:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003528:	4922      	ldr	r1, [pc, #136]	; (80035b4 <HW_TS_Create+0xe8>)
 800352a:	4613      	mov	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	440b      	add	r3, r1
 8003534:	330c      	adds	r3, #12
 8003536:	2201      	movs	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8003544:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003548:	491a      	ldr	r1, [pc, #104]	; (80035b4 <HW_TS_Create+0xe8>)
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	440b      	add	r3, r1
 8003554:	3310      	adds	r3, #16
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800355a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800355e:	4915      	ldr	r1, [pc, #84]	; (80035b4 <HW_TS_Create+0xe8>)
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	440b      	add	r3, r1
 800356a:	330d      	adds	r3, #13
 800356c:	79fa      	ldrb	r2, [r7, #7]
 800356e:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8003570:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003574:	490f      	ldr	r1, [pc, #60]	; (80035b4 <HW_TS_Create+0xe8>)
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	440b      	add	r3, r1
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800358a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 800358c:	2300      	movs	r3, #0
 800358e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003592:	e007      	b.n	80035a4 <HW_TS_Create+0xd8>
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	617b      	str	r3, [r7, #20]
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 800359e:	2301      	movs	r3, #1
 80035a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 80035a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	372c      	adds	r7, #44	; 0x2c
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	200002c8 	.word	0x200002c8

080035b8 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c2:	f3ef 8310 	mrs	r3, PRIMASK
 80035c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80035c8:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80035ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80035cc:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80035ce:	2003      	movs	r0, #3
 80035d0:	f002 fb3c 	bl	8005c4c <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80035d4:	4b37      	ldr	r3, [pc, #220]	; (80036b4 <HW_TS_Stop+0xfc>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	22ca      	movs	r2, #202	; 0xca
 80035dc:	625a      	str	r2, [r3, #36]	; 0x24
 80035de:	4b35      	ldr	r3, [pc, #212]	; (80036b4 <HW_TS_Stop+0xfc>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2253      	movs	r2, #83	; 0x53
 80035e6:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80035e8:	79fa      	ldrb	r2, [r7, #7]
 80035ea:	4933      	ldr	r1, [pc, #204]	; (80036b8 <HW_TS_Stop+0x100>)
 80035ec:	4613      	mov	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	440b      	add	r3, r1
 80035f6:	330c      	adds	r3, #12
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d148      	bne.n	8003692 <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff fbeb 	bl	8002de0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 800360a:	4b2c      	ldr	r3, [pc, #176]	; (80036bc <HW_TS_Stop+0x104>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	2b06      	cmp	r3, #6
 8003614:	d135      	bne.n	8003682 <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <HW_TS_Stop+0x108>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800361e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003622:	d108      	bne.n	8003636 <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8003624:	bf00      	nop
 8003626:	4b23      	ldr	r3, [pc, #140]	; (80036b4 <HW_TS_Stop+0xfc>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f7      	bne.n	8003626 <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8003636:	4b1f      	ldr	r3, [pc, #124]	; (80036b4 <HW_TS_Stop+0xfc>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	4b1d      	ldr	r3, [pc, #116]	; (80036b4 <HW_TS_Stop+0xfc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003648:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800364a:	bf00      	nop
 800364c:	4b19      	ldr	r3, [pc, #100]	; (80036b4 <HW_TS_Stop+0xfc>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f7      	beq.n	800364c <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800365c:	4b15      	ldr	r3, [pc, #84]	; (80036b4 <HW_TS_Stop+0xfc>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	b2da      	uxtb	r2, r3
 8003666:	4b13      	ldr	r3, [pc, #76]	; (80036b4 <HW_TS_Stop+0xfc>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003670:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8003672:	4b14      	ldr	r3, [pc, #80]	; (80036c4 <HW_TS_Stop+0x10c>)
 8003674:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003678:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800367a:	2003      	movs	r0, #3
 800367c:	f002 fb02 	bl	8005c84 <HAL_NVIC_ClearPendingIRQ>
 8003680:	e007      	b.n	8003692 <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003682:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <HW_TS_Stop+0x110>)
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	7cfa      	ldrb	r2, [r7, #19]
 800368a:	429a      	cmp	r2, r3
 800368c:	d001      	beq.n	8003692 <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 800368e:	f7ff fcc9 	bl	8003024 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8003692:	4b08      	ldr	r3, [pc, #32]	; (80036b4 <HW_TS_Stop+0xfc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	22ff      	movs	r2, #255	; 0xff
 800369a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800369c:	2003      	movs	r0, #3
 800369e:	f002 fac7 	bl	8005c30 <HAL_NVIC_EnableIRQ>
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80036ac:	bf00      	nop
}
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	200003e0 	.word	0x200003e0
 80036b8:	200002c8 	.word	0x200002c8
 80036bc:	20000358 	.word	0x20000358
 80036c0:	40002800 	.word	0x40002800
 80036c4:	58000800 	.word	0x58000800
 80036c8:	20000359 	.word	0x20000359

080036cc <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	6039      	str	r1, [r7, #0]
 80036d6:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80036d8:	79fa      	ldrb	r2, [r7, #7]
 80036da:	493b      	ldr	r1, [pc, #236]	; (80037c8 <HW_TS_Start+0xfc>)
 80036dc:	4613      	mov	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	4413      	add	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	440b      	add	r3, r1
 80036e6:	330c      	adds	r3, #12
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d103      	bne.n	80036f8 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff ff60 	bl	80035b8 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f8:	f3ef 8310 	mrs	r3, PRIMASK
 80036fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80036fe:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003700:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003702:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8003704:	2003      	movs	r0, #3
 8003706:	f002 faa1 	bl	8005c4c <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800370a:	4b30      	ldr	r3, [pc, #192]	; (80037cc <HW_TS_Start+0x100>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	22ca      	movs	r2, #202	; 0xca
 8003712:	625a      	str	r2, [r3, #36]	; 0x24
 8003714:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <HW_TS_Start+0x100>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2253      	movs	r2, #83	; 0x53
 800371c:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800371e:	79fa      	ldrb	r2, [r7, #7]
 8003720:	4929      	ldr	r1, [pc, #164]	; (80037c8 <HW_TS_Start+0xfc>)
 8003722:	4613      	mov	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	4413      	add	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	440b      	add	r3, r1
 800372c:	330c      	adds	r3, #12
 800372e:	2202      	movs	r2, #2
 8003730:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8003732:	79fa      	ldrb	r2, [r7, #7]
 8003734:	4924      	ldr	r1, [pc, #144]	; (80037c8 <HW_TS_Start+0xfc>)
 8003736:	4613      	mov	r3, r2
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	4413      	add	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	440b      	add	r3, r1
 8003740:	3308      	adds	r3, #8
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8003746:	79fa      	ldrb	r2, [r7, #7]
 8003748:	491f      	ldr	r1, [pc, #124]	; (80037c8 <HW_TS_Start+0xfc>)
 800374a:	4613      	mov	r3, r2
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	4413      	add	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	440b      	add	r3, r1
 8003754:	3304      	adds	r3, #4
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800375a:	79fb      	ldrb	r3, [r7, #7]
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff fa95 	bl	8002c8c <linkTimer>
 8003762:	4603      	mov	r3, r0
 8003764:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8003766:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <HW_TS_Start+0x104>)
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800376c:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HW_TS_Start+0x108>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	b2db      	uxtb	r3, r3
 8003772:	7c7a      	ldrb	r2, [r7, #17]
 8003774:	429a      	cmp	r2, r3
 8003776:	d002      	beq.n	800377e <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 8003778:	f7ff fc54 	bl	8003024 <RescheduleTimerList>
 800377c:	e013      	b.n	80037a6 <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 800377e:	79fa      	ldrb	r2, [r7, #7]
 8003780:	4911      	ldr	r1, [pc, #68]	; (80037c8 <HW_TS_Start+0xfc>)
 8003782:	4613      	mov	r3, r2
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	4413      	add	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	440b      	add	r3, r1
 800378c:	3308      	adds	r3, #8
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	8a7b      	ldrh	r3, [r7, #18]
 8003792:	79fa      	ldrb	r2, [r7, #7]
 8003794:	1ac9      	subs	r1, r1, r3
 8003796:	480c      	ldr	r0, [pc, #48]	; (80037c8 <HW_TS_Start+0xfc>)
 8003798:	4613      	mov	r3, r2
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	4413      	add	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4403      	add	r3, r0
 80037a2:	3308      	adds	r3, #8
 80037a4:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80037a6:	4b09      	ldr	r3, [pc, #36]	; (80037cc <HW_TS_Start+0x100>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	22ff      	movs	r2, #255	; 0xff
 80037ae:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80037b0:	2003      	movs	r0, #3
 80037b2:	f002 fa3d 	bl	8005c30 <HAL_NVIC_EnableIRQ>
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80037c0:	bf00      	nop
}
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	200002c8 	.word	0x200002c8
 80037cc:	200003e0 	.word	0x200003e0
 80037d0:	20000358 	.word	0x20000358
 80037d4:	20000359 	.word	0x20000359

080037d8 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	460b      	mov	r3, r1
 80037e2:	607a      	str	r2, [r7, #4]
 80037e4:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4798      	blx	r3

  return;
 80037ea:	bf00      	nop
}
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	607b      	str	r3, [r7, #4]
 80037fe:	4603      	mov	r3, r0
 8003800:	73fb      	strb	r3, [r7, #15]
 8003802:	4613      	mov	r3, r2
 8003804:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	75bb      	strb	r3, [r7, #22]
    hw_status_t hw_status = hw_uart_ok;
 800380a:	2300      	movs	r3, #0
 800380c:	75fb      	strb	r3, [r7, #23]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 800380e:	bf00      	nop
    }

    switch (hal_status)
 8003810:	7dbb      	ldrb	r3, [r7, #22]
 8003812:	2b03      	cmp	r3, #3
 8003814:	d816      	bhi.n	8003844 <HW_UART_Transmit_DMA+0x50>
 8003816:	a201      	add	r2, pc, #4	; (adr r2, 800381c <HW_UART_Transmit_DMA+0x28>)
 8003818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381c:	0800382d 	.word	0x0800382d
 8003820:	08003833 	.word	0x08003833
 8003824:	08003839 	.word	0x08003839
 8003828:	0800383f 	.word	0x0800383f
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 800382c:	2300      	movs	r3, #0
 800382e:	75fb      	strb	r3, [r7, #23]
            break;
 8003830:	e009      	b.n	8003846 <HW_UART_Transmit_DMA+0x52>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8003832:	2301      	movs	r3, #1
 8003834:	75fb      	strb	r3, [r7, #23]
            break;
 8003836:	e006      	b.n	8003846 <HW_UART_Transmit_DMA+0x52>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8003838:	2302      	movs	r3, #2
 800383a:	75fb      	strb	r3, [r7, #23]
            break;
 800383c:	e003      	b.n	8003846 <HW_UART_Transmit_DMA+0x52>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800383e:	2303      	movs	r3, #3
 8003840:	75fb      	strb	r3, [r7, #23]
            break;
 8003842:	e000      	b.n	8003846 <HW_UART_Transmit_DMA+0x52>

        default:
            break;
 8003844:	bf00      	nop
    }

    return hw_status;
 8003846:	7dfb      	ldrb	r3, [r7, #23]
}
 8003848:	4618      	mov	r0, r3
 800384a:	371c      	adds	r7, #28
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <_angle_correction>:





int _angle_correction(int measured_angle){
 8003854:	b480      	push	{r7}
 8003856:	b089      	sub	sp, #36	; 0x24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  //given a measured angle, get back a warped angle interpolated from measured corrections
  int i=0;
 800385c:	2300      	movs	r3, #0
 800385e:	61fb      	str	r3, [r7, #28]
  while(measured_angle > MAP_ANGLE_MEASURED[i+1]) i++;
 8003860:	e002      	b.n	8003868 <_angle_correction+0x14>
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3301      	adds	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	3301      	adds	r3, #1
 800386c:	4a1f      	ldr	r2, [pc, #124]	; (80038ec <_angle_correction+0x98>)
 800386e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	429a      	cmp	r2, r3
 8003876:	dcf4      	bgt.n	8003862 <_angle_correction+0xe>

  int low_m = MAP_ANGLE_MEASURED[i];
 8003878:	4a1c      	ldr	r2, [pc, #112]	; (80038ec <_angle_correction+0x98>)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003880:	61bb      	str	r3, [r7, #24]
  int high_m = MAP_ANGLE_MEASURED[i+1];
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3301      	adds	r3, #1
 8003886:	4a19      	ldr	r2, [pc, #100]	; (80038ec <_angle_correction+0x98>)
 8003888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388c:	617b      	str	r3, [r7, #20]
  int low_r = MAP_ANGLE_REAL[i];
 800388e:	4a18      	ldr	r2, [pc, #96]	; (80038f0 <_angle_correction+0x9c>)
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003896:	613b      	str	r3, [r7, #16]
  int high_r = MAP_ANGLE_REAL[i+1];
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	3301      	adds	r3, #1
 800389c:	4a14      	ldr	r2, [pc, #80]	; (80038f0 <_angle_correction+0x9c>)
 800389e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a2:	60fb      	str	r3, [r7, #12]

  int scaled = (int)((high_r-low_r)*(measured_angle-low_m)/(float)(high_m-low_m));
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	1a8a      	subs	r2, r1, r2
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	ee07 3a90 	vmov	s15, r3
 80038b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	ee07 3a90 	vmov	s15, r3
 80038c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038d2:	ee17 3a90 	vmov	r3, s15
 80038d6:	60bb      	str	r3, [r7, #8]
  return (low_r + scaled);
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	4413      	add	r3, r2
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3724      	adds	r7, #36	; 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	08015bfc 	.word	0x08015bfc
 80038f0:	08015bd8 	.word	0x08015bd8

080038f4 <_get_pad_angle>:


int _get_pad_angle(int p1, int p2){
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
    //return angle from 0 to 120 degrees between two pads given their two values
    if (p1 == 0) return 120;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <_get_pad_angle+0x14>
 8003904:	2378      	movs	r3, #120	; 0x78
 8003906:	e02c      	b.n	8003962 <_get_pad_angle+0x6e>
    if (p2 == 0) return 0;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <_get_pad_angle+0x1e>
 800390e:	2300      	movs	r3, #0
 8003910:	e027      	b.n	8003962 <_get_pad_angle+0x6e>
    return round(((float)(p2)/(float)(p1+p2))*120.0);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	ee07 3a90 	vmov	s15, r3
 8003918:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	4413      	add	r3, r2
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800392a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800392e:	ee16 0a90 	vmov	r0, s13
 8003932:	f7fc fde1 	bl	80004f8 <__aeabi_f2d>
 8003936:	f04f 0200 	mov.w	r2, #0
 800393a:	4b0c      	ldr	r3, [pc, #48]	; (800396c <_get_pad_angle+0x78>)
 800393c:	f7fc fe34 	bl	80005a8 <__aeabi_dmul>
 8003940:	4603      	mov	r3, r0
 8003942:	460c      	mov	r4, r1
 8003944:	ec44 3b17 	vmov	d7, r3, r4
 8003948:	eeb0 0a47 	vmov.f32	s0, s14
 800394c:	eef0 0a67 	vmov.f32	s1, s15
 8003950:	f010 fd38 	bl	80143c4 <round>
 8003954:	ec54 3b10 	vmov	r3, r4, d0
 8003958:	4618      	mov	r0, r3
 800395a:	4621      	mov	r1, r4
 800395c:	f7fd f8d4 	bl	8000b08 <__aeabi_d2iz>
 8003960:	4603      	mov	r3, r0
}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bd90      	pop	{r4, r7, pc}
 800396a:	bf00      	nop
 800396c:	405e0000 	.word	0x405e0000

08003970 <_get_angle>:


int _get_angle(int* c) {
 8003970:	b580      	push	{r7, lr}
 8003972:	b08a      	sub	sp, #40	; 0x28
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  //c[0] is proximity
  //60 min on clock, so 6 deg resolution
  //3 pads.  take top 2 values, map linearly to 120 degree slice.
  int angle = ANGLE_OFFSET;
 8003978:	2300      	movs	r3, #0
 800397a:	627b      	str	r3, [r7, #36]	; 0x24
  int warped_angle;

  if (c[1] > c[3] && c[2] > c[3]) { //first third, between 1 and 2
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3304      	adds	r3, #4
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	330c      	adds	r3, #12
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	dd20      	ble.n	80039ce <_get_angle+0x5e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3308      	adds	r3, #8
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	330c      	adds	r3, #12
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	dd18      	ble.n	80039ce <_get_angle+0x5e>
    int pos1 = c[1]-c[3];
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3304      	adds	r3, #4
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	330c      	adds	r3, #12
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	623b      	str	r3, [r7, #32]
    int pos2 = c[2]-c[3];
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3308      	adds	r3, #8
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	330c      	adds	r3, #12
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	61fb      	str	r3, [r7, #28]
    angle += _get_pad_angle(pos1, pos2);
 80039bc:	69f9      	ldr	r1, [r7, #28]
 80039be:	6a38      	ldr	r0, [r7, #32]
 80039c0:	f7ff ff98 	bl	80038f4 <_get_pad_angle>
 80039c4:	4602      	mov	r2, r0
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	4413      	add	r3, r2
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (c[1] > c[3] && c[2] > c[3]) { //first third, between 1 and 2
 80039cc:	e042      	b.n	8003a54 <_get_angle+0xe4>
  }

  else if (c[2] > c[1] && c[3] > c[1]) { //second third, between 2 and 3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3308      	adds	r3, #8
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3304      	adds	r3, #4
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	429a      	cmp	r2, r3
 80039dc:	dd21      	ble.n	8003a22 <_get_angle+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	330c      	adds	r3, #12
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3304      	adds	r3, #4
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	dd19      	ble.n	8003a22 <_get_angle+0xb2>
    int pos1 = c[2]-c[1];
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3308      	adds	r3, #8
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3304      	adds	r3, #4
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	61bb      	str	r3, [r7, #24]
    int pos2 = c[3]-c[1];
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	330c      	adds	r3, #12
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3304      	adds	r3, #4
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	617b      	str	r3, [r7, #20]
    angle += _get_pad_angle(pos1, pos2) + 120;
 8003a0e:	6979      	ldr	r1, [r7, #20]
 8003a10:	69b8      	ldr	r0, [r7, #24]
 8003a12:	f7ff ff6f 	bl	80038f4 <_get_pad_angle>
 8003a16:	4603      	mov	r3, r0
 8003a18:	3378      	adds	r3, #120	; 0x78
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a1c:	4413      	add	r3, r2
 8003a1e:	627b      	str	r3, [r7, #36]	; 0x24
  else if (c[2] > c[1] && c[3] > c[1]) { //second third, between 2 and 3
 8003a20:	e018      	b.n	8003a54 <_get_angle+0xe4>
  }

  else { //third third, between 3 and 1
    int pos1 = c[3]-c[2];
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	330c      	adds	r3, #12
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3308      	adds	r3, #8
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	613b      	str	r3, [r7, #16]
    int pos2 = c[1]-c[2];
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3304      	adds	r3, #4
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3308      	adds	r3, #8
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	60fb      	str	r3, [r7, #12]
    angle += _get_pad_angle(pos1, pos2) + 240;
 8003a42:	68f9      	ldr	r1, [r7, #12]
 8003a44:	6938      	ldr	r0, [r7, #16]
 8003a46:	f7ff ff55 	bl	80038f4 <_get_pad_angle>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	33f0      	adds	r3, #240	; 0xf0
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	4413      	add	r3, r2
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
  }

  angle %= 360;
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	4a0b      	ldr	r2, [pc, #44]	; (8003a84 <_get_angle+0x114>)
 8003a58:	fb82 1203 	smull	r1, r2, r2, r3
 8003a5c:	441a      	add	r2, r3
 8003a5e:	1211      	asrs	r1, r2, #8
 8003a60:	17da      	asrs	r2, r3, #31
 8003a62:	1a8a      	subs	r2, r1, r2
 8003a64:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8003a68:	fb01 f202 	mul.w	r2, r1, r2
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	627b      	str	r3, [r7, #36]	; 0x24
  warped_angle = _angle_correction(angle);
 8003a70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a72:	f7ff feef 	bl	8003854 <_angle_correction>
 8003a76:	60b8      	str	r0, [r7, #8]

  return warped_angle;
 8003a78:	68bb      	ldr	r3, [r7, #8]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3728      	adds	r7, #40	; 0x28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	b60b60b7 	.word	0xb60b60b7

08003a88 <_get_min>:


int _get_min(int* c) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	int angle = _get_angle(c);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff ff6d 	bl	8003970 <_get_angle>
 8003a96:	60f8      	str	r0, [r7, #12]
	return angle/6;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a04      	ldr	r2, [pc, #16]	; (8003aac <_get_min+0x24>)
 8003a9c:	fb82 1203 	smull	r1, r2, r2, r3
 8003aa0:	17db      	asrs	r3, r3, #31
 8003aa2:	1ad3      	subs	r3, r2, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	2aaaaaab 	.word	0x2aaaaaab

08003ab0 <_get_min_if_pressed>:


int _get_min_if_pressed(int* c){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	//return -1 if not pressed, otherwise return a logical minute value
	if (c[0] <= IQS_TOUCH_THRESH) return -1;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b0a      	cmp	r3, #10
 8003abe:	dc02      	bgt.n	8003ac6 <_get_min_if_pressed+0x16>
 8003ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac4:	e003      	b.n	8003ace <_get_min_if_pressed+0x1e>
	else return _get_min(c);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ffde 	bl	8003a88 <_get_min>
 8003acc:	4603      	mov	r3, r0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <iqs263_poll_raw>:


void iqs263_poll_raw(int* coords){
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b086      	sub	sp, #24
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]

  //uint16_t coords[4];

  uint8_t coords_raw[8];

  iqs263_read(0x06, coords_raw, 8);
 8003ade:	f107 030c 	add.w	r3, r7, #12
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	2006      	movs	r0, #6
 8003ae8:	f000 f888 	bl	8003bfc <iqs263_read>

  for (int i=0; i<4; i++){
 8003aec:	2300      	movs	r3, #0
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	e019      	b.n	8003b26 <iqs263_poll_raw+0x50>
	  coords[i] = (coords_raw[2*i+1] << 8) | (coords_raw[2*i] & 0xFF);
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	3301      	adds	r3, #1
 8003af8:	f107 0218 	add.w	r2, r7, #24
 8003afc:	4413      	add	r3, r2
 8003afe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003b02:	021a      	lsls	r2, r3, #8
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	f107 0118 	add.w	r1, r7, #24
 8003b0c:	440b      	add	r3, r1
 8003b0e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003b12:	4618      	mov	r0, r3
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	440b      	add	r3, r1
 8003b1c:	4302      	orrs	r2, r0
 8003b1e:	601a      	str	r2, [r3, #0]
  for (int i=0; i<4; i++){
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3301      	adds	r3, #1
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	dde2      	ble.n	8003af2 <iqs263_poll_raw+0x1c>
  }
  //c[0] is proximity

}
 8003b2c:	bf00      	nop
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <setup_iqs263>:


HAL_StatusTypeDef setup_iqs263() {
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af04      	add	r7, sp, #16

	uint8_t c;
	HAL_StatusTypeDef resp = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	71fb      	strb	r3, [r7, #7]
	uint8_t out_data[5] = {0x00, 0x00, 0x00, 0x00, 0x00};
 8003b3e:	463b      	mov	r3, r7
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	711a      	strb	r2, [r3, #4]

	//check product num
	while (resp == HAL_ERROR){
 8003b46:	e00e      	b.n	8003b66 <setup_iqs263+0x32>
		resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, 0x00, sizeof(uint8_t), &c, sizeof(uint8_t), HAL_MAX_DELAY);
 8003b48:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4c:	9302      	str	r3, [sp, #8]
 8003b4e:	2301      	movs	r3, #1
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	1dbb      	adds	r3, r7, #6
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	2301      	movs	r3, #1
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2188      	movs	r1, #136	; 0x88
 8003b5c:	4826      	ldr	r0, [pc, #152]	; (8003bf8 <setup_iqs263+0xc4>)
 8003b5e:	f002 fd13 	bl	8006588 <HAL_I2C_Mem_Read>
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d0ed      	beq.n	8003b48 <setup_iqs263+0x14>
	}

	if (c != 0x3C) {
 8003b6c:	79bb      	ldrb	r3, [r7, #6]
 8003b6e:	2b3c      	cmp	r3, #60	; 0x3c
 8003b70:	d001      	beq.n	8003b76 <setup_iqs263+0x42>
	  //ERROR - should read product code 0x3C
	  return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e03c      	b.n	8003bf0 <setup_iqs263+0xbc>
	}

	HAL_Delay(100);
 8003b76:	2064      	movs	r0, #100	; 0x64
 8003b78:	f001 fb5d 	bl	8005236 <HAL_Delay>


	//now write and read 0x0E to address 0x0D
	out_data[0] = 0x0E;
 8003b7c:	230e      	movs	r3, #14
 8003b7e:	703b      	strb	r3, [r7, #0]

	resp = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003b84:	e00e      	b.n	8003ba4 <setup_iqs263+0x70>
		  resp = HAL_I2C_Mem_Write(&IQS_I2C_PORT, IQS_ADDR, 0x0D, 1, out_data, 1, HAL_MAX_DELAY);
 8003b86:	f04f 33ff 	mov.w	r3, #4294967295
 8003b8a:	9302      	str	r3, [sp, #8]
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	9301      	str	r3, [sp, #4]
 8003b90:	463b      	mov	r3, r7
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	2301      	movs	r3, #1
 8003b96:	220d      	movs	r2, #13
 8003b98:	2188      	movs	r1, #136	; 0x88
 8003b9a:	4817      	ldr	r0, [pc, #92]	; (8003bf8 <setup_iqs263+0xc4>)
 8003b9c:	f002 fbe0 	bl	8006360 <HAL_I2C_Mem_Write>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d0ed      	beq.n	8003b86 <setup_iqs263+0x52>
	}
	HAL_Delay(100);
 8003baa:	2064      	movs	r0, #100	; 0x64
 8003bac:	f001 fb43 	bl	8005236 <HAL_Delay>
	}

	HAL_Delay(50);
	*/

	out_data[0]=0x00;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	703b      	strb	r3, [r7, #0]
	//time average filter coef in bits 5:4 (00 is slowest, 11 is fastest), counts filtering for noise in bits 1:0 (00 is no filter, 11 is slowest).
	out_data[1]=0b00001001;
 8003bb4:	2309      	movs	r3, #9
 8003bb6:	707b      	strb	r3, [r7, #1]
	//lets go into Low Power mode if we have a prolonged state.	Wake on  movement on CH3
	out_data[2]=0x00;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	70bb      	strb	r3, [r7, #2]
	//out_data[2]=0b10001000;
	//lets disable turbo and only sample at fixed period 40Hz (given 2MHz clock)
	//out_data[3]=0x00;
	out_data[3]=0b00000110;
 8003bbc:	2306      	movs	r3, #6
 8003bbe:	70fb      	strb	r3, [r7, #3]
	out_data[4]=0x00;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	713b      	strb	r3, [r7, #4]

	resp = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003bc8:	e00e      	b.n	8003be8 <setup_iqs263+0xb4>
		  resp = HAL_I2C_Mem_Write(&IQS_I2C_PORT, IQS_ADDR, 0x09, 1, out_data, 5, HAL_MAX_DELAY);
 8003bca:	f04f 33ff 	mov.w	r3, #4294967295
 8003bce:	9302      	str	r3, [sp, #8]
 8003bd0:	2305      	movs	r3, #5
 8003bd2:	9301      	str	r3, [sp, #4]
 8003bd4:	463b      	mov	r3, r7
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	2301      	movs	r3, #1
 8003bda:	2209      	movs	r2, #9
 8003bdc:	2188      	movs	r1, #136	; 0x88
 8003bde:	4806      	ldr	r0, [pc, #24]	; (8003bf8 <setup_iqs263+0xc4>)
 8003be0:	f002 fbbe 	bl	8006360 <HAL_I2C_Mem_Write>
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d0ed      	beq.n	8003bca <setup_iqs263+0x96>
	while (resp == HAL_ERROR){
	    resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, 0x09, 1, readback, 5, HAL_MAX_DELAY);
	}
	*/

    return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3708      	adds	r7, #8
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20005c74 	.word	0x20005c74

08003bfc <iqs263_read>:

  return HAL_OK;

}

HAL_StatusTypeDef iqs263_read(uint8_t addr, uint8_t* buf, uint8_t size) {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af04      	add	r7, sp, #16
 8003c02:	4603      	mov	r3, r0
 8003c04:	6039      	str	r1, [r7, #0]
 8003c06:	71fb      	strb	r3, [r7, #7]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	71bb      	strb	r3, [r7, #6]


  const uint16_t max_tries = 300;
 8003c0c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c10:	817b      	strh	r3, [r7, #10]
  uint16_t current_tries = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	81fb      	strh	r3, [r7, #14]

  HAL_StatusTypeDef resp = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	737b      	strb	r3, [r7, #13]

  while (resp == HAL_ERROR && current_tries < max_tries){
 8003c1a:	e014      	b.n	8003c46 <iqs263_read+0x4a>
    resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, addr, 1, buf, size, HAL_MAX_DELAY);
 8003c1c:	79fb      	ldrb	r3, [r7, #7]
 8003c1e:	b299      	uxth	r1, r3
 8003c20:	79bb      	ldrb	r3, [r7, #6]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	f04f 32ff 	mov.w	r2, #4294967295
 8003c28:	9202      	str	r2, [sp, #8]
 8003c2a:	9301      	str	r3, [sp, #4]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2301      	movs	r3, #1
 8003c32:	460a      	mov	r2, r1
 8003c34:	2188      	movs	r1, #136	; 0x88
 8003c36:	480d      	ldr	r0, [pc, #52]	; (8003c6c <iqs263_read+0x70>)
 8003c38:	f002 fca6 	bl	8006588 <HAL_I2C_Mem_Read>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	737b      	strb	r3, [r7, #13]
    current_tries++;
 8003c40:	89fb      	ldrh	r3, [r7, #14]
 8003c42:	3301      	adds	r3, #1
 8003c44:	81fb      	strh	r3, [r7, #14]
  while (resp == HAL_ERROR && current_tries < max_tries){
 8003c46:	7b7b      	ldrb	r3, [r7, #13]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d103      	bne.n	8003c54 <iqs263_read+0x58>
 8003c4c:	89fa      	ldrh	r2, [r7, #14]
 8003c4e:	897b      	ldrh	r3, [r7, #10]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d3e3      	bcc.n	8003c1c <iqs263_read+0x20>
  }

  if (current_tries >= max_tries) {
 8003c54:	89fa      	ldrh	r2, [r7, #14]
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d301      	bcc.n	8003c60 <iqs263_read+0x64>
	  return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <iqs263_read+0x66>
  }

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0

}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	20005c74 	.word	0x20005c74

08003c70 <iqs263_get_min_if_pressed>:
	iqs263_poll_raw(coords);
	return _get_min(coords);
}


int iqs263_get_min_if_pressed(){
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
	int* coords[4] = {0x0000, 0x0000, 0x0000, 0x0000};
 8003c76:	463b      	mov	r3, r7
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	605a      	str	r2, [r3, #4]
 8003c7e:	609a      	str	r2, [r3, #8]
 8003c80:	60da      	str	r2, [r3, #12]
	iqs263_poll_raw(coords);
 8003c82:	463b      	mov	r3, r7
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff ff26 	bl	8003ad6 <iqs263_poll_raw>
	return _get_min_if_pressed(coords);
 8003c8a:	463b      	mov	r3, r7
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7ff ff0f 	bl	8003ab0 <_get_min_if_pressed>
 8003c92:	4603      	mov	r3, r0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <LL_EXTI_DisableIT_0_31>:
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003ca4:	4b07      	ldr	r3, [pc, #28]	; (8003cc4 <LL_EXTI_DisableIT_0_31+0x28>)
 8003ca6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4905      	ldr	r1, [pc, #20]	; (8003cc4 <LL_EXTI_DisableIT_0_31+0x28>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	58000800 	.word	0x58000800

08003cc8 <LL_EXTI_DisableIT_32_63>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003cd0:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <LL_EXTI_DisableIT_32_63+0x28>)
 8003cd2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	4905      	ldr	r1, [pc, #20]	; (8003cf0 <LL_EXTI_DisableIT_32_63+0x28>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	58000800 	.word	0x58000800

08003cf4 <LL_RCC_HSE_SetCapacitorTuning>:
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8003cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d00:	4a0a      	ldr	r2, [pc, #40]	; (8003d2c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8003d02:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8003d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d0e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	021b      	lsls	r3, r3, #8
 8003d16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	cafecafe 	.word	0xcafecafe

08003d30 <LL_RCC_LSE_SetDriveCapability>:
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d40:	f023 0218 	bic.w	r2, r3, #24
 8003d44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003d96:	bf00      	nop
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8003da4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003db0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003db4:	d101      	bne.n	8003dba <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8003db6:	2301      	movs	r3, #1
 8003db8:	e000      	b.n	8003dbc <LL_RCC_IsActiveFlag_PINRST+0x1c>
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 8003dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dda:	d101      	bne.n	8003de0 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_AHB2_GRP1_EnableClock>:
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003df4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003df8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003e04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e10:	68fb      	ldr	r3, [r7, #12]
}
 8003e12:	bf00      	nop
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <LL_AHB3_GRP1_EnableClock>:
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b085      	sub	sp, #20
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003e36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e42:	68fb      	ldr	r3, [r7, #12]
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <LL_C1_IPCC_DisableTransmitChannel>:
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	041b      	lsls	r3, r3, #16
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	605a      	str	r2, [r3, #4]
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <LL_C1_IPCC_DisableReceiveChannel>:
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	605a      	str	r2, [r3, #4]
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <LL_C2_IPCC_DisableTransmitChannel>:
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
 8003e9e:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	695a      	ldr	r2, [r3, #20]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	041b      	lsls	r3, r3, #16
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	615a      	str	r2, [r3, #20]
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <LL_C2_IPCC_DisableReceiveChannel>:
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	695a      	ldr	r2, [r3, #20]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	615a      	str	r2, [r3, #20]
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <LL_C1_IPCC_ClearFlag_CHx>:
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	609a      	str	r2, [r3, #8]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <LL_C2_IPCC_ClearFlag_CHx>:
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	619a      	str	r2, [r3, #24]
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003f18:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <LL_LPM_EnableSleep+0x1c>)
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	4a04      	ldr	r2, [pc, #16]	; (8003f30 <LL_LPM_EnableSleep+0x1c>)
 8003f1e:	f023 0304 	bic.w	r3, r3, #4
 8003f22:	6113      	str	r3, [r2, #16]
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <main>:
static void Reset_BackupDomain( void );
static void Init_Exti( void );
static void Config_HSE(void);

int main(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003f38:	4b46      	ldr	r3, [pc, #280]	; (8004054 <main+0x120>)
 8003f3a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003f3e:	611a      	str	r2, [r3, #16]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f40:	f001 fce2 	bl	8005908 <HAL_Init>

  /* USER CODE BEGIN Init */
  Reset_Device();
 8003f44:	f001 f929 	bl	800519a <Reset_Device>
  Config_HSE();
 8003f48:	f001 f913 	bl	8005172 <Config_HSE>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f4c:	f000 f8ce 	bl	80040ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 8003f50:	f001 f908 	bl	8005164 <PeriphClock_Config>
  Init_Exti(); /**< Configure the system Power Mode */
 8003f54:	f001 f963 	bl	800521e <Init_Exti>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f58:	f000 fadc 	bl	8004514 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003f5c:	f000 f946 	bl	80041ec <MX_I2C1_Init>
  MX_SPI1_Init();
 8003f60:	f000 f9ea 	bl	8004338 <MX_SPI1_Init>
  MX_RF_Init();
 8003f64:	f000 f982 	bl	800426c <MX_RF_Init>
  MX_RTC_Init();
 8003f68:	f000 f988 	bl	800427c <MX_RTC_Init>
  MX_TIM1_Init();
 8003f6c:	f000 fa22 	bl	80043b4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003f70:	f009 faae 	bl	800d4d0 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
    /* creation of rtcMutex */
    rtcMutexHandle = osMutexNew(&rtcMutex_attributes);
 8003f74:	4838      	ldr	r0, [pc, #224]	; (8004058 <main+0x124>)
 8003f76:	f009 fcdf 	bl	800d938 <osMutexNew>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	4b37      	ldr	r3, [pc, #220]	; (800405c <main+0x128>)
 8003f7e:	601a      	str	r2, [r3, #0]

    /* creation of screenTextMutex */
    screenTextMutexHandle = osMutexNew(&screenTextMutex_attributes);
 8003f80:	4837      	ldr	r0, [pc, #220]	; (8004060 <main+0x12c>)
 8003f82:	f009 fcd9 	bl	800d938 <osMutexNew>
 8003f86:	4602      	mov	r2, r0
 8003f88:	4b36      	ldr	r3, [pc, #216]	; (8004064 <main+0x130>)
 8003f8a:	601a      	str	r2, [r3, #0]

    /* creation of ledStateMutex */
    ledStateMutexHandle = osMutexNew(&ledStateMutex_attributes);
 8003f8c:	4836      	ldr	r0, [pc, #216]	; (8004068 <main+0x134>)
 8003f8e:	f009 fcd3 	bl	800d938 <osMutexNew>
 8003f92:	4602      	mov	r2, r0
 8003f94:	4b35      	ldr	r3, [pc, #212]	; (800406c <main+0x138>)
 8003f96:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_QUEUES */
      /* creation of bleTXqueue */
      bleTXqueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &bleTXqueue_attributes);
 8003f98:	4a35      	ldr	r2, [pc, #212]	; (8004070 <main+0x13c>)
 8003f9a:	2102      	movs	r1, #2
 8003f9c:	2010      	movs	r0, #16
 8003f9e:	f009 ff6f 	bl	800de80 <osMessageQueueNew>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	4b33      	ldr	r3, [pc, #204]	; (8004074 <main+0x140>)
 8003fa6:	601a      	str	r2, [r3, #0]

      /* creation of bleRXqueue */
      bleRXqueueHandle = osMessageQueueNew (16, sizeof(P2PS_STM_Data_t), &bleRXqueue_attributes);
 8003fa8:	4a33      	ldr	r2, [pc, #204]	; (8004078 <main+0x144>)
 8003faa:	2108      	movs	r1, #8
 8003fac:	2010      	movs	r0, #16
 8003fae:	f009 ff67 	bl	800de80 <osMessageQueueNew>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	4b31      	ldr	r3, [pc, #196]	; (800407c <main+0x148>)
 8003fb6:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
        /* creation of screenUpdate */
        screenUpdateHandle = osThreadNew(startScreenUpdate, NULL, &screenUpdate_attributes);
 8003fb8:	4a31      	ldr	r2, [pc, #196]	; (8004080 <main+0x14c>)
 8003fba:	2100      	movs	r1, #0
 8003fbc:	4831      	ldr	r0, [pc, #196]	; (8004084 <main+0x150>)
 8003fbe:	f009 faf1 	bl	800d5a4 <osThreadNew>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	4b30      	ldr	r3, [pc, #192]	; (8004088 <main+0x154>)
 8003fc6:	601a      	str	r2, [r3, #0]

        /* creation of LEDControl */
        LEDControlHandle = osThreadNew(startLEDControl, NULL, &LEDControl_attributes);
 8003fc8:	4a30      	ldr	r2, [pc, #192]	; (800408c <main+0x158>)
 8003fca:	2100      	movs	r1, #0
 8003fcc:	4830      	ldr	r0, [pc, #192]	; (8004090 <main+0x15c>)
 8003fce:	f009 fae9 	bl	800d5a4 <osThreadNew>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	4b2f      	ldr	r3, [pc, #188]	; (8004094 <main+0x160>)
 8003fd6:	601a      	str	r2, [r3, #0]

        /* creation of buttonPress */
        buttonPressHandle = osThreadNew(startButtonPress, NULL, &buttonPress_attributes);
 8003fd8:	4a2f      	ldr	r2, [pc, #188]	; (8004098 <main+0x164>)
 8003fda:	2100      	movs	r1, #0
 8003fdc:	482f      	ldr	r0, [pc, #188]	; (800409c <main+0x168>)
 8003fde:	f009 fae1 	bl	800d5a4 <osThreadNew>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	4b2e      	ldr	r3, [pc, #184]	; (80040a0 <main+0x16c>)
 8003fe6:	601a      	str	r2, [r3, #0]

        /* creation of vibrateControl */
        vibrateControlHandle = osThreadNew(startVibrateControl, NULL, &vibrateControl_attributes);
 8003fe8:	4a2e      	ldr	r2, [pc, #184]	; (80040a4 <main+0x170>)
 8003fea:	2100      	movs	r1, #0
 8003fec:	482e      	ldr	r0, [pc, #184]	; (80040a8 <main+0x174>)
 8003fee:	f009 fad9 	bl	800d5a4 <osThreadNew>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	4b2d      	ldr	r3, [pc, #180]	; (80040ac <main+0x178>)
 8003ff6:	601a      	str	r2, [r3, #0]

        /* creation of rtcSecondTick */
        rtcSecondTickHandle = osThreadNew(startRTCTick, NULL, &rtcSecondTick_attributes);
 8003ff8:	4a2d      	ldr	r2, [pc, #180]	; (80040b0 <main+0x17c>)
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	482d      	ldr	r0, [pc, #180]	; (80040b4 <main+0x180>)
 8003ffe:	f009 fad1 	bl	800d5a4 <osThreadNew>
 8004002:	4602      	mov	r2, r0
 8004004:	4b2c      	ldr	r3, [pc, #176]	; (80040b8 <main+0x184>)
 8004006:	601a      	str	r2, [r3, #0]

        /* creation of bleTX */
        bleTXHandle = osThreadNew(startBLETX, NULL, &bleTX_attributes);
 8004008:	4a2c      	ldr	r2, [pc, #176]	; (80040bc <main+0x188>)
 800400a:	2100      	movs	r1, #0
 800400c:	482c      	ldr	r0, [pc, #176]	; (80040c0 <main+0x18c>)
 800400e:	f009 fac9 	bl	800d5a4 <osThreadNew>
 8004012:	4602      	mov	r2, r0
 8004014:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <main+0x190>)
 8004016:	601a      	str	r2, [r3, #0]

        /* creation of bleRX */
        bleRXHandle = osThreadNew(startBLERX, NULL, &bleRX_attributes);
 8004018:	4a2b      	ldr	r2, [pc, #172]	; (80040c8 <main+0x194>)
 800401a:	2100      	movs	r1, #0
 800401c:	482b      	ldr	r0, [pc, #172]	; (80040cc <main+0x198>)
 800401e:	f009 fac1 	bl	800d5a4 <osThreadNew>
 8004022:	4602      	mov	r2, r0
 8004024:	4b2a      	ldr	r3, [pc, #168]	; (80040d0 <main+0x19c>)
 8004026:	601a      	str	r2, [r3, #0]

        /* creation of LEDTimer */
        LEDTimerHandle = osThreadNew(startLEDTimer, NULL, &LEDTimer_attributes);
 8004028:	4a2a      	ldr	r2, [pc, #168]	; (80040d4 <main+0x1a0>)
 800402a:	2100      	movs	r1, #0
 800402c:	482a      	ldr	r0, [pc, #168]	; (80040d8 <main+0x1a4>)
 800402e:	f009 fab9 	bl	800d5a4 <osThreadNew>
 8004032:	4602      	mov	r2, r0
 8004034:	4b29      	ldr	r3, [pc, #164]	; (80040dc <main+0x1a8>)
 8004036:	601a      	str	r2, [r3, #0]

        /* creation of touchRead */
        touchReadHandle = osThreadNew(startTouchRead, NULL, &touchRead_attributes);
 8004038:	4a29      	ldr	r2, [pc, #164]	; (80040e0 <main+0x1ac>)
 800403a:	2100      	movs	r1, #0
 800403c:	4829      	ldr	r0, [pc, #164]	; (80040e4 <main+0x1b0>)
 800403e:	f009 fab1 	bl	800d5a4 <osThreadNew>
 8004042:	4602      	mov	r2, r0
 8004044:	4b28      	ldr	r3, [pc, #160]	; (80040e8 <main+0x1b4>)
 8004046:	601a      	str	r2, [r3, #0]

  /* Init code for STM32_WPAN */
  APPE_Init();
 8004048:	f7fd ff26 	bl	8001e98 <APPE_Init>
  /* Start scheduler */
  osKernelStart();
 800404c:	f009 fa74 	bl	800d538 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  while (1){}
 8004050:	e7fe      	b.n	8004050 <main+0x11c>
 8004052:	bf00      	nop
 8004054:	58004000 	.word	0x58004000
 8004058:	08016064 	.word	0x08016064
 800405c:	20005c44 	.word	0x20005c44
 8004060:	08016074 	.word	0x08016074
 8004064:	20005cc4 	.word	0x20005cc4
 8004068:	08016084 	.word	0x08016084
 800406c:	20005d04 	.word	0x20005d04
 8004070:	08016034 	.word	0x08016034
 8004074:	20005d54 	.word	0x20005d54
 8004078:	0801604c 	.word	0x0801604c
 800407c:	20005c38 	.word	0x20005c38
 8004080:	08015ef0 	.word	0x08015ef0
 8004084:	080046a1 	.word	0x080046a1
 8004088:	20005cf4 	.word	0x20005cf4
 800408c:	08015f14 	.word	0x08015f14
 8004090:	08004891 	.word	0x08004891
 8004094:	20005c6c 	.word	0x20005c6c
 8004098:	08015f38 	.word	0x08015f38
 800409c:	08004b25 	.word	0x08004b25
 80040a0:	20005c68 	.word	0x20005c68
 80040a4:	08015f5c 	.word	0x08015f5c
 80040a8:	08004c4d 	.word	0x08004c4d
 80040ac:	20005d58 	.word	0x20005d58
 80040b0:	08015f80 	.word	0x08015f80
 80040b4:	08004c89 	.word	0x08004c89
 80040b8:	20005d00 	.word	0x20005d00
 80040bc:	08015fa4 	.word	0x08015fa4
 80040c0:	08004e91 	.word	0x08004e91
 80040c4:	20005cc0 	.word	0x20005cc0
 80040c8:	08015fc8 	.word	0x08015fc8
 80040cc:	08004ec1 	.word	0x08004ec1
 80040d0:	20005cfc 	.word	0x20005cfc
 80040d4:	08015fec 	.word	0x08015fec
 80040d8:	08004fbd 	.word	0x08004fbd
 80040dc:	20005c70 	.word	0x20005c70
 80040e0:	08016010 	.word	0x08016010
 80040e4:	08005049 	.word	0x08005049
 80040e8:	20005cf8 	.word	0x20005cf8

080040ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b0ae      	sub	sp, #184	; 0xb8
 80040f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80040f6:	2248      	movs	r2, #72	; 0x48
 80040f8:	2100      	movs	r1, #0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f00d fc11 	bl	8011922 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004100:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	60da      	str	r2, [r3, #12]
 800410e:	611a      	str	r2, [r3, #16]
 8004110:	615a      	str	r2, [r3, #20]
 8004112:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004114:	1d3b      	adds	r3, r7, #4
 8004116:	2250      	movs	r2, #80	; 0x50
 8004118:	2100      	movs	r1, #0
 800411a:	4618      	mov	r0, r3
 800411c:	f00d fc01 	bl	8011922 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004120:	f002 fe00 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004124:	2000      	movs	r0, #0
 8004126:	f7ff fe03 	bl	8003d30 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800412a:	4b2f      	ldr	r3, [pc, #188]	; (80041e8 <SystemClock_Config+0xfc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004132:	4a2d      	ldr	r2, [pc, #180]	; (80041e8 <SystemClock_Config+0xfc>)
 8004134:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <SystemClock_Config+0xfc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004142:	603b      	str	r3, [r7, #0]
 8004144:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8004146:	2307      	movs	r3, #7
 8004148:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800414a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800414e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004150:	2301      	movs	r3, #1
 8004152:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004154:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004158:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800415a:	2340      	movs	r3, #64	; 0x40
 800415c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004160:	2300      	movs	r3, #0
 8004162:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004166:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800416a:	4618      	mov	r0, r3
 800416c:	f003 f97a 	bl	8007464 <HAL_RCC_OscConfig>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8004176:	f001 f895 	bl	80052a4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800417a:	236f      	movs	r3, #111	; 0x6f
 800417c:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800417e:	2302      	movs	r3, #2
 8004180:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004182:	2300      	movs	r3, #0
 8004184:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004186:	2300      	movs	r3, #0
 8004188:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800418a:	2300      	movs	r3, #0
 800418c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800418e:	2300      	movs	r3, #0
 8004190:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8004192:	2300      	movs	r3, #0
 8004194:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004196:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800419a:	2101      	movs	r1, #1
 800419c:	4618      	mov	r0, r3
 800419e:	f003 fced 	bl	8007b7c <HAL_RCC_ClockConfig>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80041a8:	f001 f87c 	bl	80052a4 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80041ac:	f643 0303 	movw	r3, #14339	; 0x3803
 80041b0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_LPUART1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80041b2:	2300      	movs	r3, #0
 80041b4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80041b6:	2300      	movs	r3, #0
 80041b8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80041ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041be:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80041c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041c4:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80041c6:	2302      	movs	r3, #2
 80041c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80041ca:	2310      	movs	r3, #16
 80041cc:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041ce:	1d3b      	adds	r3, r7, #4
 80041d0:	4618      	mov	r0, r3
 80041d2:	f004 f92e 	bl	8008432 <HAL_RCCEx_PeriphCLKConfig>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80041dc:	f001 f862 	bl	80052a4 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 80041e0:	bf00      	nop
 80041e2:	37b8      	adds	r7, #184	; 0xb8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	58000400 	.word	0x58000400

080041ec <MX_I2C1_Init>:


static void MX_I2C1_Init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80041f0:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <MX_I2C1_Init+0x74>)
 80041f2:	4a1c      	ldr	r2, [pc, #112]	; (8004264 <MX_I2C1_Init+0x78>)
 80041f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 80041f6:	4b1a      	ldr	r3, [pc, #104]	; (8004260 <MX_I2C1_Init+0x74>)
 80041f8:	4a1b      	ldr	r2, [pc, #108]	; (8004268 <MX_I2C1_Init+0x7c>)
 80041fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80041fc:	4b18      	ldr	r3, [pc, #96]	; (8004260 <MX_I2C1_Init+0x74>)
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004202:	4b17      	ldr	r3, [pc, #92]	; (8004260 <MX_I2C1_Init+0x74>)
 8004204:	2201      	movs	r2, #1
 8004206:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004208:	4b15      	ldr	r3, [pc, #84]	; (8004260 <MX_I2C1_Init+0x74>)
 800420a:	2200      	movs	r2, #0
 800420c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800420e:	4b14      	ldr	r3, [pc, #80]	; (8004260 <MX_I2C1_Init+0x74>)
 8004210:	2200      	movs	r2, #0
 8004212:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004214:	4b12      	ldr	r3, [pc, #72]	; (8004260 <MX_I2C1_Init+0x74>)
 8004216:	2200      	movs	r2, #0
 8004218:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <MX_I2C1_Init+0x74>)
 800421c:	2200      	movs	r2, #0
 800421e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004220:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <MX_I2C1_Init+0x74>)
 8004222:	2200      	movs	r2, #0
 8004224:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004226:	480e      	ldr	r0, [pc, #56]	; (8004260 <MX_I2C1_Init+0x74>)
 8004228:	f001 ff16 	bl	8006058 <HAL_I2C_Init>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004232:	f001 f837 	bl	80052a4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004236:	2100      	movs	r1, #0
 8004238:	4809      	ldr	r0, [pc, #36]	; (8004260 <MX_I2C1_Init+0x74>)
 800423a:	f002 fcdb 	bl	8006bf4 <HAL_I2CEx_ConfigAnalogFilter>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004244:	f001 f82e 	bl	80052a4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004248:	2100      	movs	r1, #0
 800424a:	4805      	ldr	r0, [pc, #20]	; (8004260 <MX_I2C1_Init+0x74>)
 800424c:	f002 fd1d 	bl	8006c8a <HAL_I2CEx_ConfigDigitalFilter>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004256:	f001 f825 	bl	80052a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	20005c74 	.word	0x20005c74
 8004264:	40005400 	.word	0x40005400
 8004268:	00300f38 	.word	0x00300f38

0800426c <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8004270:	bf00      	nop
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
	...

0800427c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004282:	4b2b      	ldr	r3, [pc, #172]	; (8004330 <MX_RTC_Init+0xb4>)
 8004284:	4a2b      	ldr	r2, [pc, #172]	; (8004334 <MX_RTC_Init+0xb8>)
 8004286:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004288:	4b29      	ldr	r3, [pc, #164]	; (8004330 <MX_RTC_Init+0xb4>)
 800428a:	2200      	movs	r2, #0
 800428c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800428e:	4b28      	ldr	r3, [pc, #160]	; (8004330 <MX_RTC_Init+0xb4>)
 8004290:	227f      	movs	r2, #127	; 0x7f
 8004292:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004294:	4b26      	ldr	r3, [pc, #152]	; (8004330 <MX_RTC_Init+0xb4>)
 8004296:	22ff      	movs	r2, #255	; 0xff
 8004298:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800429a:	4b25      	ldr	r3, [pc, #148]	; (8004330 <MX_RTC_Init+0xb4>)
 800429c:	2200      	movs	r2, #0
 800429e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80042a0:	4b23      	ldr	r3, [pc, #140]	; (8004330 <MX_RTC_Init+0xb4>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80042a6:	4b22      	ldr	r3, [pc, #136]	; (8004330 <MX_RTC_Init+0xb4>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80042ac:	4b20      	ldr	r3, [pc, #128]	; (8004330 <MX_RTC_Init+0xb4>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80042b2:	481f      	ldr	r0, [pc, #124]	; (8004330 <MX_RTC_Init+0xb4>)
 80042b4:	f004 fb43 	bl	800893e <HAL_RTC_Init>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80042be:	f000 fff1 	bl	80052a4 <Error_Handler>
  /* Enable RTC registers write protection */
  //LL_RTC_EnableWriteProtection(RTC);

  /** Initialize RTC and set the Time and Date
    */
    RTC_TimeTypeDef sTime = {0};
 80042c2:	1d3b      	adds	r3, r7, #4
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	609a      	str	r2, [r3, #8]
 80042cc:	60da      	str	r2, [r3, #12]
 80042ce:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80042d0:	2300      	movs	r3, #0
 80042d2:	603b      	str	r3, [r7, #0]

    sTime.Hours = 0x0;
 80042d4:	2300      	movs	r3, #0
 80042d6:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0x0;
 80042d8:	2300      	movs	r3, #0
 80042da:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0x0;
 80042dc:	2300      	movs	r3, #0
 80042de:	71bb      	strb	r3, [r7, #6]
    sTime.SubSeconds = 0x0;
 80042e0:	2300      	movs	r3, #0
 80042e2:	60bb      	str	r3, [r7, #8]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80042e4:	2300      	movs	r3, #0
 80042e6:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80042ec:	1d3b      	adds	r3, r7, #4
 80042ee:	2201      	movs	r2, #1
 80042f0:	4619      	mov	r1, r3
 80042f2:	480f      	ldr	r0, [pc, #60]	; (8004330 <MX_RTC_Init+0xb4>)
 80042f4:	f004 fbc1 	bl	8008a7a <HAL_RTC_SetTime>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <MX_RTC_Init+0x86>
    {
      Error_Handler();
 80042fe:	f000 ffd1 	bl	80052a4 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004302:	2301      	movs	r3, #1
 8004304:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8004306:	2301      	movs	r3, #1
 8004308:	707b      	strb	r3, [r7, #1]
    sDate.Date = 0x1;
 800430a:	2301      	movs	r3, #1
 800430c:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 0x0;
 800430e:	2300      	movs	r3, #0
 8004310:	70fb      	strb	r3, [r7, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004312:	463b      	mov	r3, r7
 8004314:	2201      	movs	r2, #1
 8004316:	4619      	mov	r1, r3
 8004318:	4805      	ldr	r0, [pc, #20]	; (8004330 <MX_RTC_Init+0xb4>)
 800431a:	f004 fcce 	bl	8008cba <HAL_RTC_SetDate>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <MX_RTC_Init+0xac>
    {
      Error_Handler();
 8004324:	f000 ffbe 	bl	80052a4 <Error_Handler>
    }


  /* USER CODE END RTC_Init 2 */

}
 8004328:	bf00      	nop
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	20005cd0 	.word	0x20005cd0
 8004334:	40002800 	.word	0x40002800

08004338 <MX_SPI1_Init>:



/* USER CODE BEGIN 4 */
static void MX_SPI1_Init(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800433c:	4b1b      	ldr	r3, [pc, #108]	; (80043ac <MX_SPI1_Init+0x74>)
 800433e:	4a1c      	ldr	r2, [pc, #112]	; (80043b0 <MX_SPI1_Init+0x78>)
 8004340:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004342:	4b1a      	ldr	r3, [pc, #104]	; (80043ac <MX_SPI1_Init+0x74>)
 8004344:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004348:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800434a:	4b18      	ldr	r3, [pc, #96]	; (80043ac <MX_SPI1_Init+0x74>)
 800434c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004350:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004352:	4b16      	ldr	r3, [pc, #88]	; (80043ac <MX_SPI1_Init+0x74>)
 8004354:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004358:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800435a:	4b14      	ldr	r3, [pc, #80]	; (80043ac <MX_SPI1_Init+0x74>)
 800435c:	2200      	movs	r2, #0
 800435e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004360:	4b12      	ldr	r3, [pc, #72]	; (80043ac <MX_SPI1_Init+0x74>)
 8004362:	2200      	movs	r2, #0
 8004364:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004366:	4b11      	ldr	r3, [pc, #68]	; (80043ac <MX_SPI1_Init+0x74>)
 8004368:	f44f 7200 	mov.w	r2, #512	; 0x200
 800436c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800436e:	4b0f      	ldr	r3, [pc, #60]	; (80043ac <MX_SPI1_Init+0x74>)
 8004370:	2200      	movs	r2, #0
 8004372:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004374:	4b0d      	ldr	r3, [pc, #52]	; (80043ac <MX_SPI1_Init+0x74>)
 8004376:	2200      	movs	r2, #0
 8004378:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800437a:	4b0c      	ldr	r3, [pc, #48]	; (80043ac <MX_SPI1_Init+0x74>)
 800437c:	2200      	movs	r2, #0
 800437e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004380:	4b0a      	ldr	r3, [pc, #40]	; (80043ac <MX_SPI1_Init+0x74>)
 8004382:	2200      	movs	r2, #0
 8004384:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004386:	4b09      	ldr	r3, [pc, #36]	; (80043ac <MX_SPI1_Init+0x74>)
 8004388:	2207      	movs	r2, #7
 800438a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800438c:	4b07      	ldr	r3, [pc, #28]	; (80043ac <MX_SPI1_Init+0x74>)
 800438e:	2200      	movs	r2, #0
 8004390:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004392:	4b06      	ldr	r3, [pc, #24]	; (80043ac <MX_SPI1_Init+0x74>)
 8004394:	2208      	movs	r2, #8
 8004396:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004398:	4804      	ldr	r0, [pc, #16]	; (80043ac <MX_SPI1_Init+0x74>)
 800439a:	f004 fe4b 	bl	8009034 <HAL_SPI_Init>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80043a4:	f000 ff7e 	bl	80052a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043a8:	bf00      	nop
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20005d5c 	.word	0x20005d5c
 80043b0:	40013000 	.word	0x40013000

080043b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b09c      	sub	sp, #112	; 0x70
 80043b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043ba:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80043be:	2200      	movs	r2, #0
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	605a      	str	r2, [r3, #4]
 80043c4:	609a      	str	r2, [r3, #8]
 80043c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	605a      	str	r2, [r3, #4]
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	611a      	str	r2, [r3, #16]
 80043e4:	615a      	str	r2, [r3, #20]
 80043e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80043e8:	1d3b      	adds	r3, r7, #4
 80043ea:	2234      	movs	r2, #52	; 0x34
 80043ec:	2100      	movs	r1, #0
 80043ee:	4618      	mov	r0, r3
 80043f0:	f00d fa97 	bl	8011922 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80043f4:	4b45      	ldr	r3, [pc, #276]	; (800450c <MX_TIM1_Init+0x158>)
 80043f6:	4a46      	ldr	r2, [pc, #280]	; (8004510 <MX_TIM1_Init+0x15c>)
 80043f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80043fa:	4b44      	ldr	r3, [pc, #272]	; (800450c <MX_TIM1_Init+0x158>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004400:	4b42      	ldr	r3, [pc, #264]	; (800450c <MX_TIM1_Init+0x158>)
 8004402:	2200      	movs	r2, #0
 8004404:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8004406:	4b41      	ldr	r3, [pc, #260]	; (800450c <MX_TIM1_Init+0x158>)
 8004408:	2264      	movs	r2, #100	; 0x64
 800440a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800440c:	4b3f      	ldr	r3, [pc, #252]	; (800450c <MX_TIM1_Init+0x158>)
 800440e:	2200      	movs	r2, #0
 8004410:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004412:	4b3e      	ldr	r3, [pc, #248]	; (800450c <MX_TIM1_Init+0x158>)
 8004414:	2200      	movs	r2, #0
 8004416:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004418:	4b3c      	ldr	r3, [pc, #240]	; (800450c <MX_TIM1_Init+0x158>)
 800441a:	2200      	movs	r2, #0
 800441c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800441e:	483b      	ldr	r0, [pc, #236]	; (800450c <MX_TIM1_Init+0x158>)
 8004420:	f005 f976 	bl	8009710 <HAL_TIM_Base_Init>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800442a:	f000 ff3b 	bl	80052a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800442e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004432:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004434:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004438:	4619      	mov	r1, r3
 800443a:	4834      	ldr	r0, [pc, #208]	; (800450c <MX_TIM1_Init+0x158>)
 800443c:	f005 fe02 	bl	800a044 <HAL_TIM_ConfigClockSource>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004446:	f000 ff2d 	bl	80052a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800444a:	4830      	ldr	r0, [pc, #192]	; (800450c <MX_TIM1_Init+0x158>)
 800444c:	f005 fa06 	bl	800985c <HAL_TIM_PWM_Init>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004456:	f000 ff25 	bl	80052a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800445a:	2300      	movs	r3, #0
 800445c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800445e:	2300      	movs	r3, #0
 8004460:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004462:	2300      	movs	r3, #0
 8004464:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004466:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800446a:	4619      	mov	r1, r3
 800446c:	4827      	ldr	r0, [pc, #156]	; (800450c <MX_TIM1_Init+0x158>)
 800446e:	f006 fa6f 	bl	800a950 <HAL_TIMEx_MasterConfigSynchronization>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8004478:	f000 ff14 	bl	80052a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800447c:	2360      	movs	r3, #96	; 0x60
 800447e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 100;
 8004480:	2364      	movs	r3, #100	; 0x64
 8004482:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004484:	2300      	movs	r3, #0
 8004486:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004488:	2300      	movs	r3, #0
 800448a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800448c:	2304      	movs	r3, #4
 800448e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004490:	2300      	movs	r3, #0
 8004492:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004494:	2300      	movs	r3, #0
 8004496:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004498:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800449c:	2200      	movs	r2, #0
 800449e:	4619      	mov	r1, r3
 80044a0:	481a      	ldr	r0, [pc, #104]	; (800450c <MX_TIM1_Init+0x158>)
 80044a2:	f005 fcbf 	bl	8009e24 <HAL_TIM_PWM_ConfigChannel>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80044ac:	f000 fefa 	bl	80052a4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80044b0:	2300      	movs	r3, #0
 80044b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044b8:	2300      	movs	r3, #0
 80044ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80044ce:	2300      	movs	r3, #0
 80044d0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80044d2:	2300      	movs	r3, #0
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80044d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044da:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80044dc:	2300      	movs	r3, #0
 80044de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80044e0:	2300      	movs	r3, #0
 80044e2:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80044e4:	2300      	movs	r3, #0
 80044e6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80044e8:	1d3b      	adds	r3, r7, #4
 80044ea:	4619      	mov	r1, r3
 80044ec:	4807      	ldr	r0, [pc, #28]	; (800450c <MX_TIM1_Init+0x158>)
 80044ee:	f006 fa8f 	bl	800aa10 <HAL_TIMEx_ConfigBreakDeadTime>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 80044f8:	f000 fed4 	bl	80052a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80044fc:	4803      	ldr	r0, [pc, #12]	; (800450c <MX_TIM1_Init+0x158>)
 80044fe:	f001 f821 	bl	8005544 <HAL_TIM_MspPostInit>

}
 8004502:	bf00      	nop
 8004504:	3770      	adds	r7, #112	; 0x70
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	20005d08 	.word	0x20005d08
 8004510:	40012c00 	.word	0x40012c00

08004514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451a:	1d3b      	adds	r3, r7, #4
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	60da      	str	r2, [r3, #12]
 8004526:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004528:	2004      	movs	r0, #4
 800452a:	f7ff fc5f 	bl	8003dec <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800452e:	2002      	movs	r0, #2
 8004530:	f7ff fc5c 	bl	8003dec <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004534:	2001      	movs	r0, #1
 8004536:	f7ff fc59 	bl	8003dec <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_Pin, GPIO_PIN_RESET);
 800453a:	2200      	movs	r2, #0
 800453c:	2101      	movs	r1, #1
 800453e:	4821      	ldr	r0, [pc, #132]	; (80045c4 <MX_GPIO_Init+0xb0>)
 8004540:	f001 fd36 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OLED_RESET_Pin */
  GPIO_InitStruct.Pin = OLED_RESET_Pin;
 8004544:	2301      	movs	r3, #1
 8004546:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004548:	2301      	movs	r3, #1
 800454a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(OLED_RESET_GPIO_Port, &GPIO_InitStruct);
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	4619      	mov	r1, r3
 8004558:	481a      	ldr	r0, [pc, #104]	; (80045c4 <MX_GPIO_Init+0xb0>)
 800455a:	f001 fba1 	bl	8005ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800455e:	2338      	movs	r3, #56	; 0x38
 8004560:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004562:	4b19      	ldr	r3, [pc, #100]	; (80045c8 <MX_GPIO_Init+0xb4>)
 8004564:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004566:	2301      	movs	r3, #1
 8004568:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800456a:	1d3b      	adds	r3, r7, #4
 800456c:	4619      	mov	r1, r3
 800456e:	4815      	ldr	r0, [pc, #84]	; (80045c4 <MX_GPIO_Init+0xb0>)
 8004570:	f001 fb96 	bl	8005ca0 <HAL_GPIO_Init>

  /*Configure SPI_NSS pin to be GPIO, pulled up*/
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004574:	2310      	movs	r3, #16
 8004576:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004578:	2301      	movs	r3, #1
 800457a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800457c:	2301      	movs	r3, #1
 800457e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004580:	1d3b      	adds	r3, r7, #4
 8004582:	4619      	mov	r1, r3
 8004584:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004588:	f001 fb8a 	bl	8005ca0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 15, 0);
 800458c:	2200      	movs	r2, #0
 800458e:	210f      	movs	r1, #15
 8004590:	2009      	movs	r0, #9
 8004592:	f001 fb33 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004596:	2009      	movs	r0, #9
 8004598:	f001 fb4a 	bl	8005c30 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 800459c:	2200      	movs	r2, #0
 800459e:	210f      	movs	r1, #15
 80045a0:	200a      	movs	r0, #10
 80045a2:	f001 fb2b 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80045a6:	200a      	movs	r0, #10
 80045a8:	f001 fb42 	bl	8005c30 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 15, 0);
 80045ac:	2200      	movs	r2, #0
 80045ae:	210f      	movs	r1, #15
 80045b0:	2017      	movs	r0, #23
 80045b2:	f001 fb23 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80045b6:	2017      	movs	r0, #23
 80045b8:	f001 fb3a 	bl	8005c30 <HAL_NVIC_EnableIRQ>

}
 80045bc:	bf00      	nop
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	48000400 	.word	0x48000400
 80045c8:	10310000 	.word	0x10310000

080045cc <HAL_GPIO_EXTI_Callback>:
static inline void clear_bit(long *x, int bitNum) {
    *x &= (~(1L << bitNum));
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af02      	add	r7, sp, #8
 80045d2:	4603      	mov	r3, r0
 80045d4:	80fb      	strh	r3, [r7, #6]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]
	xTaskNotifyFromISR(buttonPressHandle, GPIO_Pin, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <HAL_GPIO_EXTI_Callback+0x40>)
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	88f9      	ldrh	r1, [r7, #6]
 80045e0:	f107 030c 	add.w	r3, r7, #12
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	2300      	movs	r3, #0
 80045e8:	2203      	movs	r2, #3
 80045ea:	f00c fcab 	bl	8010f44 <xTaskGenericNotifyFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d007      	beq.n	8004604 <HAL_GPIO_EXTI_Callback+0x38>
 80045f4:	4b06      	ldr	r3, [pc, #24]	; (8004610 <HAL_GPIO_EXTI_Callback+0x44>)
 80045f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	f3bf 8f6f 	isb	sy

}
 8004604:	bf00      	nop
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	20005c68 	.word	0x20005c68
 8004610:	e000ed04 	.word	0xe000ed04

08004614 <get_RTC_hrmin>:
    return full_rtc_val;

}


void get_RTC_hrmin(char *dest) {
 8004614:	b580      	push	{r7, lr}
 8004616:	b08c      	sub	sp, #48	; 0x30
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]

    RTC_TimeTypeDef cTime;
    RTC_DateTypeDef cDate;

    osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 800461c:	4b1d      	ldr	r3, [pc, #116]	; (8004694 <get_RTC_hrmin+0x80>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f04f 31ff 	mov.w	r1, #4294967295
 8004624:	4618      	mov	r0, r3
 8004626:	f009 fa21 	bl	800da6c <osMutexAcquire>
    HAL_RTC_GetTime(&hrtc, &cTime, RTC_FORMAT_BCD);
 800462a:	f107 0318 	add.w	r3, r7, #24
 800462e:	2201      	movs	r2, #1
 8004630:	4619      	mov	r1, r3
 8004632:	4819      	ldr	r0, [pc, #100]	; (8004698 <get_RTC_hrmin+0x84>)
 8004634:	f004 fae5 	bl	8008c02 <HAL_RTC_GetTime>
    //must get date as well; RTC shadow registers will error if both aren't accessed
    HAL_RTC_GetDate(&hrtc, &cDate, RTC_FORMAT_BCD);
 8004638:	f107 0314 	add.w	r3, r7, #20
 800463c:	2201      	movs	r2, #1
 800463e:	4619      	mov	r1, r3
 8004640:	4815      	ldr	r0, [pc, #84]	; (8004698 <get_RTC_hrmin+0x84>)
 8004642:	f004 fbe8 	bl	8008e16 <HAL_RTC_GetDate>
    osMutexRelease(rtcMutexHandle);
 8004646:	4b13      	ldr	r3, [pc, #76]	; (8004694 <get_RTC_hrmin+0x80>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f009 fa6c 	bl	800db28 <osMutexRelease>

    uint8_t  hrs = RTC_Bcd2ToByte(cTime.Hours);
 8004650:	7e3b      	ldrb	r3, [r7, #24]
 8004652:	4618      	mov	r0, r3
 8004654:	f004 fc9c 	bl	8008f90 <RTC_Bcd2ToByte>
 8004658:	4603      	mov	r3, r0
 800465a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t mins = RTC_Bcd2ToByte(cTime.Minutes);
 800465e:	7e7b      	ldrb	r3, [r7, #25]
 8004660:	4618      	mov	r0, r3
 8004662:	f004 fc95 	bl	8008f90 <RTC_Bcd2ToByte>
 8004666:	4603      	mov	r3, r0
 8004668:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    char time[5];
    sprintf (time, "%02d%02d", hrs, mins);
 800466c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8004670:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004674:	f107 000c 	add.w	r0, r7, #12
 8004678:	4908      	ldr	r1, [pc, #32]	; (800469c <get_RTC_hrmin+0x88>)
 800467a:	f00d feeb 	bl	8012454 <siprintf>

    strncpy(dest, time, sizeof(time));
 800467e:	f107 030c 	add.w	r3, r7, #12
 8004682:	2205      	movs	r2, #5
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f00d ff04 	bl	8012494 <strncpy>

}
 800468c:	bf00      	nop
 800468e:	3730      	adds	r7, #48	; 0x30
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	20005c44 	.word	0x20005c44
 8004698:	20005cd0 	.word	0x20005cd0
 800469c:	08014c60 	.word	0x08014c60

080046a0 <startScreenUpdate>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startScreenUpdate */
void startScreenUpdate(void *argument)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80046a6:	af02      	add	r7, sp, #8
 80046a8:	1d3b      	adds	r3, r7, #4
 80046aa:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
  HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_Pin, GPIO_PIN_SET);
 80046ac:	2201      	movs	r2, #1
 80046ae:	2101      	movs	r1, #1
 80046b0:	4870      	ldr	r0, [pc, #448]	; (8004874 <startScreenUpdate+0x1d4>)
 80046b2:	f001 fc7d 	bl	8005fb0 <HAL_GPIO_WritePin>

  uint8_t oled_buf[WIDTH * HEIGHT / 8];

  er_oled_begin();
 80046b6:	f7fd fe8d 	bl	80023d4 <er_oled_begin>
  er_oled_clear(oled_buf);
 80046ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fd fef0 	bl	80024a4 <er_oled_clear>
  er_oled_string(6, 14, "DRAMSAY", 12, 1, oled_buf);
 80046c4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046c8:	9301      	str	r3, [sp, #4]
 80046ca:	2301      	movs	r3, #1
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	230c      	movs	r3, #12
 80046d0:	4a69      	ldr	r2, [pc, #420]	; (8004878 <startScreenUpdate+0x1d8>)
 80046d2:	210e      	movs	r1, #14
 80046d4:	2006      	movs	r0, #6
 80046d6:	f7fe f855 	bl	8002784 <er_oled_string>
  er_oled_display(oled_buf);
 80046da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fe f8db 	bl	800289a <er_oled_display>

  osDelay(3000);
 80046e4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80046e8:	f009 f8f8 	bl	800d8dc <osDelay>
  er_oled_clear(oled_buf);
 80046ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7fd fed7 	bl	80024a4 <er_oled_clear>
  er_oled_display(oled_buf);
 80046f6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fe f8cd 	bl	800289a <er_oled_display>


  ScreenStatus_t screenStatus= SCREEN_TIME;
 8004700:	f107 039b 	add.w	r3, r7, #155	; 0x9b
 8004704:	2201      	movs	r2, #1
 8004706:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {

	  	//wait for someone to update screen state elsewhere and notify
	  	xTaskNotifyWait(0x00, 0x00, &screenStatus, portMAX_DELAY);
 8004708:	f107 029b 	add.w	r2, r7, #155	; 0x9b
 800470c:	f04f 33ff 	mov.w	r3, #4294967295
 8004710:	2100      	movs	r1, #0
 8004712:	2000      	movs	r0, #0
 8004714:	f00c fb06 	bl	8010d24 <xTaskNotifyWait>
	  	switch(screenStatus){
 8004718:	f107 039b 	add.w	r3, r7, #155	; 0x9b
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	3b01      	subs	r3, #1
 8004720:	2b03      	cmp	r3, #3
 8004722:	f200 809a 	bhi.w	800485a <startScreenUpdate+0x1ba>
 8004726:	a201      	add	r2, pc, #4	; (adr r2, 800472c <startScreenUpdate+0x8c>)
 8004728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472c:	0800473d 	.word	0x0800473d
 8004730:	08004871 	.word	0x08004871
 8004734:	08004801 	.word	0x08004801
 8004738:	08004753 	.word	0x08004753
	  			case SCREEN_TIME:
	  				//test time
	  				//er_oled_time("1743");

	  				//only hrmin
	  				get_RTC_hrmin(time);
 800473c:	f107 030c 	add.w	r3, r7, #12
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff67 	bl	8004614 <get_RTC_hrmin>
	  				er_oled_time(time);
 8004746:	f107 030c 	add.w	r3, r7, #12
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe f8dd 	bl	800290a <er_oled_time>
	  				//get_RTC_hrminsec(time);
	  				//er_oled_clear(oled_buf);
	  				//er_oled_string(0, 14, time, 12, 1, oled_buf);
	  				//er_oled_display(oled_buf);

	  				break;
 8004750:	e08f      	b.n	8004872 <startScreenUpdate+0x1d2>

	  				break;

	  			case SCREEN_IMAGE:

	  				er_oled_clear(oled_buf);
 8004752:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004756:	4618      	mov	r0, r3
 8004758:	f7fd fea4 	bl	80024a4 <er_oled_clear>

	  				osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 800475c:	4b47      	ldr	r3, [pc, #284]	; (800487c <startScreenUpdate+0x1dc>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f04f 31ff 	mov.w	r1, #4294967295
 8004764:	4618      	mov	r0, r3
 8004766:	f009 f981 	bl	800da6c <osMutexAcquire>
	  				imageNum = ScreenState.screenImage;
 800476a:	4b45      	ldr	r3, [pc, #276]	; (8004880 <startScreenUpdate+0x1e0>)
 800476c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004770:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
	  				osMutexRelease(screenTextMutexHandle);
 8004774:	4b41      	ldr	r3, [pc, #260]	; (800487c <startScreenUpdate+0x1dc>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f009 f9d5 	bl	800db28 <osMutexRelease>

	  				if (imageNum == 1){er_oled_bitmap(0, 0, PIC1, 72, 40, oled_buf);}
 800477e:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8004782:	2b01      	cmp	r3, #1
 8004784:	d10b      	bne.n	800479e <startScreenUpdate+0xfe>
 8004786:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800478a:	9301      	str	r3, [sp, #4]
 800478c:	2328      	movs	r3, #40	; 0x28
 800478e:	9300      	str	r3, [sp, #0]
 8004790:	2348      	movs	r3, #72	; 0x48
 8004792:	4a3c      	ldr	r2, [pc, #240]	; (8004884 <startScreenUpdate+0x1e4>)
 8004794:	2100      	movs	r1, #0
 8004796:	2000      	movs	r0, #0
 8004798:	f7fe f835 	bl	8002806 <er_oled_bitmap>
 800479c:	e01a      	b.n	80047d4 <startScreenUpdate+0x134>
	  				else if (imageNum == 2) {er_oled_bitmap(0, 0, PIC2, 72, 40, oled_buf);}
 800479e:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d10b      	bne.n	80047be <startScreenUpdate+0x11e>
 80047a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	2328      	movs	r3, #40	; 0x28
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	2348      	movs	r3, #72	; 0x48
 80047b2:	4a35      	ldr	r2, [pc, #212]	; (8004888 <startScreenUpdate+0x1e8>)
 80047b4:	2100      	movs	r1, #0
 80047b6:	2000      	movs	r0, #0
 80047b8:	f7fe f825 	bl	8002806 <er_oled_bitmap>
 80047bc:	e00a      	b.n	80047d4 <startScreenUpdate+0x134>
	  				else {er_oled_string(0, 14, "invalid image number", 24, 1, oled_buf);}
 80047be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80047c2:	9301      	str	r3, [sp, #4]
 80047c4:	2301      	movs	r3, #1
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	2318      	movs	r3, #24
 80047ca:	4a30      	ldr	r2, [pc, #192]	; (800488c <startScreenUpdate+0x1ec>)
 80047cc:	210e      	movs	r1, #14
 80047ce:	2000      	movs	r0, #0
 80047d0:	f7fd ffd8 	bl	8002784 <er_oled_string>

	  				er_oled_display(oled_buf);
 80047d4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fe f85e 	bl	800289a <er_oled_display>
	  				osDelay(1000);
 80047de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047e2:	f009 f87b 	bl	800d8dc <osDelay>
	  				command(0xa7);//--set Negative display
 80047e6:	2100      	movs	r1, #0
 80047e8:	20a7      	movs	r0, #167	; 0xa7
 80047ea:	f7fd fdd5 	bl	8002398 <I2C_Write_Byte>
	  				osDelay(1000);
 80047ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047f2:	f009 f873 	bl	800d8dc <osDelay>
	  				command(0xa6);//--set normal display
 80047f6:	2100      	movs	r1, #0
 80047f8:	20a6      	movs	r0, #166	; 0xa6
 80047fa:	f7fd fdcd 	bl	8002398 <I2C_Write_Byte>
	  				break;
 80047fe:	e038      	b.n	8004872 <startScreenUpdate+0x1d2>

	  			case SCREEN_TEXT:

	  				osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 8004800:	4b1e      	ldr	r3, [pc, #120]	; (800487c <startScreenUpdate+0x1dc>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f04f 31ff 	mov.w	r1, #4294967295
 8004808:	4618      	mov	r0, r3
 800480a:	f009 f92f 	bl	800da6c <osMutexAcquire>
	  				strncpy(screenText, ScreenState.screenText, sizeof(ScreenState.screenText));
 800480e:	f107 0318 	add.w	r3, r7, #24
 8004812:	2280      	movs	r2, #128	; 0x80
 8004814:	491a      	ldr	r1, [pc, #104]	; (8004880 <startScreenUpdate+0x1e0>)
 8004816:	4618      	mov	r0, r3
 8004818:	f00d fe3c 	bl	8012494 <strncpy>
	  				osMutexRelease(screenTextMutexHandle);
 800481c:	4b17      	ldr	r3, [pc, #92]	; (800487c <startScreenUpdate+0x1dc>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f009 f981 	bl	800db28 <osMutexRelease>
	  				er_oled_clear(oled_buf);
 8004826:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd fe3a 	bl	80024a4 <er_oled_clear>
	  				er_oled_string(0, 14, screenText, 12, 1, oled_buf);
 8004830:	f107 0218 	add.w	r2, r7, #24
 8004834:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004838:	9301      	str	r3, [sp, #4]
 800483a:	2301      	movs	r3, #1
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	230c      	movs	r3, #12
 8004840:	210e      	movs	r1, #14
 8004842:	2000      	movs	r0, #0
 8004844:	f7fd ff9e 	bl	8002784 <er_oled_string>
	  				er_oled_display(oled_buf);
 8004848:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800484c:	4618      	mov	r0, r3
 800484e:	f7fe f824 	bl	800289a <er_oled_display>
	  				osDelay(5);
 8004852:	2005      	movs	r0, #5
 8004854:	f009 f842 	bl	800d8dc <osDelay>
	  				break;
 8004858:	e00b      	b.n	8004872 <startScreenUpdate+0x1d2>

	  			default: //includes SCREEN_OFF
	  				er_oled_clear(oled_buf);
 800485a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800485e:	4618      	mov	r0, r3
 8004860:	f7fd fe20 	bl	80024a4 <er_oled_clear>
	  				er_oled_display(oled_buf);
 8004864:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004868:	4618      	mov	r0, r3
 800486a:	f7fe f816 	bl	800289a <er_oled_display>
	  				break;
 800486e:	e000      	b.n	8004872 <startScreenUpdate+0x1d2>
	  				break;
 8004870:	bf00      	nop
	  	xTaskNotifyWait(0x00, 0x00, &screenStatus, portMAX_DELAY);
 8004872:	e749      	b.n	8004708 <startScreenUpdate+0x68>
 8004874:	48000400 	.word	0x48000400
 8004878:	08014c7c 	.word	0x08014c7c
 800487c:	20005cc4 	.word	0x20005cc4
 8004880:	20005dc0 	.word	0x20005dc0
 8004884:	08015c20 	.word	0x08015c20
 8004888:	08015d88 	.word	0x08015d88
 800488c:	08014c84 	.word	0x08014c84

08004890 <startLEDControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startLEDControl */
void startLEDControl(void *argument)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	; 0x28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
    //osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
   	//LedState.currentMode = LED_CONFIRM_FLASH;
   	//osMutexRelease(ledStateMutexHandle);

  //For LED to work on new board (multiplexed with SPI_NSS), we need to pull PA4 high
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8004898:	2201      	movs	r2, #1
 800489a:	2110      	movs	r1, #16
 800489c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048a0:	f001 fb86 	bl	8005fb0 <HAL_GPIO_WritePin>


  //LedState Init
  osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 80048a4:	4b98      	ldr	r3, [pc, #608]	; (8004b08 <startLEDControl+0x278>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f04f 31ff 	mov.w	r1, #4294967295
 80048ac:	4618      	mov	r0, r3
 80048ae:	f009 f8dd 	bl	800da6c <osMutexAcquire>
  LedState.currentMode = LED_SPIRAL;
 80048b2:	4b96      	ldr	r3, [pc, #600]	; (8004b0c <startLEDControl+0x27c>)
 80048b4:	2205      	movs	r2, #5
 80048b6:	701a      	strb	r2, [r3, #0]
  LedState.nextMode = LED_OFF;
 80048b8:	4b94      	ldr	r3, [pc, #592]	; (8004b0c <startLEDControl+0x27c>)
 80048ba:	2201      	movs	r2, #1
 80048bc:	705a      	strb	r2, [r3, #1]
  LedState.modeTimeout = pdMS_TO_TICKS(5000);
 80048be:	4b93      	ldr	r3, [pc, #588]	; (8004b0c <startLEDControl+0x27c>)
 80048c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048c4:	605a      	str	r2, [r3, #4]
  osMutexRelease(ledStateMutexHandle);
 80048c6:	4b90      	ldr	r3, [pc, #576]	; (8004b08 <startLEDControl+0x278>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f009 f92c 	bl	800db28 <osMutexRelease>

  //Dotstar Init
  DotStar_InitHandle dotstar;
  dotstar.spiHandle = &hspi1;
 80048d0:	4b8f      	ldr	r3, [pc, #572]	; (8004b10 <startLEDControl+0x280>)
 80048d2:	60fb      	str	r3, [r7, #12]
  dotstar.numLEDs = NUM_PIXELS;
 80048d4:	230c      	movs	r3, #12
 80048d6:	823b      	strh	r3, [r7, #16]
  dotstar.colorOrder = DOTSTAR_BGR;
 80048d8:	2306      	movs	r3, #6
 80048da:	74bb      	strb	r3, [r7, #18]
  Dotstar_Init(&dotstar);
 80048dc:	f107 030c 	add.w	r3, r7, #12
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fd fbcb 	bl	800207c <Dotstar_Init>

  ds_clear();  //turn off
 80048e6:	f7fd fcb5 	bl	8002254 <ds_clear>
  ds_show();
 80048ea:	f7fd fc17 	bl	800211c <ds_show>

  const uint8_t STANDARD_BRIGHTNESS = 20; //20, 0-255
 80048ee:	2314      	movs	r3, #20
 80048f0:	75fb      	strb	r3, [r7, #23]
  const uint8_t MAX_BRIGHTNESS = 0x33; //max brightness, 0x01-0xFF
 80048f2:	2333      	movs	r3, #51	; 0x33
 80048f4:	75bb      	strb	r3, [r7, #22]

  ds_setBrightness(STANDARD_BRIGHTNESS);
 80048f6:	7dfb      	ldrb	r3, [r7, #23]
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fd fd3b 	bl	8002374 <ds_setBrightness>
  osDelay(1000);
 80048fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004902:	f008 ffeb 	bl	800d8dc <osDelay>

  LedStatus_t currentMode;
  LedStatus_t lastLoopMode = LED_OFF;
 8004906:	2301      	movs	r3, #1
 8004908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  uint16_t counter = 0;
 800490c:	2300      	movs	r3, #0
 800490e:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint8_t stateVar1 = 0;
 8004910:	2300      	movs	r3, #0
 8004912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t stateVar2 = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  uint32_t color = 0x000000;
 800491c:	2300      	movs	r3, #0
 800491e:	61fb      	str	r3, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
    //check state, get mode, call timer if necessary

    osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004920:	4b79      	ldr	r3, [pc, #484]	; (8004b08 <startLEDControl+0x278>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f04f 31ff 	mov.w	r1, #4294967295
 8004928:	4618      	mov	r0, r3
 800492a:	f009 f89f 	bl	800da6c <osMutexAcquire>
	currentMode = LedState.currentMode;
 800492e:	4b77      	ldr	r3, [pc, #476]	; (8004b0c <startLEDControl+0x27c>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	757b      	strb	r3, [r7, #21]
	if (LedState.modeTimeout){
 8004934:	4b75      	ldr	r3, [pc, #468]	; (8004b0c <startLEDControl+0x27c>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d006      	beq.n	800494a <startLEDControl+0xba>
		xTaskNotifyGive(LEDTimerHandle);
 800493c:	4b75      	ldr	r3, [pc, #468]	; (8004b14 <startLEDControl+0x284>)
 800493e:	6818      	ldr	r0, [r3, #0]
 8004940:	2300      	movs	r3, #0
 8004942:	2202      	movs	r2, #2
 8004944:	2100      	movs	r1, #0
 8004946:	f00c fa47 	bl	8010dd8 <xTaskGenericNotify>
	}
	osMutexRelease(ledStateMutexHandle);
 800494a:	4b6f      	ldr	r3, [pc, #444]	; (8004b08 <startLEDControl+0x278>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f009 f8ea 	bl	800db28 <osMutexRelease>

	//reset count if we've switched modes
	if (lastLoopMode != currentMode) { counter = 0; stateVar1 = 0; stateVar2 = 0;}
 8004954:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004958:	7d7b      	ldrb	r3, [r7, #21]
 800495a:	429a      	cmp	r2, r3
 800495c:	d007      	beq.n	800496e <startLEDControl+0xde>
 800495e:	2300      	movs	r3, #0
 8004960:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004962:	2300      	movs	r3, #0
 8004964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004968:	2300      	movs	r3, #0
 800496a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	switch(currentMode){
 800496e:	7d7b      	ldrb	r3, [r7, #21]
 8004970:	3b02      	subs	r3, #2
 8004972:	2b03      	cmp	r3, #3
 8004974:	f200 80b3 	bhi.w	8004ade <startLEDControl+0x24e>
 8004978:	a201      	add	r2, pc, #4	; (adr r2, 8004980 <startLEDControl+0xf0>)
 800497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497e:	bf00      	nop
 8004980:	08004af9 	.word	0x08004af9
 8004984:	08004af9 	.word	0x08004af9
 8004988:	08004991 	.word	0x08004991
 800498c:	08004a37 	.word	0x08004a37

			break;
		case LED_CONFIRM_FLASH:

			//each color go from 00 to MAX_BRIGHTNESS to 00 over a second, 1000Hz=sec, ~512 steps, 2ms
			if (lastLoopMode != currentMode) { ds_fill(0xFFFFFF, 0, 12);}
 8004990:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004994:	7d7b      	ldrb	r3, [r7, #21]
 8004996:	429a      	cmp	r2, r3
 8004998:	d005      	beq.n	80049a6 <startLEDControl+0x116>
 800499a:	220c      	movs	r2, #12
 800499c:	2100      	movs	r1, #0
 800499e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80049a2:	f7fd fcb1 	bl	8002308 <ds_fill>
		    ds_setBrightness(stateVar1);
 80049a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fd fce2 	bl	8002374 <ds_setBrightness>
			ds_show();
 80049b0:	f7fd fbb4 	bl	800211c <ds_show>

		    //increment color intensity
		    if (stateVar2) {stateVar1--;}
 80049b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <startLEDControl+0x138>
 80049bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049c0:	3b01      	subs	r3, #1
 80049c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049c6:	e004      	b.n	80049d2 <startLEDControl+0x142>
		    else {stateVar1++;}
 80049c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049cc:	3301      	adds	r3, #1
 80049ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		    //if we hit a limit switch color scaling up or down
		    if (stateVar1 == MAX_BRIGHTNESS) {stateVar2 = 1;}
 80049d2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80049d6:	7dbb      	ldrb	r3, [r7, #22]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d102      	bne.n	80049e2 <startLEDControl+0x152>
 80049dc:	2301      	movs	r3, #1
 80049de:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    if (stateVar1 == 0x00) {stateVar2 = 0;}
 80049e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d102      	bne.n	80049f0 <startLEDControl+0x160>
 80049ea:	2300      	movs	r3, #0
 80049ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

			osDelay(pdMS_TO_TICKS(2)); //2ms delay
 80049f0:	2002      	movs	r0, #2
 80049f2:	f008 ff73 	bl	800d8dc <osDelay>

			if (++counter == (MAX_BRIGHTNESS*4)) { //if we hit 1 cycle here (= MAX_BRIGHTNESS*2,could *4 to set to two full cycles), set state to off
 80049f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049f8:	3301      	adds	r3, #1
 80049fa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80049fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049fe:	7dbb      	ldrb	r3, [r7, #22]
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d17a      	bne.n	8004afc <startLEDControl+0x26c>
				ds_clear();
 8004a06:	f7fd fc25 	bl	8002254 <ds_clear>
				ds_show();
 8004a0a:	f7fd fb87 	bl	800211c <ds_show>
				ds_setBrightness(STANDARD_BRIGHTNESS);
 8004a0e:	7dfb      	ldrb	r3, [r7, #23]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fd fcaf 	bl	8002374 <ds_setBrightness>

				osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004a16:	4b3c      	ldr	r3, [pc, #240]	; (8004b08 <startLEDControl+0x278>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f04f 31ff 	mov.w	r1, #4294967295
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f009 f824 	bl	800da6c <osMutexAcquire>
				LedState.currentMode = LED_OFF;
 8004a24:	4b39      	ldr	r3, [pc, #228]	; (8004b0c <startLEDControl+0x27c>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
				osMutexRelease(ledStateMutexHandle);
 8004a2a:	4b37      	ldr	r3, [pc, #220]	; (8004b08 <startLEDControl+0x278>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f009 f87a 	bl	800db28 <osMutexRelease>
			}

			break;
 8004a34:	e062      	b.n	8004afc <startLEDControl+0x26c>

		case LED_SPIRAL:

			//rotate fixed pattern around 12
			//modulo 12
			for (int i=0; i< NUM_PIXELS; i++){
 8004a36:	2300      	movs	r3, #0
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e038      	b.n	8004aae <startLEDControl+0x21e>

				if (i==(counter+2)%12){ color = 0xFFFFFF; }
 8004a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a3e:	1c99      	adds	r1, r3, #2
 8004a40:	4b35      	ldr	r3, [pc, #212]	; (8004b18 <startLEDControl+0x288>)
 8004a42:	fb83 2301 	smull	r2, r3, r3, r1
 8004a46:	105a      	asrs	r2, r3, #1
 8004a48:	17cb      	asrs	r3, r1, #31
 8004a4a:	1ad2      	subs	r2, r2, r3
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	1aca      	subs	r2, r1, r3
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d103      	bne.n	8004a64 <startLEDControl+0x1d4>
 8004a5c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8004a60:	61fb      	str	r3, [r7, #28]
 8004a62:	e01b      	b.n	8004a9c <startLEDControl+0x20c>
				else if (i==(counter+1)%12){ color = 0xD0D0D0; }
 8004a64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a66:	1c59      	adds	r1, r3, #1
 8004a68:	4b2b      	ldr	r3, [pc, #172]	; (8004b18 <startLEDControl+0x288>)
 8004a6a:	fb83 2301 	smull	r2, r3, r3, r1
 8004a6e:	105a      	asrs	r2, r3, #1
 8004a70:	17cb      	asrs	r3, r1, #31
 8004a72:	1ad2      	subs	r2, r2, r3
 8004a74:	4613      	mov	r3, r2
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	1aca      	subs	r2, r1, r3
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d102      	bne.n	8004a8a <startLEDControl+0x1fa>
 8004a84:	4b25      	ldr	r3, [pc, #148]	; (8004b1c <startLEDControl+0x28c>)
 8004a86:	61fb      	str	r3, [r7, #28]
 8004a88:	e008      	b.n	8004a9c <startLEDControl+0x20c>
				else if (i==counter)       { color = 0xA0A0A0; }
 8004a8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d102      	bne.n	8004a98 <startLEDControl+0x208>
 8004a92:	4b23      	ldr	r3, [pc, #140]	; (8004b20 <startLEDControl+0x290>)
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	e001      	b.n	8004a9c <startLEDControl+0x20c>
				else { color = 0x000000; }
 8004a98:	2300      	movs	r3, #0
 8004a9a:	61fb      	str	r3, [r7, #28]

				ds_setPixelColor32B(i, color); // 'off' pixel at head
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	69f9      	ldr	r1, [r7, #28]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fd fbfa 	bl	800229c <ds_setPixelColor32B>
			for (int i=0; i< NUM_PIXELS; i++){
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	2b0b      	cmp	r3, #11
 8004ab2:	ddc3      	ble.n	8004a3c <startLEDControl+0x1ac>
			}

			ds_show();
 8004ab4:	f7fd fb32 	bl	800211c <ds_show>
			counter = (counter+1)%12;
 8004ab8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	4b16      	ldr	r3, [pc, #88]	; (8004b18 <startLEDControl+0x288>)
 8004abe:	fb83 1302 	smull	r1, r3, r3, r2
 8004ac2:	1059      	asrs	r1, r3, #1
 8004ac4:	17d3      	asrs	r3, r2, #31
 8004ac6:	1ac9      	subs	r1, r1, r3
 8004ac8:	460b      	mov	r3, r1
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	440b      	add	r3, r1
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	1ad1      	subs	r1, r2, r3
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	84bb      	strh	r3, [r7, #36]	; 0x24
			osDelay(pdMS_TO_TICKS(50));
 8004ad6:	2032      	movs	r0, #50	; 0x32
 8004ad8:	f008 ff00 	bl	800d8dc <osDelay>

			break;
 8004adc:	e00f      	b.n	8004afe <startLEDControl+0x26e>

		default: //case LED_OTHER, LED_OFF, LED_NONE
			if (lastLoopMode != currentMode) {
 8004ade:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004ae2:	7d7b      	ldrb	r3, [r7, #21]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d003      	beq.n	8004af0 <startLEDControl+0x260>
				ds_clear();
 8004ae8:	f7fd fbb4 	bl	8002254 <ds_clear>
				ds_show();
 8004aec:	f7fd fb16 	bl	800211c <ds_show>
			}
			osDelay(250);
 8004af0:	20fa      	movs	r0, #250	; 0xfa
 8004af2:	f008 fef3 	bl	800d8dc <osDelay>
			break;
 8004af6:	e002      	b.n	8004afe <startLEDControl+0x26e>
			break;
 8004af8:	bf00      	nop
 8004afa:	e000      	b.n	8004afe <startLEDControl+0x26e>
			break;
 8004afc:	bf00      	nop
	}

	lastLoopMode = currentMode;
 8004afe:	7d7b      	ldrb	r3, [r7, #21]
 8004b00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004b04:	e70c      	b.n	8004920 <startLEDControl+0x90>
 8004b06:	bf00      	nop
 8004b08:	20005d04 	.word	0x20005d04
 8004b0c:	20005cc8 	.word	0x20005cc8
 8004b10:	20005d5c 	.word	0x20005d5c
 8004b14:	20005c70 	.word	0x20005c70
 8004b18:	2aaaaaab 	.word	0x2aaaaaab
 8004b1c:	00d0d0d0 	.word	0x00d0d0d0
 8004b20:	00a0a0a0 	.word	0x00a0a0a0

08004b24 <startButtonPress>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startButtonPress */
void startButtonPress(void *argument)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startButtonPress */
  /* Infinite loop */

  //Buttons are PULLED UP and drop to 0 when pressed
  uint8_t buttonState[] = {1, 1, 1};
 8004b2c:	4a44      	ldr	r2, [pc, #272]	; (8004c40 <startButtonPress+0x11c>)
 8004b2e:	f107 0314 	add.w	r3, r7, #20
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	4611      	mov	r1, r2
 8004b36:	8019      	strh	r1, [r3, #0]
 8004b38:	3302      	adds	r3, #2
 8004b3a:	0c12      	lsrs	r2, r2, #16
 8004b3c:	701a      	strb	r2, [r3, #0]
  uint32_t callingPin = 0x00;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	613b      	str	r3, [r7, #16]

  for(;;)
  {
	//wait for rising or falling edge trigger, put calling pin in callingPin
	xTaskNotifyWait(0x00, 0x00, &callingPin, portMAX_DELAY);
 8004b42:	f107 0210 	add.w	r2, r7, #16
 8004b46:	f04f 33ff 	mov.w	r3, #4294967295
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	f00c f8e9 	bl	8010d24 <xTaskNotifyWait>

	//check state of pin
	GPIO_PinState first_read = HAL_GPIO_ReadPin(GPIOB, callingPin);
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	4619      	mov	r1, r3
 8004b58:	483a      	ldr	r0, [pc, #232]	; (8004c44 <startButtonPress+0x120>)
 8004b5a:	f001 fa11 	bl	8005f80 <HAL_GPIO_ReadPin>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	75fb      	strb	r3, [r7, #23]

	//wait 50ms
    osDelay(50);
 8004b62:	2032      	movs	r0, #50	; 0x32
 8004b64:	f008 feba 	bl	800d8dc <osDelay>

    //check again (debounce) to get a good reading
	if (first_read == HAL_GPIO_ReadPin(GPIOB, callingPin)){
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4835      	ldr	r0, [pc, #212]	; (8004c44 <startButtonPress+0x120>)
 8004b70:	f001 fa06 	bl	8005f80 <HAL_GPIO_ReadPin>
 8004b74:	4603      	mov	r3, r0
 8004b76:	461a      	mov	r2, r3
 8004b78:	7dfb      	ldrb	r3, [r7, #23]
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d1e1      	bne.n	8004b42 <startButtonPress+0x1e>
		//when this happens (except during debouncing) so we expect this to be true
		//almost always

		//callingPin can be used as bitmask Pin 5/4/3 give 1000000/10000/1000

		if (callingPin == 0b1000 && first_read != buttonState[0]) { //button 1 trigger
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	2b08      	cmp	r3, #8
 8004b82:	d11b      	bne.n	8004bbc <startButtonPress+0x98>
 8004b84:	7d3b      	ldrb	r3, [r7, #20]
 8004b86:	7dfa      	ldrb	r2, [r7, #23]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d017      	beq.n	8004bbc <startButtonPress+0x98>
		  //set buttonState
		  buttonState[0] = first_read;
 8004b8c:	7dfb      	ldrb	r3, [r7, #23]
 8004b8e:	753b      	strb	r3, [r7, #20]

		  //do stuff if button pressed
		  if (!first_read){
 8004b90:	7dfb      	ldrb	r3, [r7, #23]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d102      	bne.n	8004b9c <startButtonPress+0x78>
		       	osDelay(100);
 8004b96:	2064      	movs	r0, #100	; 0x64
 8004b98:	f008 fea0 	bl	800d8dc <osDelay>
		  } else { //do stuff if button is released

		  }

		  //send BLE queue indicator; button 1 = 0x0
		  uint16_t bleval = 0x0000 | ((!first_read) << 8);
 8004b9c:	7dfb      	ldrb	r3, [r7, #23]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d102      	bne.n	8004ba8 <startButtonPress+0x84>
 8004ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ba6:	e000      	b.n	8004baa <startButtonPress+0x86>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	81fb      	strh	r3, [r7, #14]
		  osMessageQueuePut(bleTXqueueHandle, &bleval, 0, 0);
 8004bac:	4b26      	ldr	r3, [pc, #152]	; (8004c48 <startButtonPress+0x124>)
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	f107 010e 	add.w	r1, r7, #14
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f009 f9e8 	bl	800df8c <osMessageQueuePut>
		}
		if (callingPin == 0b10000 && first_read != buttonState[1]) { //button 2 trigger
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	2b10      	cmp	r3, #16
 8004bc0:	d11c      	bne.n	8004bfc <startButtonPress+0xd8>
 8004bc2:	7d7b      	ldrb	r3, [r7, #21]
 8004bc4:	7dfa      	ldrb	r2, [r7, #23]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d018      	beq.n	8004bfc <startButtonPress+0xd8>
		    //set buttonState
		    buttonState[1] = first_read;
 8004bca:	7dfb      	ldrb	r3, [r7, #23]
 8004bcc:	757b      	strb	r3, [r7, #21]

		    //do stuff if button pressed
		    if (!first_read){
 8004bce:	7dfb      	ldrb	r3, [r7, #23]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d102      	bne.n	8004bda <startButtonPress+0xb6>
		       	osDelay(100);
 8004bd4:	2064      	movs	r0, #100	; 0x64
 8004bd6:	f008 fe81 	bl	800d8dc <osDelay>
		    } else { //do stuff if button is released

			}

		    //send BLE queue indicator; button 2 = 0x1
		    uint16_t bleval = 0x1000 | ((!first_read) << 8);
 8004bda:	7dfb      	ldrb	r3, [r7, #23]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d102      	bne.n	8004be6 <startButtonPress+0xc2>
 8004be0:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8004be4:	e001      	b.n	8004bea <startButtonPress+0xc6>
 8004be6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bea:	81bb      	strh	r3, [r7, #12]
		    osMessageQueuePut(bleTXqueueHandle, &bleval, 0, 0);
 8004bec:	4b16      	ldr	r3, [pc, #88]	; (8004c48 <startButtonPress+0x124>)
 8004bee:	6818      	ldr	r0, [r3, #0]
 8004bf0:	f107 010c 	add.w	r1, r7, #12
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f009 f9c8 	bl	800df8c <osMessageQueuePut>
		}
		if (callingPin == 0b100000 && first_read != buttonState[2]) { //button 3 trigger
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b20      	cmp	r3, #32
 8004c00:	d19f      	bne.n	8004b42 <startButtonPress+0x1e>
 8004c02:	7dbb      	ldrb	r3, [r7, #22]
 8004c04:	7dfa      	ldrb	r2, [r7, #23]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d09b      	beq.n	8004b42 <startButtonPress+0x1e>
		    //set buttonState
		    buttonState[2] = first_read;
 8004c0a:	7dfb      	ldrb	r3, [r7, #23]
 8004c0c:	75bb      	strb	r3, [r7, #22]

		    //do stuff if button pressed
		    if (!first_read){
 8004c0e:	7dfb      	ldrb	r3, [r7, #23]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <startButtonPress+0xf6>
		    	osDelay(100);
 8004c14:	2064      	movs	r0, #100	; 0x64
 8004c16:	f008 fe61 	bl	800d8dc <osDelay>
		    }  else { //do stuff if button is released

			}

		    //send BLE queue indicator; button 3 = 0x2
		    uint16_t bleval = 0x2000 | ((!first_read) << 8);
 8004c1a:	7dfb      	ldrb	r3, [r7, #23]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d102      	bne.n	8004c26 <startButtonPress+0x102>
 8004c20:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 8004c24:	e001      	b.n	8004c2a <startButtonPress+0x106>
 8004c26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c2a:	817b      	strh	r3, [r7, #10]
		    osMessageQueuePut(bleTXqueueHandle, &bleval, 0, 0);
 8004c2c:	4b06      	ldr	r3, [pc, #24]	; (8004c48 <startButtonPress+0x124>)
 8004c2e:	6818      	ldr	r0, [r3, #0]
 8004c30:	f107 010a 	add.w	r1, r7, #10
 8004c34:	2300      	movs	r3, #0
 8004c36:	2200      	movs	r2, #0
 8004c38:	f009 f9a8 	bl	800df8c <osMessageQueuePut>
  {
 8004c3c:	e781      	b.n	8004b42 <startButtonPress+0x1e>
 8004c3e:	bf00      	nop
 8004c40:	08014c9c 	.word	0x08014c9c
 8004c44:	48000400 	.word	0x48000400
 8004c48:	20005d54 	.word	0x20005d54

08004c4c <startVibrateControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startVibrateControl */
void startVibrateControl(void *argument)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startVibrateControl */

  //HAL_GPIO_WritePin(VIBRATION_GPIO_Port, VIBRATION_Pin, GPIO_PIN_RESET);

  //Init Vibration Motor PWM Parameters
  int duty_cycle = 79; //0 is off, up to ~80
 8004c54:	234f      	movs	r3, #79	; 0x4f
 8004c56:	60fb      	str	r3, [r7, #12]
  htim1.Instance->CCR2 = duty_cycle;
 8004c58:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <startVibrateControl+0x38>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Infinite loop */
  for(;;)
  {
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004c60:	2100      	movs	r1, #0
 8004c62:	4808      	ldr	r0, [pc, #32]	; (8004c84 <startVibrateControl+0x38>)
 8004c64:	f004 fe5c 	bl	8009920 <HAL_TIM_PWM_Start>

    osDelay(2000);
 8004c68:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004c6c:	f008 fe36 	bl	800d8dc <osDelay>

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004c70:	2100      	movs	r1, #0
 8004c72:	4804      	ldr	r0, [pc, #16]	; (8004c84 <startVibrateControl+0x38>)
 8004c74:	f004 ff2e 	bl	8009ad4 <HAL_TIM_PWM_Stop>

    osDelay(2000);
 8004c78:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004c7c:	f008 fe2e 	bl	800d8dc <osDelay>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004c80:	e7ee      	b.n	8004c60 <startVibrateControl+0x14>
 8004c82:	bf00      	nop
 8004c84:	20005d08 	.word	0x20005d08

08004c88 <startRTCTick>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startRTCTick */
void startRTCTick(void *argument)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startRTCTick */

	RTC_TimeTypeDef sTime = {0};
 8004c90:	f107 0308 	add.w	r3, r7, #8
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	605a      	str	r2, [r3, #4]
 8004c9a:	609a      	str	r2, [r3, #8]
 8004c9c:	60da      	str	r2, [r3, #12]
 8004c9e:	611a      	str	r2, [r3, #16]
    sTime.Hours      = 0x15;
 8004ca0:	2315      	movs	r3, #21
 8004ca2:	723b      	strb	r3, [r7, #8]
    sTime.Minutes    = 0x41;
 8004ca4:	2341      	movs	r3, #65	; 0x41
 8004ca6:	727b      	strb	r3, [r7, #9]
    sTime.Seconds    = 0x57;
 8004ca8:	2357      	movs	r3, #87	; 0x57
 8004caa:	72bb      	strb	r3, [r7, #10]
    sTime.SubSeconds = 0x0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	617b      	str	r3, [r7, #20]
   	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61bb      	str	r3, [r7, #24]

   	osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 8004cb8:	4b6d      	ldr	r3, [pc, #436]	; (8004e70 <startRTCTick+0x1e8>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f008 fed3 	bl	800da6c <osMutexAcquire>
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 8004cc6:	f107 0308 	add.w	r3, r7, #8
 8004cca:	2201      	movs	r2, #1
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4869      	ldr	r0, [pc, #420]	; (8004e74 <startRTCTick+0x1ec>)
 8004cd0:	f003 fed3 	bl	8008a7a <HAL_RTC_SetTime>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <startRTCTick+0x56>
	    Error_Handler();
 8004cda:	f000 fae3 	bl	80052a4 <Error_Handler>
	}
	osMutexRelease(rtcMutexHandle);
 8004cde:	4b64      	ldr	r3, [pc, #400]	; (8004e70 <startRTCTick+0x1e8>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f008 ff20 	bl	800db28 <osMutexRelease>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8004ce8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004cec:	f008 fdf6 	bl	800d8dc <osDelay>

    osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004cf0:	4b61      	ldr	r3, [pc, #388]	; (8004e78 <startRTCTick+0x1f0>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f008 feb7 	bl	800da6c <osMutexAcquire>
    LedState.currentMode = LED_SPIRAL;
 8004cfe:	4b5f      	ldr	r3, [pc, #380]	; (8004e7c <startRTCTick+0x1f4>)
 8004d00:	2205      	movs	r2, #5
 8004d02:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ledStateMutexHandle);
 8004d04:	4b5c      	ldr	r3, [pc, #368]	; (8004e78 <startRTCTick+0x1f0>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f008 ff0d 	bl	800db28 <osMutexRelease>

    osDelay(1000);
 8004d0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d12:	f008 fde3 	bl	800d8dc <osDelay>

    ScreenStatus_t newScreen = SCREEN_TIME;
 8004d16:	2301      	movs	r3, #1
 8004d18:	77fb      	strb	r3, [r7, #31]
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004d1a:	4b59      	ldr	r3, [pc, #356]	; (8004e80 <startRTCTick+0x1f8>)
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	7ff9      	ldrb	r1, [r7, #31]
 8004d20:	2300      	movs	r3, #0
 8004d22:	2203      	movs	r2, #3
 8004d24:	f00c f858 	bl	8010dd8 <xTaskGenericNotify>

    osDelay(1000);
 8004d28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d2c:	f008 fdd6 	bl	800d8dc <osDelay>

    osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004d30:	4b51      	ldr	r3, [pc, #324]	; (8004e78 <startRTCTick+0x1f0>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f04f 31ff 	mov.w	r1, #4294967295
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f008 fe97 	bl	800da6c <osMutexAcquire>
    LedState.currentMode = LED_CONFIRM_FLASH;
 8004d3e:	4b4f      	ldr	r3, [pc, #316]	; (8004e7c <startRTCTick+0x1f4>)
 8004d40:	2204      	movs	r2, #4
 8004d42:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ledStateMutexHandle);
 8004d44:	4b4c      	ldr	r3, [pc, #304]	; (8004e78 <startRTCTick+0x1f0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f008 feed 	bl	800db28 <osMutexRelease>

    osDelay(1000);
 8004d4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d52:	f008 fdc3 	bl	800d8dc <osDelay>

    osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004d56:	4b48      	ldr	r3, [pc, #288]	; (8004e78 <startRTCTick+0x1f0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f04f 31ff 	mov.w	r1, #4294967295
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f008 fe84 	bl	800da6c <osMutexAcquire>
    LedState.currentMode = LED_SPIRAL;
 8004d64:	4b45      	ldr	r3, [pc, #276]	; (8004e7c <startRTCTick+0x1f4>)
 8004d66:	2205      	movs	r2, #5
 8004d68:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ledStateMutexHandle);
 8004d6a:	4b43      	ldr	r3, [pc, #268]	; (8004e78 <startRTCTick+0x1f0>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f008 feda 	bl	800db28 <osMutexRelease>

    osDelay(1000);
 8004d74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d78:	f008 fdb0 	bl	800d8dc <osDelay>

    newScreen = SCREEN_TEXT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	77fb      	strb	r3, [r7, #31]
	osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 8004d80:	4b40      	ldr	r3, [pc, #256]	; (8004e84 <startRTCTick+0x1fc>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f04f 31ff 	mov.w	r1, #4294967295
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f008 fe6f 	bl	800da6c <osMutexAcquire>
	strncpy(ScreenState.screenText, "arbitrary", sizeof("arbitrary"));
 8004d8e:	4a3e      	ldr	r2, [pc, #248]	; (8004e88 <startRTCTick+0x200>)
 8004d90:	4b3e      	ldr	r3, [pc, #248]	; (8004e8c <startRTCTick+0x204>)
 8004d92:	cb03      	ldmia	r3!, {r0, r1}
 8004d94:	6010      	str	r0, [r2, #0]
 8004d96:	6051      	str	r1, [r2, #4]
 8004d98:	881b      	ldrh	r3, [r3, #0]
 8004d9a:	8113      	strh	r3, [r2, #8]
	osMutexRelease(screenTextMutexHandle);
 8004d9c:	4b39      	ldr	r3, [pc, #228]	; (8004e84 <startRTCTick+0x1fc>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f008 fec1 	bl	800db28 <osMutexRelease>
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004da6:	4b36      	ldr	r3, [pc, #216]	; (8004e80 <startRTCTick+0x1f8>)
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	7ff9      	ldrb	r1, [r7, #31]
 8004dac:	2300      	movs	r3, #0
 8004dae:	2203      	movs	r2, #3
 8004db0:	f00c f812 	bl	8010dd8 <xTaskGenericNotify>

    osDelay(1000);
 8004db4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004db8:	f008 fd90 	bl	800d8dc <osDelay>
        Error_Handler();
    }
    osMutexRelease(rtcMutexHandle);
	*/

    newScreen = SCREEN_TIME;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	77fb      	strb	r3, [r7, #31]
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004dc0:	4b2f      	ldr	r3, [pc, #188]	; (8004e80 <startRTCTick+0x1f8>)
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	7ff9      	ldrb	r1, [r7, #31]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2203      	movs	r2, #3
 8004dca:	f00c f805 	bl	8010dd8 <xTaskGenericNotify>
    osDelay(1000);
 8004dce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004dd2:	f008 fd83 	bl	800d8dc <osDelay>
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004dd6:	4b2a      	ldr	r3, [pc, #168]	; (8004e80 <startRTCTick+0x1f8>)
 8004dd8:	6818      	ldr	r0, [r3, #0]
 8004dda:	7ff9      	ldrb	r1, [r7, #31]
 8004ddc:	2300      	movs	r3, #0
 8004dde:	2203      	movs	r2, #3
 8004de0:	f00b fffa 	bl	8010dd8 <xTaskGenericNotify>
    osDelay(1000);
 8004de4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004de8:	f008 fd78 	bl	800d8dc <osDelay>
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004dec:	4b24      	ldr	r3, [pc, #144]	; (8004e80 <startRTCTick+0x1f8>)
 8004dee:	6818      	ldr	r0, [r3, #0]
 8004df0:	7ff9      	ldrb	r1, [r7, #31]
 8004df2:	2300      	movs	r3, #0
 8004df4:	2203      	movs	r2, #3
 8004df6:	f00b ffef 	bl	8010dd8 <xTaskGenericNotify>
    osDelay(1000);
 8004dfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004dfe:	f008 fd6d 	bl	800d8dc <osDelay>
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004e02:	4b1f      	ldr	r3, [pc, #124]	; (8004e80 <startRTCTick+0x1f8>)
 8004e04:	6818      	ldr	r0, [r3, #0]
 8004e06:	7ff9      	ldrb	r1, [r7, #31]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	f00b ffe4 	bl	8010dd8 <xTaskGenericNotify>
    osDelay(1000);
 8004e10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e14:	f008 fd62 	bl	800d8dc <osDelay>


    osDelay(1000);
 8004e18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e1c:	f008 fd5e 	bl	800d8dc <osDelay>

    newScreen = SCREEN_IMAGE;
 8004e20:	2304      	movs	r3, #4
 8004e22:	77fb      	strb	r3, [r7, #31]
   	osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 8004e24:	4b17      	ldr	r3, [pc, #92]	; (8004e84 <startRTCTick+0x1fc>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f04f 31ff 	mov.w	r1, #4294967295
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f008 fe1d 	bl	800da6c <osMutexAcquire>
   	ScreenState.screenImage = 1;
 8004e32:	4b15      	ldr	r3, [pc, #84]	; (8004e88 <startRTCTick+0x200>)
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
   	osMutexRelease(screenTextMutexHandle);
 8004e3a:	4b12      	ldr	r3, [pc, #72]	; (8004e84 <startRTCTick+0x1fc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f008 fe72 	bl	800db28 <osMutexRelease>
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004e44:	4b0e      	ldr	r3, [pc, #56]	; (8004e80 <startRTCTick+0x1f8>)
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	7ff9      	ldrb	r1, [r7, #31]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	f00b ffc3 	bl	8010dd8 <xTaskGenericNotify>

    osDelay(3000);
 8004e52:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004e56:	f008 fd41 	bl	800d8dc <osDelay>

    newScreen = SCREEN_OFF;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	77fb      	strb	r3, [r7, #31]
    xTaskNotify(screenUpdateHandle, (uint32_t)newScreen, eSetValueWithOverwrite);
 8004e5e:	4b08      	ldr	r3, [pc, #32]	; (8004e80 <startRTCTick+0x1f8>)
 8004e60:	6818      	ldr	r0, [r3, #0]
 8004e62:	7ff9      	ldrb	r1, [r7, #31]
 8004e64:	2300      	movs	r3, #0
 8004e66:	2203      	movs	r2, #3
 8004e68:	f00b ffb6 	bl	8010dd8 <xTaskGenericNotify>
  {
 8004e6c:	e73c      	b.n	8004ce8 <startRTCTick+0x60>
 8004e6e:	bf00      	nop
 8004e70:	20005c44 	.word	0x20005c44
 8004e74:	20005cd0 	.word	0x20005cd0
 8004e78:	20005d04 	.word	0x20005d04
 8004e7c:	20005cc8 	.word	0x20005cc8
 8004e80:	20005cf4 	.word	0x20005cf4
 8004e84:	20005cc4 	.word	0x20005cc4
 8004e88:	20005dc0 	.word	0x20005dc0
 8004e8c:	08014ca0 	.word	0x08014ca0

08004e90 <startBLETX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBLETX */
void startBLETX(void *argument)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint16_t sendData;

  /* Infinite loop */
  for(;;)
  {
    if (osMessageQueueGet(bleTXqueueHandle, &sendData, NULL, osWaitForever) == osOK){
 8004e98:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <startBLETX+0x2c>)
 8004e9a:	6818      	ldr	r0, [r3, #0]
 8004e9c:	f107 010e 	add.w	r1, r7, #14
 8004ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f009 f8e5 	bl	800e074 <osMessageQueueGet>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1f3      	bne.n	8004e98 <startBLETX+0x8>
    	P2PS_Send_Data(sendData);
 8004eb0:	89fb      	ldrh	r3, [r7, #14]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7fc fb86 	bl	80015c4 <P2PS_Send_Data>
    if (osMessageQueueGet(bleTXqueueHandle, &sendData, NULL, osWaitForever) == osOK){
 8004eb8:	e7ee      	b.n	8004e98 <startBLETX+0x8>
 8004eba:	bf00      	nop
 8004ebc:	20005d54 	.word	0x20005d54

08004ec0 <startBLERX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBLERX */
void startBLERX(void *argument)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08e      	sub	sp, #56	; 0x38
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  P2PS_STM_Data_t rxData;

  for(;;)
  {

	if (osMessageQueueGet(bleRXqueueHandle, &rxData, NULL, osWaitForever) == osOK){
 8004ec8:	4b37      	ldr	r3, [pc, #220]	; (8004fa8 <startBLERX+0xe8>)
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8004ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f009 f8cd 	bl	800e074 <osMessageQueueGet>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1f3      	bne.n	8004ec8 <startBLERX+0x8>

			memcpy(&P2P_Server_App_Context.OTATimestamp, &(rxData.pPayload[2]), 8);
 8004ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee2:	3302      	adds	r3, #2
 8004ee4:	2208      	movs	r2, #8
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	4830      	ldr	r0, [pc, #192]	; (8004fac <startBLERX+0xec>)
 8004eea:	f00c fd0f 	bl	801190c <memcpy>
    	    P2P_Server_App_Context.OTA12HrFormat = rxData.pPayload[10];
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	7a9a      	ldrb	r2, [r3, #10]
 8004ef2:	4b2f      	ldr	r3, [pc, #188]	; (8004fb0 <startBLERX+0xf0>)
 8004ef4:	741a      	strb	r2, [r3, #16]
    		P2P_Server_App_Context.OTADaylightSavings = rxData.pPayload[11];
 8004ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef8:	7ada      	ldrb	r2, [r3, #11]
 8004efa:	4b2d      	ldr	r3, [pc, #180]	; (8004fb0 <startBLERX+0xf0>)
 8004efc:	745a      	strb	r2, [r3, #17]

    	    RTC_TimeTypeDef sTime = {0};
 8004efe:	f107 0318 	add.w	r3, r7, #24
 8004f02:	2200      	movs	r2, #0
 8004f04:	601a      	str	r2, [r3, #0]
 8004f06:	605a      	str	r2, [r3, #4]
 8004f08:	609a      	str	r2, [r3, #8]
 8004f0a:	60da      	str	r2, [r3, #12]
 8004f0c:	611a      	str	r2, [r3, #16]
    		RTC_DateTypeDef sDate = {0};
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]

    		uint8_t timestampvals[8];
    		memcpy(timestampvals, &(P2P_Server_App_Context.OTATimestamp), 8);
 8004f12:	4a27      	ldr	r2, [pc, #156]	; (8004fb0 <startBLERX+0xf0>)
 8004f14:	f107 030c 	add.w	r3, r7, #12
 8004f18:	3208      	adds	r2, #8
 8004f1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004f1e:	e883 0003 	stmia.w	r3, {r0, r1}

    		uint8_t AMPM = timestampvals[0];
 8004f22:	7b3b      	ldrb	r3, [r7, #12]
 8004f24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    		sTime.Hours      = timestampvals[3];
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	763b      	strb	r3, [r7, #24]
    		sTime.Minutes    = timestampvals[2];
 8004f2c:	7bbb      	ldrb	r3, [r7, #14]
 8004f2e:	767b      	strb	r3, [r7, #25]
    		sTime.Seconds    = timestampvals[1];
 8004f30:	7b7b      	ldrb	r3, [r7, #13]
 8004f32:	76bb      	strb	r3, [r7, #26]
    		sTime.SubSeconds = 0x0;
 8004f34:	2300      	movs	r3, #0
 8004f36:	61fb      	str	r3, [r7, #28]
    		sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24

    		if (P2P_Server_App_Context.OTADaylightSavings){ sTime.DayLightSaving = RTC_DAYLIGHTSAVING_ADD1H; }
 8004f3c:	4b1c      	ldr	r3, [pc, #112]	; (8004fb0 <startBLERX+0xf0>)
 8004f3e:	7c5b      	ldrb	r3, [r3, #17]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <startBLERX+0x8a>
 8004f44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004f48:	627b      	str	r3, [r7, #36]	; 0x24

    		sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	62bb      	str	r3, [r7, #40]	; 0x28

    		sDate.WeekDay = timestampvals[7];
 8004f4e:	7cfb      	ldrb	r3, [r7, #19]
 8004f50:	753b      	strb	r3, [r7, #20]
    		sDate.Month   = timestampvals[6];
 8004f52:	7cbb      	ldrb	r3, [r7, #18]
 8004f54:	757b      	strb	r3, [r7, #21]
    		sDate.Date    = timestampvals[5];
 8004f56:	7c7b      	ldrb	r3, [r7, #17]
 8004f58:	75bb      	strb	r3, [r7, #22]
    		sDate.Year    = timestampvals[4];
 8004f5a:	7c3b      	ldrb	r3, [r7, #16]
 8004f5c:	75fb      	strb	r3, [r7, #23]

    		osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 8004f5e:	4b15      	ldr	r3, [pc, #84]	; (8004fb4 <startBLERX+0xf4>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f04f 31ff 	mov.w	r1, #4294967295
 8004f66:	4618      	mov	r0, r3
 8004f68:	f008 fd80 	bl	800da6c <osMutexAcquire>
    		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {Error_Handler();}
 8004f6c:	f107 0318 	add.w	r3, r7, #24
 8004f70:	2201      	movs	r2, #1
 8004f72:	4619      	mov	r1, r3
 8004f74:	4810      	ldr	r0, [pc, #64]	; (8004fb8 <startBLERX+0xf8>)
 8004f76:	f003 fd80 	bl	8008a7a <HAL_RTC_SetTime>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <startBLERX+0xc4>
 8004f80:	f000 f990 	bl	80052a4 <Error_Handler>
    		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {Error_Handler();}
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	2201      	movs	r2, #1
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	480a      	ldr	r0, [pc, #40]	; (8004fb8 <startBLERX+0xf8>)
 8004f8e:	f003 fe94 	bl	8008cba <HAL_RTC_SetDate>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <startBLERX+0xdc>
 8004f98:	f000 f984 	bl	80052a4 <Error_Handler>
    	    osMutexRelease(rtcMutexHandle);
 8004f9c:	4b05      	ldr	r3, [pc, #20]	; (8004fb4 <startBLERX+0xf4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f008 fdc1 	bl	800db28 <osMutexRelease>
	if (osMessageQueueGet(bleRXqueueHandle, &rxData, NULL, osWaitForever) == osOK){
 8004fa6:	e78f      	b.n	8004ec8 <startBLERX+0x8>
 8004fa8:	20005c38 	.word	0x20005c38
 8004fac:	200002b8 	.word	0x200002b8
 8004fb0:	200002b0 	.word	0x200002b0
 8004fb4:	20005c44 	.word	0x20005c44
 8004fb8:	20005cd0 	.word	0x20005cd0

08004fbc <startLEDTimer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startLEDTimer */
void startLEDTimer(void *argument)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  //wait until notified
	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY);
 8004fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8004fc8:	2001      	movs	r0, #1
 8004fca:	f00b fe63 	bl	8010c94 <ulTaskNotifyTake>

	  //pull time of delay before updating LED state
	  osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8004fce:	4b1c      	ldr	r3, [pc, #112]	; (8005040 <startLEDTimer+0x84>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f008 fd48 	bl	800da6c <osMutexAcquire>
	  waitState = LedState;
 8004fdc:	4a19      	ldr	r2, [pc, #100]	; (8005044 <startLEDTimer+0x88>)
 8004fde:	f107 0308 	add.w	r3, r7, #8
 8004fe2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004fe6:	e883 0003 	stmia.w	r3, {r0, r1}
	  LedState.modeTimeout = 0;
 8004fea:	4b16      	ldr	r3, [pc, #88]	; (8005044 <startLEDTimer+0x88>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	605a      	str	r2, [r3, #4]
	  osMutexRelease(ledStateMutexHandle);
 8004ff0:	4b13      	ldr	r3, [pc, #76]	; (8005040 <startLEDTimer+0x84>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f008 fd97 	bl	800db28 <osMutexRelease>

	  //delay
	  osDelay(waitState.modeTimeout);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f008 fc6d 	bl	800d8dc <osDelay>

	  //update LED state in LedState
	  osMutexAcquire(ledStateMutexHandle, portMAX_DELAY);
 8005002:	4b0f      	ldr	r3, [pc, #60]	; (8005040 <startLEDTimer+0x84>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f04f 31ff 	mov.w	r1, #4294967295
 800500a:	4618      	mov	r0, r3
 800500c:	f008 fd2e 	bl	800da6c <osMutexAcquire>
	  //check that state values haven't changed since
	  //started waiting before updating state
	  if (waitState.currentMode == LedState.currentMode && waitState.nextMode == LedState.nextMode) {
 8005010:	7a3a      	ldrb	r2, [r7, #8]
 8005012:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <startLEDTimer+0x88>)
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	429a      	cmp	r2, r3
 8005018:	d10b      	bne.n	8005032 <startLEDTimer+0x76>
 800501a:	7a7a      	ldrb	r2, [r7, #9]
 800501c:	4b09      	ldr	r3, [pc, #36]	; (8005044 <startLEDTimer+0x88>)
 800501e:	785b      	ldrb	r3, [r3, #1]
 8005020:	429a      	cmp	r2, r3
 8005022:	d106      	bne.n	8005032 <startLEDTimer+0x76>
		  LedState.currentMode = LedState.nextMode;
 8005024:	4b07      	ldr	r3, [pc, #28]	; (8005044 <startLEDTimer+0x88>)
 8005026:	785a      	ldrb	r2, [r3, #1]
 8005028:	4b06      	ldr	r3, [pc, #24]	; (8005044 <startLEDTimer+0x88>)
 800502a:	701a      	strb	r2, [r3, #0]
		  LedState.nextMode = LED_NONE;
 800502c:	4b05      	ldr	r3, [pc, #20]	; (8005044 <startLEDTimer+0x88>)
 800502e:	2200      	movs	r2, #0
 8005030:	705a      	strb	r2, [r3, #1]
	  }
	  osMutexRelease(ledStateMutexHandle);
 8005032:	4b03      	ldr	r3, [pc, #12]	; (8005040 <startLEDTimer+0x84>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f008 fd76 	bl	800db28 <osMutexRelease>
	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY);
 800503c:	e7c2      	b.n	8004fc4 <startLEDTimer+0x8>
 800503e:	bf00      	nop
 8005040:	20005d04 	.word	0x20005d04
 8005044:	20005cc8 	.word	0x20005cc8

08005048 <startTouchRead>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTouchRead */
void startTouchRead(void *argument)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTouchRead */

  int16_t current_minute = -1;
 8005050:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005054:	827b      	strh	r3, [r7, #18]
  uint8_t touch_end_count = 0;
 8005056:	2300      	movs	r3, #0
 8005058:	75fb      	strb	r3, [r7, #23]
  uint16_t last_minute = -1;
 800505a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800505e:	82bb      	strh	r3, [r7, #20]
  #define TOUCH_END_TIMEOUT 6

  osDelay(3000); // give screen time to turn on.
 8005060:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005064:	f008 fc3a 	bl	800d8dc <osDelay>

  //init peripheral (not turbo mode, poll every 250ms, if touch sample at 40Hz until no touch)
  if (setup_iqs263() == HAL_ERROR) {
 8005068:	f7fe fd64 	bl	8003b34 <setup_iqs263>
 800506c:	4603      	mov	r3, r0
 800506e:	2b01      	cmp	r3, #1
 8005070:	d11b      	bne.n	80050aa <startTouchRead+0x62>

	  osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 8005072:	4b37      	ldr	r3, [pc, #220]	; (8005150 <startTouchRead+0x108>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f04f 31ff 	mov.w	r1, #4294967295
 800507a:	4618      	mov	r0, r3
 800507c:	f008 fcf6 	bl	800da6c <osMutexAcquire>
	  strncpy(ScreenState.screenText, "touch fail", sizeof("touch fail"));
 8005080:	4a34      	ldr	r2, [pc, #208]	; (8005154 <startTouchRead+0x10c>)
 8005082:	4b35      	ldr	r3, [pc, #212]	; (8005158 <startTouchRead+0x110>)
 8005084:	cb03      	ldmia	r3!, {r0, r1}
 8005086:	6010      	str	r0, [r2, #0]
 8005088:	6051      	str	r1, [r2, #4]
 800508a:	8819      	ldrh	r1, [r3, #0]
 800508c:	789b      	ldrb	r3, [r3, #2]
 800508e:	8111      	strh	r1, [r2, #8]
 8005090:	7293      	strb	r3, [r2, #10]
	  osMutexRelease(screenTextMutexHandle);
 8005092:	4b2f      	ldr	r3, [pc, #188]	; (8005150 <startTouchRead+0x108>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4618      	mov	r0, r3
 8005098:	f008 fd46 	bl	800db28 <osMutexRelease>
	  xTaskNotify(screenUpdateHandle, (uint32_t)SCREEN_TEXT, eSetValueWithOverwrite);
 800509c:	4b2f      	ldr	r3, [pc, #188]	; (800515c <startTouchRead+0x114>)
 800509e:	6818      	ldr	r0, [r3, #0]
 80050a0:	2300      	movs	r3, #0
 80050a2:	2203      	movs	r2, #3
 80050a4:	2103      	movs	r1, #3
 80050a6:	f00b fe97 	bl	8010dd8 <xTaskGenericNotify>
  }

  /* Infinite loop */
  for(;;)
  {
   current_minute = iqs263_get_min_if_pressed(); //returns -1 if no press
 80050aa:	f7fe fde1 	bl	8003c70 <iqs263_get_min_if_pressed>
 80050ae:	4603      	mov	r3, r0
 80050b0:	827b      	strh	r3, [r7, #18]
   if (current_minute != -1) { //touch!
 80050b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ba:	d011      	beq.n	80050e0 <startTouchRead+0x98>

	   touch_end_count = 1;
 80050bc:	2301      	movs	r3, #1
 80050be:	75fb      	strb	r3, [r7, #23]

	   if (last_minute != current_minute) {
 80050c0:	8aba      	ldrh	r2, [r7, #20]
 80050c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d006      	beq.n	80050d8 <startTouchRead+0x90>
		   //update touch stuff!
		   last_minute = current_minute;
 80050ca:	8a7b      	ldrh	r3, [r7, #18]
 80050cc:	82bb      	strh	r3, [r7, #20]
	   	   er_oled_print_2digit(current_minute);
 80050ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fd fc94 	bl	8002a00 <er_oled_print_2digit>
	   }

	   //optional
	   osDelay(25);
 80050d8:	2019      	movs	r0, #25
 80050da:	f008 fbff 	bl	800d8dc <osDelay>
 80050de:	e7e4      	b.n	80050aa <startTouchRead+0x62>
	   strncpy(ScreenState.screenText, str, sizeof(str));
	   osMutexRelease(screenTextMutexHandle);
	   xTaskNotify(screenUpdateHandle, (uint32_t)SCREEN_TEXT, eSetValueWithOverwrite);
	   */

   } else if (touch_end_count > 0){
 80050e0:	7dfb      	ldrb	r3, [r7, #23]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d02f      	beq.n	8005146 <startTouchRead+0xfe>

	   touch_end_count += 1;//increment touching_end_count
 80050e6:	7dfb      	ldrb	r3, [r7, #23]
 80050e8:	3301      	adds	r3, #1
 80050ea:	75fb      	strb	r3, [r7, #23]

	   if (touch_end_count >= TOUCH_END_TIMEOUT){  //if it hits this value, we're done
 80050ec:	7dfb      	ldrb	r3, [r7, #23]
 80050ee:	2b05      	cmp	r3, #5
 80050f0:	d925      	bls.n	800513e <startTouchRead+0xf6>

		   touch_end_count = 0;
 80050f2:	2300      	movs	r3, #0
 80050f4:	75fb      	strb	r3, [r7, #23]

		   //DO THINGS WITH CONFIRMED TOUCH == LAST_MINUTE
		   osMutexAcquire(screenTextMutexHandle, portMAX_DELAY);
 80050f6:	4b16      	ldr	r3, [pc, #88]	; (8005150 <startTouchRead+0x108>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f04f 31ff 	mov.w	r1, #4294967295
 80050fe:	4618      	mov	r0, r3
 8005100:	f008 fcb4 	bl	800da6c <osMutexAcquire>
		   char out_text[10];
		   sprintf(out_text, "FINAL: %d", last_minute);
 8005104:	8aba      	ldrh	r2, [r7, #20]
 8005106:	f107 0308 	add.w	r3, r7, #8
 800510a:	4915      	ldr	r1, [pc, #84]	; (8005160 <startTouchRead+0x118>)
 800510c:	4618      	mov	r0, r3
 800510e:	f00d f9a1 	bl	8012454 <siprintf>
		   strncpy(ScreenState.screenText, out_text, sizeof(out_text));
 8005112:	f107 0308 	add.w	r3, r7, #8
 8005116:	220a      	movs	r2, #10
 8005118:	4619      	mov	r1, r3
 800511a:	480e      	ldr	r0, [pc, #56]	; (8005154 <startTouchRead+0x10c>)
 800511c:	f00d f9ba 	bl	8012494 <strncpy>
		   osMutexRelease(screenTextMutexHandle);
 8005120:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <startTouchRead+0x108>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4618      	mov	r0, r3
 8005126:	f008 fcff 	bl	800db28 <osMutexRelease>
		   xTaskNotify(screenUpdateHandle, (uint32_t)SCREEN_TEXT, eSetValueWithOverwrite);
 800512a:	4b0c      	ldr	r3, [pc, #48]	; (800515c <startTouchRead+0x114>)
 800512c:	6818      	ldr	r0, [r3, #0]
 800512e:	2300      	movs	r3, #0
 8005130:	2203      	movs	r2, #3
 8005132:	2103      	movs	r1, #3
 8005134:	f00b fe50 	bl	8010dd8 <xTaskGenericNotify>

		   last_minute = -1;
 8005138:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800513c:	82bb      	strh	r3, [r7, #20]

	   }

	   osDelay(25);
 800513e:	2019      	movs	r0, #25
 8005140:	f008 fbcc 	bl	800d8dc <osDelay>
 8005144:	e7b1      	b.n	80050aa <startTouchRead+0x62>


   }else { //no touch, wait for a touch
    osDelay(250);
 8005146:	20fa      	movs	r0, #250	; 0xfa
 8005148:	f008 fbc8 	bl	800d8dc <osDelay>
   current_minute = iqs263_get_min_if_pressed(); //returns -1 if no press
 800514c:	e7ad      	b.n	80050aa <startTouchRead+0x62>
 800514e:	bf00      	nop
 8005150:	20005cc4 	.word	0x20005cc4
 8005154:	20005dc0 	.word	0x20005dc0
 8005158:	08014cac 	.word	0x08014cac
 800515c:	20005cf4 	.word	0x20005cf4
 8005160:	08014cb8 	.word	0x08014cb8

08005164 <PeriphClock_Config>:
  /* USER CODE END startTouchRead */
}


void PeriphClock_Config(void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8005168:	bf00      	nop
}
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <Config_HSE>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/

static void Config_HSE(void)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b082      	sub	sp, #8
 8005176:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8005178:	2000      	movs	r0, #0
 800517a:	f007 fcc3 	bl	800cb04 <OTP_Read>
 800517e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	799b      	ldrb	r3, [r3, #6]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fe fdb2 	bl	8003cf4 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8005190:	bf00      	nop
 8005192:	bf00      	nop
}  
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <Reset_Device>:


static void Reset_Device( void )
{
 800519a:	b580      	push	{r7, lr}
 800519c:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
	Reset_BackupDomain();
 800519e:	f000 f827 	bl	80051f0 <Reset_BackupDomain>

	Reset_IPCC();
 80051a2:	f000 f803 	bl	80051ac <Reset_IPCC>
#endif

	return;
 80051a6:	bf00      	nop
}
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <Reset_IPCC>:

static void Reset_IPCC( void )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 80051b0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80051b4:	f7fe fe33 	bl	8003e1e <LL_AHB3_GRP1_EnableClock>

	LL_C1_IPCC_ClearFlag_CHx(
 80051b8:	213f      	movs	r1, #63	; 0x3f
 80051ba:	480c      	ldr	r0, [pc, #48]	; (80051ec <Reset_IPCC+0x40>)
 80051bc:	f7fe fe8e 	bl	8003edc <LL_C1_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_ClearFlag_CHx(
 80051c0:	213f      	movs	r1, #63	; 0x3f
 80051c2:	480a      	ldr	r0, [pc, #40]	; (80051ec <Reset_IPCC+0x40>)
 80051c4:	f7fe fe98 	bl	8003ef8 <LL_C2_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableTransmitChannel(
 80051c8:	213f      	movs	r1, #63	; 0x3f
 80051ca:	4808      	ldr	r0, [pc, #32]	; (80051ec <Reset_IPCC+0x40>)
 80051cc:	f7fe fe40 	bl	8003e50 <LL_C1_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableTransmitChannel(
 80051d0:	213f      	movs	r1, #63	; 0x3f
 80051d2:	4806      	ldr	r0, [pc, #24]	; (80051ec <Reset_IPCC+0x40>)
 80051d4:	f7fe fe5f 	bl	8003e96 <LL_C2_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableReceiveChannel(
 80051d8:	213f      	movs	r1, #63	; 0x3f
 80051da:	4804      	ldr	r0, [pc, #16]	; (80051ec <Reset_IPCC+0x40>)
 80051dc:	f7fe fe4a 	bl	8003e74 <LL_C1_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableReceiveChannel(
 80051e0:	213f      	movs	r1, #63	; 0x3f
 80051e2:	4802      	ldr	r0, [pc, #8]	; (80051ec <Reset_IPCC+0x40>)
 80051e4:	f7fe fe69 	bl	8003eba <LL_C2_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	return;
 80051e8:	bf00      	nop
}
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58000c00 	.word	0x58000c00

080051f0 <Reset_BackupDomain>:

static void Reset_BackupDomain( void )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
	if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 80051f4:	f7fe fdd4 	bl	8003da0 <LL_RCC_IsActiveFlag_PINRST>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00d      	beq.n	800521a <Reset_BackupDomain+0x2a>
 80051fe:	f7fe fde2 	bl	8003dc6 <LL_RCC_IsActiveFlag_SFTRST>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d108      	bne.n	800521a <Reset_BackupDomain+0x2a>
	{
		HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8005208:	f001 fd8c 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

		/**
		 *  Write twice the value to flush the APB-AHB bridge
		 *  This bit shall be written in the register before writing the next one
		 */
		HAL_PWR_EnableBkUpAccess();
 800520c:	f001 fd8a 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

		__HAL_RCC_BACKUPRESET_FORCE();
 8005210:	f7fe fda4 	bl	8003d5c <LL_RCC_ForceBackupDomainReset>
		__HAL_RCC_BACKUPRESET_RELEASE();
 8005214:	f7fe fdb3 	bl	8003d7e <LL_RCC_ReleaseBackupDomainReset>
	}

	return;
 8005218:	bf00      	nop
 800521a:	bf00      	nop
}
 800521c:	bd80      	pop	{r7, pc}

0800521e <Init_Exti>:

static void Init_Exti( void )
{
 800521e:	b580      	push	{r7, lr}
 8005220:	af00      	add	r7, sp, #0
  /**< Disable all wakeup interrupt on CPU1  except IPCC(36), HSEM(38) */
  LL_EXTI_DisableIT_0_31(~0);
 8005222:	f04f 30ff 	mov.w	r0, #4294967295
 8005226:	f7fe fd39 	bl	8003c9c <LL_EXTI_DisableIT_0_31>
  LL_EXTI_DisableIT_32_63( (~0) & (~(LL_EXTI_LINE_36 | LL_EXTI_LINE_38)) );
 800522a:	f06f 0050 	mvn.w	r0, #80	; 0x50
 800522e:	f7fe fd4b 	bl	8003cc8 <LL_EXTI_DisableIT_32_63>

  return;
 8005232:	bf00      	nop
}
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b084      	sub	sp, #16
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800523e:	f000 fb97 	bl	8005970 <HAL_GetTick>
 8005242:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524e:	d00a      	beq.n	8005266 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8005250:	f000 fba6 	bl	80059a0 <HAL_GetTickFreq>
 8005254:	4603      	mov	r3, r0
 8005256:	461a      	mov	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4413      	add	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800525e:	e002      	b.n	8005266 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8005260:	f7fe fe58 	bl	8003f14 <LL_LPM_EnableSleep>
     */
  #if defined ( __CC_ARM)
    __force_stores();
  #endif

    __WFI( );
 8005264:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8005266:	f000 fb83 	bl	8005970 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	429a      	cmp	r2, r3
 8005274:	d8f4      	bhi.n	8005260 <HAL_Delay+0x2a>
  }
}
 8005276:	bf00      	nop
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a04      	ldr	r2, [pc, #16]	; (80052a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d101      	bne.n	8005296 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005292:	f000 fb59 	bl	8005948 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005296:	bf00      	nop
 8005298:	3708      	adds	r7, #8
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	40014800 	.word	0x40014800

080052a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
 
  /* USER CODE END Error_Handler_Debug */
}
 80052a8:	bf00      	nop
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <LL_RCC_SetRTCClockSource>:
{
 80052b2:	b480      	push	{r7}
 80052b4:	b083      	sub	sp, #12
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80052ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <LL_RCC_EnableRTC>:
{
 80052de:	b480      	push	{r7}
 80052e0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80052e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80052f6:	bf00      	nop
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <LL_AHB2_GRP1_EnableClock>:
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005308:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800530c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800530e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4313      	orrs	r3, r2
 8005316:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4013      	ands	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005324:	68fb      	ldr	r3, [r7, #12]
}
 8005326:	bf00      	nop
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <LL_AHB3_GRP1_EnableClock>:
{
 8005332:	b480      	push	{r7}
 8005334:	b085      	sub	sp, #20
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800533a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800533e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005340:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4313      	orrs	r3, r2
 8005348:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800534a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800534e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4013      	ands	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005356:	68fb      	ldr	r3, [r7, #12]
}
 8005358:	bf00      	nop
 800535a:	3714      	adds	r7, #20
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <LL_APB1_GRP1_EnableClock>:
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800536c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005370:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005372:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4313      	orrs	r3, r2
 800537a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800537c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005380:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4013      	ands	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005388:	68fb      	ldr	r3, [r7, #12]
}
 800538a:	bf00      	nop
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <LL_APB2_GRP1_EnableClock>:
{
 8005396:	b480      	push	{r7}
 8005398:	b085      	sub	sp, #20
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800539e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80053a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80053ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4013      	ands	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053ba:	68fb      	ldr	r3, [r7, #12]
}
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80053cc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80053d0:	f7ff ffaf 	bl	8005332 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80053d4:	2200      	movs	r2, #0
 80053d6:	210f      	movs	r1, #15
 80053d8:	f06f 0001 	mvn.w	r0, #1
 80053dc:	f000 fc0e 	bl	8005bfc <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 5, 0);
 80053e0:	2200      	movs	r2, #0
 80053e2:	2105      	movs	r1, #5
 80053e4:	202e      	movs	r0, #46	; 0x2e
 80053e6:	f000 fc09 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80053ea:	202e      	movs	r0, #46	; 0x2e
 80053ec:	f000 fc20 	bl	8005c30 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 6, 0);
 80053f0:	2200      	movs	r2, #0
 80053f2:	2106      	movs	r1, #6
 80053f4:	202c      	movs	r0, #44	; 0x2c
 80053f6:	f000 fc01 	bl	8005bfc <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 6, 0);
 80053fa:	2200      	movs	r2, #0
 80053fc:	2106      	movs	r1, #6
 80053fe:	202d      	movs	r0, #45	; 0x2d
 8005400:	f000 fbfc 	bl	8005bfc <HAL_NVIC_SetPriority>

  /* USER CODE END MspInit 1 */
}
 8005404:	bf00      	nop
 8005406:	bd80      	pop	{r7, pc}

08005408 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a0b      	ldr	r2, [pc, #44]	; (8005444 <HAL_RTC_MspInit+0x3c>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d110      	bne.n	800543c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 800541a:	f001 fc83 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 800541e:	f001 fc81 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8005422:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005426:	f7ff ff44 	bl	80052b2 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800542a:	f7ff ff58 	bl	80052de <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800542e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005432:	f7ff ff97 	bl	8005364 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f003 fdc6 	bl	8008fc8 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 800543c:	bf00      	nop
 800543e:	3708      	adds	r7, #8
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40002800 	.word	0x40002800

08005448 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005450:	f107 030c 	add.w	r3, r7, #12
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]
 8005458:	605a      	str	r2, [r3, #4]
 800545a:	609a      	str	r2, [r3, #8]
 800545c:	60da      	str	r2, [r3, #12]
 800545e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0f      	ldr	r2, [pc, #60]	; (80054a4 <HAL_I2C_MspInit+0x5c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d117      	bne.n	800549a <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800546a:	2002      	movs	r0, #2
 800546c:	f7ff ff48 	bl	8005300 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005470:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005474:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005476:	2312      	movs	r3, #18
 8005478:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800547a:	2301      	movs	r3, #1
 800547c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800547e:	2300      	movs	r3, #0
 8005480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005482:	2304      	movs	r3, #4
 8005484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005486:	f107 030c 	add.w	r3, r7, #12
 800548a:	4619      	mov	r1, r3
 800548c:	4806      	ldr	r0, [pc, #24]	; (80054a8 <HAL_I2C_MspInit+0x60>)
 800548e:	f000 fc07 	bl	8005ca0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005492:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005496:	f7ff ff65 	bl	8005364 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800549a:	bf00      	nop
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	40005400 	.word	0x40005400
 80054a8:	48000400 	.word	0x48000400

080054ac <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b088      	sub	sp, #32
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054b4:	f107 030c 	add.w	r3, r7, #12
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	605a      	str	r2, [r3, #4]
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	60da      	str	r2, [r3, #12]
 80054c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a0f      	ldr	r2, [pc, #60]	; (8005508 <HAL_SPI_MspInit+0x5c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d117      	bne.n	80054fe <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80054ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80054d2:	f7ff ff60 	bl	8005396 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054d6:	2001      	movs	r0, #1
 80054d8:	f7ff ff12 	bl	8005300 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 80054dc:	2382      	movs	r3, #130	; 0x82
 80054de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e0:	2302      	movs	r3, #2
 80054e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054e8:	2300      	movs	r3, #0
 80054ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80054ec:	2305      	movs	r3, #5
 80054ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054f0:	f107 030c 	add.w	r3, r7, #12
 80054f4:	4619      	mov	r1, r3
 80054f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054fa:	f000 fbd1 	bl	8005ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80054fe:	bf00      	nop
 8005500:	3720      	adds	r7, #32
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	40013000 	.word	0x40013000

0800550c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a09      	ldr	r2, [pc, #36]	; (8005540 <HAL_TIM_Base_MspInit+0x34>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d10b      	bne.n	8005536 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800551e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005522:	f7ff ff38 	bl	8005396 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8005526:	2200      	movs	r2, #0
 8005528:	210f      	movs	r1, #15
 800552a:	2019      	movs	r0, #25
 800552c:	f000 fb66 	bl	8005bfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005530:	2019      	movs	r0, #25
 8005532:	f000 fb7d 	bl	8005c30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005536:	bf00      	nop
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	40012c00 	.word	0x40012c00

08005544 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800554c:	f107 030c 	add.w	r3, r7, #12
 8005550:	2200      	movs	r2, #0
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	605a      	str	r2, [r3, #4]
 8005556:	609a      	str	r2, [r3, #8]
 8005558:	60da      	str	r2, [r3, #12]
 800555a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a0d      	ldr	r2, [pc, #52]	; (8005598 <HAL_TIM_MspPostInit+0x54>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d114      	bne.n	8005590 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005566:	2001      	movs	r0, #1
 8005568:	f7ff feca 	bl	8005300 <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800556c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005570:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005572:	2302      	movs	r3, #2
 8005574:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005576:	2300      	movs	r3, #0
 8005578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800557a:	2300      	movs	r3, #0
 800557c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800557e:	2301      	movs	r3, #1
 8005580:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005582:	f107 030c 	add.w	r3, r7, #12
 8005586:	4619      	mov	r1, r3
 8005588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800558c:	f000 fb88 	bl	8005ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005590:	bf00      	nop
 8005592:	3720      	adds	r7, #32
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40012c00 	.word	0x40012c00

0800559c <LL_APB2_GRP1_EnableClock>:
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80055a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80055b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4013      	ands	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80055c0:	68fb      	ldr	r3, [r7, #12]
}
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
	...

080055d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08c      	sub	sp, #48	; 0x30
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80055d8:	2300      	movs	r3, #0
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80055dc:	2300      	movs	r3, #0
 80055de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 80055e0:	2200      	movs	r2, #0
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	201a      	movs	r0, #26
 80055e6:	f000 fb09 	bl	8005bfc <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80055ea:	201a      	movs	r0, #26
 80055ec:	f000 fb20 	bl	8005c30 <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80055f0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80055f4:	f7ff ffd2 	bl	800559c <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80055f8:	f107 0208 	add.w	r2, r7, #8
 80055fc:	f107 030c 	add.w	r3, r7, #12
 8005600:	4611      	mov	r1, r2
 8005602:	4618      	mov	r0, r3
 8005604:	f002 fc8e 	bl	8007f24 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005608:	f002 fc76 	bl	8007ef8 <HAL_RCC_GetPCLK2Freq>
 800560c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800560e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005610:	4a12      	ldr	r2, [pc, #72]	; (800565c <HAL_InitTick+0x8c>)
 8005612:	fba2 2303 	umull	r2, r3, r2, r3
 8005616:	0c9b      	lsrs	r3, r3, #18
 8005618:	3b01      	subs	r3, #1
 800561a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800561c:	4b10      	ldr	r3, [pc, #64]	; (8005660 <HAL_InitTick+0x90>)
 800561e:	4a11      	ldr	r2, [pc, #68]	; (8005664 <HAL_InitTick+0x94>)
 8005620:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8005622:	4b0f      	ldr	r3, [pc, #60]	; (8005660 <HAL_InitTick+0x90>)
 8005624:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005628:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800562a:	4a0d      	ldr	r2, [pc, #52]	; (8005660 <HAL_InitTick+0x90>)
 800562c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562e:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8005630:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <HAL_InitTick+0x90>)
 8005632:	2200      	movs	r2, #0
 8005634:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005636:	4b0a      	ldr	r3, [pc, #40]	; (8005660 <HAL_InitTick+0x90>)
 8005638:	2200      	movs	r2, #0
 800563a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 800563c:	4808      	ldr	r0, [pc, #32]	; (8005660 <HAL_InitTick+0x90>)
 800563e:	f004 f867 	bl	8009710 <HAL_TIM_Base_Init>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8005648:	4805      	ldr	r0, [pc, #20]	; (8005660 <HAL_InitTick+0x90>)
 800564a:	f004 f8b9 	bl	80097c0 <HAL_TIM_Base_Start_IT>
 800564e:	4603      	mov	r3, r0
 8005650:	e000      	b.n	8005654 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
}
 8005654:	4618      	mov	r0, r3
 8005656:	3730      	adds	r7, #48	; 0x30
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	431bde83 	.word	0x431bde83
 8005660:	20005e44 	.word	0x20005e44
 8005664:	40014800 	.word	0x40014800

08005668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800566c:	bf00      	nop
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005676:	b480      	push	{r7}
 8005678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800567a:	e7fe      	b.n	800567a <HardFault_Handler+0x4>

0800567c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005680:	e7fe      	b.n	8005680 <MemManage_Handler+0x4>

08005682 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005682:	b480      	push	{r7}
 8005684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005686:	e7fe      	b.n	8005686 <BusFault_Handler+0x4>

08005688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005688:	b480      	push	{r7}
 800568a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800568c:	e7fe      	b.n	800568c <UsageFault_Handler+0x4>

0800568e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800568e:	b480      	push	{r7}
 8005690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005692:	bf00      	nop
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80056a0:	4802      	ldr	r0, [pc, #8]	; (80056ac <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80056a2:	f004 fa9f 	bl	8009be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80056a6:	bf00      	nop
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	20005e44 	.word	0x20005e44

080056b0 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80056b4:	f000 fcac 	bl	8006010 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80056b8:	bf00      	nop
 80056ba:	bd80      	pop	{r7, pc}

080056bc <EXTI3_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void EXTI3_IRQHandler(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80056c0:	2008      	movs	r0, #8
 80056c2:	f000 fc8d 	bl	8005fe0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80056c6:	bf00      	nop
 80056c8:	bd80      	pop	{r7, pc}

080056ca <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80056ce:	2010      	movs	r0, #16
 80056d0:	f000 fc86 	bl	8005fe0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80056d4:	bf00      	nop
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80056dc:	2020      	movs	r0, #32
 80056de:	f000 fc7f 	bl	8005fe0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80056e2:	bf00      	nop
 80056e4:	bd80      	pop	{r7, pc}
	...

080056e8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80056ec:	4802      	ldr	r0, [pc, #8]	; (80056f8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80056ee:	f004 fa79 	bl	8009be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80056f2:	bf00      	nop
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	20005d08 	.word	0x20005d08

080056fc <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 8005700:	f7fd fd2e 	bl	8003160 <HW_TS_RTC_Wakeup_Handler>
}
 8005704:	bf00      	nop
 8005706:	bd80      	pop	{r7, pc}

08005708 <IPCC_C1_TX_IRQHandler>:

void IPCC_C1_TX_IRQHandler(void)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 800570c:	f7fc f90e 	bl	800192c <HW_IPCC_Tx_Handler>

  return;
 8005710:	bf00      	nop
}
 8005712:	bd80      	pop	{r7, pc}

08005714 <IPCC_C1_RX_IRQHandler>:

void IPCC_C1_RX_IRQHandler(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 8005718:	f7fc f8d0 	bl	80018bc <HW_IPCC_Rx_Handler>
  return;
 800571c:	bf00      	nop
}
 800571e:	bd80      	pop	{r7, pc}

08005720 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800572c:	2300      	movs	r3, #0
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	e00a      	b.n	8005748 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005732:	f3af 8000 	nop.w
 8005736:	4601      	mov	r1, r0
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	60ba      	str	r2, [r7, #8]
 800573e:	b2ca      	uxtb	r2, r1
 8005740:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	3301      	adds	r3, #1
 8005746:	617b      	str	r3, [r7, #20]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	429a      	cmp	r2, r3
 800574e:	dbf0      	blt.n	8005732 <_read+0x12>
	}

return len;
 8005750:	687b      	ldr	r3, [r7, #4]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3718      	adds	r7, #24
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <_close>:
	}
	return len;
}

int _close(int file)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
	return -1;
 8005762:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005766:	4618      	mov	r0, r3
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005782:	605a      	str	r2, [r3, #4]
	return 0;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <_isatty>:

int _isatty(int file)
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
	return 1;
 800579a:	2301      	movs	r3, #1
}
 800579c:	4618      	mov	r0, r3
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
	return 0;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3714      	adds	r7, #20
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
	...

080057c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80057cc:	4b11      	ldr	r3, [pc, #68]	; (8005814 <_sbrk+0x50>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d102      	bne.n	80057da <_sbrk+0x16>
		heap_end = &end;
 80057d4:	4b0f      	ldr	r3, [pc, #60]	; (8005814 <_sbrk+0x50>)
 80057d6:	4a10      	ldr	r2, [pc, #64]	; (8005818 <_sbrk+0x54>)
 80057d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80057da:	4b0e      	ldr	r3, [pc, #56]	; (8005814 <_sbrk+0x50>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80057e0:	4b0c      	ldr	r3, [pc, #48]	; (8005814 <_sbrk+0x50>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4413      	add	r3, r2
 80057e8:	466a      	mov	r2, sp
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d907      	bls.n	80057fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80057ee:	f00c f85b 	bl	80118a8 <__errno>
 80057f2:	4602      	mov	r2, r0
 80057f4:	230c      	movs	r3, #12
 80057f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80057f8:	f04f 33ff 	mov.w	r3, #4294967295
 80057fc:	e006      	b.n	800580c <_sbrk+0x48>
	}

	heap_end += incr;
 80057fe:	4b05      	ldr	r3, [pc, #20]	; (8005814 <_sbrk+0x50>)
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4413      	add	r3, r2
 8005806:	4a03      	ldr	r2, [pc, #12]	; (8005814 <_sbrk+0x50>)
 8005808:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800580a:	68fb      	ldr	r3, [r7, #12]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3710      	adds	r7, #16
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	200003ec 	.word	0x200003ec
 8005818:	20005ed8 	.word	0x20005ed8

0800581c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800581c:	b480      	push	{r7}
 800581e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8005820:	4b26      	ldr	r3, [pc, #152]	; (80058bc <SystemInit+0xa0>)
 8005822:	2200      	movs	r2, #0
 8005824:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8005826:	4b25      	ldr	r3, [pc, #148]	; (80058bc <SystemInit+0xa0>)
 8005828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800582c:	4a23      	ldr	r2, [pc, #140]	; (80058bc <SystemInit+0xa0>)
 800582e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005832:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005840:	f043 0301 	orr.w	r3, r3, #1
 8005844:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8005846:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800584a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800584e:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8005850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800585a:	4b19      	ldr	r3, [pc, #100]	; (80058c0 <SystemInit+0xa4>)
 800585c:	4013      	ands	r3, r2
 800585e:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8005860:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005864:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005868:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800586c:	f023 0305 	bic.w	r3, r3, #5
 8005870:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8005874:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800587c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005880:	f023 0301 	bic.w	r3, r3, #1
 8005884:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8005888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800588c:	4a0d      	ldr	r2, [pc, #52]	; (80058c4 <SystemInit+0xa8>)
 800588e:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8005890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005894:	4a0b      	ldr	r2, [pc, #44]	; (80058c4 <SystemInit+0xa8>)
 8005896:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005898:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80058a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058ac:	2200      	movs	r2, #0
 80058ae:	619a      	str	r2, [r3, #24]
}
 80058b0:	bf00      	nop
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	e000ed00 	.word	0xe000ed00
 80058c0:	faf6fefb 	.word	0xfaf6fefb
 80058c4:	22041000 	.word	0x22041000

080058c8 <LL_DBGMCU_EnableDBGSleepMode>:
{
 80058c8:	b480      	push	{r7}
 80058ca:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80058cc:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	4a04      	ldr	r2, [pc, #16]	; (80058e4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	6053      	str	r3, [r2, #4]
}
 80058d8:	bf00      	nop
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	e0042000 	.word	0xe0042000

080058e8 <LL_DBGMCU_EnableDBGStopMode>:
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80058ec:	4b05      	ldr	r3, [pc, #20]	; (8005904 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	4a04      	ldr	r2, [pc, #16]	; (8005904 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80058f2:	f043 0302 	orr.w	r3, r3, #2
 80058f6:	6053      	str	r3, [r2, #4]
}
 80058f8:	bf00      	nop
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	e0042000 	.word	0xe0042000

08005908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005912:	4b0c      	ldr	r3, [pc, #48]	; (8005944 <HAL_Init+0x3c>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a0b      	ldr	r2, [pc, #44]	; (8005944 <HAL_Init+0x3c>)
 8005918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800591c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800591e:	2003      	movs	r0, #3
 8005920:	f000 f961 	bl	8005be6 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005924:	2000      	movs	r0, #0
 8005926:	f7ff fe53 	bl	80055d0 <HAL_InitTick>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	71fb      	strb	r3, [r7, #7]
 8005934:	e001      	b.n	800593a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005936:	f7ff fd47 	bl	80053c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800593a:	79fb      	ldrb	r3, [r7, #7]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3708      	adds	r7, #8
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	58004000 	.word	0x58004000

08005948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005948:	b480      	push	{r7}
 800594a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800594c:	4b06      	ldr	r3, [pc, #24]	; (8005968 <HAL_IncTick+0x20>)
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	461a      	mov	r2, r3
 8005952:	4b06      	ldr	r3, [pc, #24]	; (800596c <HAL_IncTick+0x24>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4413      	add	r3, r2
 8005958:	4a04      	ldr	r2, [pc, #16]	; (800596c <HAL_IncTick+0x24>)
 800595a:	6013      	str	r3, [r2, #0]
}
 800595c:	bf00      	nop
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	2000001c 	.word	0x2000001c
 800596c:	20005e90 	.word	0x20005e90

08005970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  return uwTick;
 8005974:	4b03      	ldr	r3, [pc, #12]	; (8005984 <HAL_GetTick+0x14>)
 8005976:	681b      	ldr	r3, [r3, #0]
}
 8005978:	4618      	mov	r0, r3
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20005e90 	.word	0x20005e90

08005988 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800598c:	4b03      	ldr	r3, [pc, #12]	; (800599c <HAL_GetTickPrio+0x14>)
 800598e:	681b      	ldr	r3, [r3, #0]
}
 8005990:	4618      	mov	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	20000018 	.word	0x20000018

080059a0 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80059a4:	4b03      	ldr	r3, [pc, #12]	; (80059b4 <HAL_GetTickFreq+0x14>)
 80059a6:	781b      	ldrb	r3, [r3, #0]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	2000001c 	.word	0x2000001c

080059b8 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80059bc:	f7ff ff84 	bl	80058c8 <LL_DBGMCU_EnableDBGSleepMode>
}
 80059c0:	bf00      	nop
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80059c8:	f7ff ff8e 	bl	80058e8 <LL_DBGMCU_EnableDBGStopMode>
}
 80059cc:	bf00      	nop
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059e0:	4b0c      	ldr	r3, [pc, #48]	; (8005a14 <__NVIC_SetPriorityGrouping+0x44>)
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80059ec:	4013      	ands	r3, r2
 80059ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80059f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80059fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a02:	4a04      	ldr	r2, [pc, #16]	; (8005a14 <__NVIC_SetPriorityGrouping+0x44>)
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	60d3      	str	r3, [r2, #12]
}
 8005a08:	bf00      	nop
 8005a0a:	3714      	adds	r7, #20
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr
 8005a14:	e000ed00 	.word	0xe000ed00

08005a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a1c:	4b04      	ldr	r3, [pc, #16]	; (8005a30 <__NVIC_GetPriorityGrouping+0x18>)
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	0a1b      	lsrs	r3, r3, #8
 8005a22:	f003 0307 	and.w	r3, r3, #7
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr
 8005a30:	e000ed00 	.word	0xe000ed00

08005a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	db0b      	blt.n	8005a5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a46:	79fb      	ldrb	r3, [r7, #7]
 8005a48:	f003 021f 	and.w	r2, r3, #31
 8005a4c:	4907      	ldr	r1, [pc, #28]	; (8005a6c <__NVIC_EnableIRQ+0x38>)
 8005a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a52:	095b      	lsrs	r3, r3, #5
 8005a54:	2001      	movs	r0, #1
 8005a56:	fa00 f202 	lsl.w	r2, r0, r2
 8005a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	e000e100 	.word	0xe000e100

08005a70 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	db10      	blt.n	8005aa4 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a82:	79fb      	ldrb	r3, [r7, #7]
 8005a84:	f003 021f 	and.w	r2, r3, #31
 8005a88:	4909      	ldr	r1, [pc, #36]	; (8005ab0 <__NVIC_DisableIRQ+0x40>)
 8005a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a8e:	095b      	lsrs	r3, r3, #5
 8005a90:	2001      	movs	r0, #1
 8005a92:	fa00 f202 	lsl.w	r2, r0, r2
 8005a96:	3320      	adds	r3, #32
 8005a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005a9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005aa0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	e000e100 	.word	0xe000e100

08005ab4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	db0c      	blt.n	8005ae0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ac6:	79fb      	ldrb	r3, [r7, #7]
 8005ac8:	f003 021f 	and.w	r2, r3, #31
 8005acc:	4907      	ldr	r1, [pc, #28]	; (8005aec <__NVIC_SetPendingIRQ+0x38>)
 8005ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	2001      	movs	r0, #1
 8005ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8005ada:	3340      	adds	r3, #64	; 0x40
 8005adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr
 8005aec:	e000e100 	.word	0xe000e100

08005af0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	4603      	mov	r3, r0
 8005af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	db0c      	blt.n	8005b1c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b02:	79fb      	ldrb	r3, [r7, #7]
 8005b04:	f003 021f 	and.w	r2, r3, #31
 8005b08:	4907      	ldr	r1, [pc, #28]	; (8005b28 <__NVIC_ClearPendingIRQ+0x38>)
 8005b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	2001      	movs	r0, #1
 8005b12:	fa00 f202 	lsl.w	r2, r0, r2
 8005b16:	3360      	adds	r3, #96	; 0x60
 8005b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	e000e100 	.word	0xe000e100

08005b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4603      	mov	r3, r0
 8005b34:	6039      	str	r1, [r7, #0]
 8005b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	db0a      	blt.n	8005b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	490c      	ldr	r1, [pc, #48]	; (8005b78 <__NVIC_SetPriority+0x4c>)
 8005b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4a:	0112      	lsls	r2, r2, #4
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	440b      	add	r3, r1
 8005b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b54:	e00a      	b.n	8005b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	4908      	ldr	r1, [pc, #32]	; (8005b7c <__NVIC_SetPriority+0x50>)
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	3b04      	subs	r3, #4
 8005b64:	0112      	lsls	r2, r2, #4
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	440b      	add	r3, r1
 8005b6a:	761a      	strb	r2, [r3, #24]
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	e000e100 	.word	0xe000e100
 8005b7c:	e000ed00 	.word	0xe000ed00

08005b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b089      	sub	sp, #36	; 0x24
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 0307 	and.w	r3, r3, #7
 8005b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	f1c3 0307 	rsb	r3, r3, #7
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	bf28      	it	cs
 8005b9e:	2304      	movcs	r3, #4
 8005ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	2b06      	cmp	r3, #6
 8005ba8:	d902      	bls.n	8005bb0 <NVIC_EncodePriority+0x30>
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	3b03      	subs	r3, #3
 8005bae:	e000      	b.n	8005bb2 <NVIC_EncodePriority+0x32>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	fa02 f303 	lsl.w	r3, r2, r3
 8005bbe:	43da      	mvns	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd2:	43d9      	mvns	r1, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bd8:	4313      	orrs	r3, r2
         );
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3724      	adds	r7, #36	; 0x24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b082      	sub	sp, #8
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f7ff feee 	bl	80059d0 <__NVIC_SetPriorityGrouping>
}
 8005bf4:	bf00      	nop
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
 8005c08:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005c0a:	f7ff ff05 	bl	8005a18 <__NVIC_GetPriorityGrouping>
 8005c0e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	68b9      	ldr	r1, [r7, #8]
 8005c14:	6978      	ldr	r0, [r7, #20]
 8005c16:	f7ff ffb3 	bl	8005b80 <NVIC_EncodePriority>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c20:	4611      	mov	r1, r2
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff ff82 	bl	8005b2c <__NVIC_SetPriority>
}
 8005c28:	bf00      	nop
 8005c2a:	3718      	adds	r7, #24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	4603      	mov	r3, r0
 8005c38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7ff fef8 	bl	8005a34 <__NVIC_EnableIRQ>
}
 8005c44:	bf00      	nop
 8005c46:	3708      	adds	r7, #8
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	4603      	mov	r3, r0
 8005c54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7ff ff08 	bl	8005a70 <__NVIC_DisableIRQ>
}
 8005c60:	bf00      	nop
 8005c62:	3708      	adds	r7, #8
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	4603      	mov	r3, r0
 8005c70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff ff1c 	bl	8005ab4 <__NVIC_SetPendingIRQ>
}
 8005c7c:	bf00      	nop
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff ff2c 	bl	8005af0 <__NVIC_ClearPendingIRQ>
}
 8005c98:	bf00      	nop
 8005c9a:	3708      	adds	r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b087      	sub	sp, #28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005caa:	2300      	movs	r3, #0
 8005cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005cae:	e14c      	b.n	8005f4a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	2101      	movs	r1, #1
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 813e 	beq.w	8005f44 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d00b      	beq.n	8005ce8 <HAL_GPIO_Init+0x48>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d007      	beq.n	8005ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005cdc:	2b11      	cmp	r3, #17
 8005cde:	d003      	beq.n	8005ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	2b12      	cmp	r3, #18
 8005ce6:	d130      	bne.n	8005d4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	005b      	lsls	r3, r3, #1
 8005cf2:	2203      	movs	r2, #3
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	43db      	mvns	r3, r3
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d1e:	2201      	movs	r2, #1
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43db      	mvns	r3, r3
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	091b      	lsrs	r3, r3, #4
 8005d34:	f003 0201 	and.w	r2, r3, #1
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	005b      	lsls	r3, r3, #1
 8005d54:	2203      	movs	r2, #3
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	005b      	lsls	r3, r3, #1
 8005d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d003      	beq.n	8005d8a <HAL_GPIO_Init+0xea>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2b12      	cmp	r3, #18
 8005d88:	d123      	bne.n	8005dd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	08da      	lsrs	r2, r3, #3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3208      	adds	r2, #8
 8005d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	220f      	movs	r2, #15
 8005da2:	fa02 f303 	lsl.w	r3, r2, r3
 8005da6:	43db      	mvns	r3, r3
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	4013      	ands	r3, r2
 8005dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	691a      	ldr	r2, [r3, #16]
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	08da      	lsrs	r2, r3, #3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3208      	adds	r2, #8
 8005dcc:	6939      	ldr	r1, [r7, #16]
 8005dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	005b      	lsls	r3, r3, #1
 8005ddc:	2203      	movs	r2, #3
 8005dde:	fa02 f303 	lsl.w	r3, r2, r3
 8005de2:	43db      	mvns	r3, r3
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	4013      	ands	r3, r2
 8005de8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f003 0203 	and.w	r2, r3, #3
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	005b      	lsls	r3, r3, #1
 8005df6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f000 8098 	beq.w	8005f44 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005e14:	4a54      	ldr	r2, [pc, #336]	; (8005f68 <HAL_GPIO_Init+0x2c8>)
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	089b      	lsrs	r3, r3, #2
 8005e1a:	3302      	adds	r3, #2
 8005e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f003 0303 	and.w	r3, r3, #3
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	220f      	movs	r2, #15
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	43db      	mvns	r3, r3
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	4013      	ands	r3, r2
 8005e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005e3e:	d019      	beq.n	8005e74 <HAL_GPIO_Init+0x1d4>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a4a      	ldr	r2, [pc, #296]	; (8005f6c <HAL_GPIO_Init+0x2cc>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d013      	beq.n	8005e70 <HAL_GPIO_Init+0x1d0>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a49      	ldr	r2, [pc, #292]	; (8005f70 <HAL_GPIO_Init+0x2d0>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d00d      	beq.n	8005e6c <HAL_GPIO_Init+0x1cc>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a48      	ldr	r2, [pc, #288]	; (8005f74 <HAL_GPIO_Init+0x2d4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d007      	beq.n	8005e68 <HAL_GPIO_Init+0x1c8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a47      	ldr	r2, [pc, #284]	; (8005f78 <HAL_GPIO_Init+0x2d8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d101      	bne.n	8005e64 <HAL_GPIO_Init+0x1c4>
 8005e60:	2304      	movs	r3, #4
 8005e62:	e008      	b.n	8005e76 <HAL_GPIO_Init+0x1d6>
 8005e64:	2307      	movs	r3, #7
 8005e66:	e006      	b.n	8005e76 <HAL_GPIO_Init+0x1d6>
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e004      	b.n	8005e76 <HAL_GPIO_Init+0x1d6>
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	e002      	b.n	8005e76 <HAL_GPIO_Init+0x1d6>
 8005e70:	2301      	movs	r3, #1
 8005e72:	e000      	b.n	8005e76 <HAL_GPIO_Init+0x1d6>
 8005e74:	2300      	movs	r3, #0
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	f002 0203 	and.w	r2, r2, #3
 8005e7c:	0092      	lsls	r2, r2, #2
 8005e7e:	4093      	lsls	r3, r2
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005e86:	4938      	ldr	r1, [pc, #224]	; (8005f68 <HAL_GPIO_Init+0x2c8>)
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	089b      	lsrs	r3, r3, #2
 8005e8c:	3302      	adds	r3, #2
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005e94:	4b39      	ldr	r3, [pc, #228]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	43db      	mvns	r3, r3
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005eba:	4a30      	ldr	r2, [pc, #192]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8005ec2:	4b2e      	ldr	r3, [pc, #184]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	43db      	mvns	r3, r3
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ee8:	4a24      	ldr	r2, [pc, #144]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ef0:	4b22      	ldr	r3, [pc, #136]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	43db      	mvns	r3, r3
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	4013      	ands	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d003      	beq.n	8005f14 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f14:	4a19      	ldr	r2, [pc, #100]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005f1a:	4b18      	ldr	r3, [pc, #96]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	43db      	mvns	r3, r3
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4013      	ands	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d003      	beq.n	8005f3e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005f3e:	4a0f      	ldr	r2, [pc, #60]	; (8005f7c <HAL_GPIO_Init+0x2dc>)
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	3301      	adds	r3, #1
 8005f48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f47f aeab 	bne.w	8005cb0 <HAL_GPIO_Init+0x10>
  }
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	40010000 	.word	0x40010000
 8005f6c:	48000400 	.word	0x48000400
 8005f70:	48000800 	.word	0x48000800
 8005f74:	48000c00 	.word	0x48000c00
 8005f78:	48001000 	.word	0x48001000
 8005f7c:	58000800 	.word	0x58000800

08005f80 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691a      	ldr	r2, [r3, #16]
 8005f90:	887b      	ldrh	r3, [r7, #2]
 8005f92:	4013      	ands	r3, r2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	73fb      	strb	r3, [r7, #15]
 8005f9c:	e001      	b.n	8005fa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	807b      	strh	r3, [r7, #2]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fc0:	787b      	ldrb	r3, [r7, #1]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fc6:	887a      	ldrh	r2, [r7, #2]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fcc:	e002      	b.n	8005fd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fce:	887a      	ldrh	r2, [r7, #2]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fea:	4b08      	ldr	r3, [pc, #32]	; (800600c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	88fb      	ldrh	r3, [r7, #6]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d006      	beq.n	8006004 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ff6:	4a05      	ldr	r2, [pc, #20]	; (800600c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ff8:	88fb      	ldrh	r3, [r7, #6]
 8005ffa:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ffc:	88fb      	ldrh	r3, [r7, #6]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fe fae4 	bl	80045cc <HAL_GPIO_EXTI_Callback>
  }
}
 8006004:	bf00      	nop
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	58000800 	.word	0x58000800

08006010 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8006016:	4b0a      	ldr	r3, [pc, #40]	; (8006040 <HAL_HSEM_IRQHandler+0x30>)
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800601c:	4b08      	ldr	r3, [pc, #32]	; (8006040 <HAL_HSEM_IRQHandler+0x30>)
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	43db      	mvns	r3, r3
 8006024:	4906      	ldr	r1, [pc, #24]	; (8006040 <HAL_HSEM_IRQHandler+0x30>)
 8006026:	4013      	ands	r3, r2
 8006028:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800602a:	4a05      	ldr	r2, [pc, #20]	; (8006040 <HAL_HSEM_IRQHandler+0x30>)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f807 	bl	8006044 <HAL_HSEM_FreeCallback>
}
 8006036:	bf00      	nop
 8006038:	3708      	adds	r7, #8
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	58001500 	.word	0x58001500

08006044 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e081      	b.n	800616e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d106      	bne.n	8006084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7ff f9e2 	bl	8005448 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2224      	movs	r2, #36	; 0x24
 8006088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0201 	bic.w	r2, r2, #1
 800609a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80060a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d107      	bne.n	80060d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689a      	ldr	r2, [r3, #8]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060ce:	609a      	str	r2, [r3, #8]
 80060d0:	e006      	b.n	80060e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80060de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d104      	bne.n	80060f2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	6812      	ldr	r2, [r2, #0]
 80060fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006100:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006104:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006114:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	691a      	ldr	r2, [r3, #16]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	ea42 0103 	orr.w	r1, r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	021a      	lsls	r2, r3, #8
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	69d9      	ldr	r1, [r3, #28]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a1a      	ldr	r2, [r3, #32]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0201 	orr.w	r2, r2, #1
 800614e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2220      	movs	r2, #32
 800615a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b088      	sub	sp, #32
 800617c:	af02      	add	r7, sp, #8
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	607a      	str	r2, [r7, #4]
 8006182:	461a      	mov	r2, r3
 8006184:	460b      	mov	r3, r1
 8006186:	817b      	strh	r3, [r7, #10]
 8006188:	4613      	mov	r3, r2
 800618a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b20      	cmp	r3, #32
 8006196:	f040 80da 	bne.w	800634e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d101      	bne.n	80061a8 <HAL_I2C_Master_Transmit+0x30>
 80061a4:	2302      	movs	r3, #2
 80061a6:	e0d3      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061b0:	f7ff fbde 	bl	8005970 <HAL_GetTick>
 80061b4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	2319      	movs	r3, #25
 80061bc:	2201      	movs	r2, #1
 80061be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 fbc6 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e0be      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2221      	movs	r2, #33	; 0x21
 80061d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2210      	movs	r2, #16
 80061de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	893a      	ldrh	r2, [r7, #8]
 80061f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2bff      	cmp	r3, #255	; 0xff
 8006202:	d90e      	bls.n	8006222 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	22ff      	movs	r2, #255	; 0xff
 8006208:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800620e:	b2da      	uxtb	r2, r3
 8006210:	8979      	ldrh	r1, [r7, #10]
 8006212:	4b51      	ldr	r3, [pc, #324]	; (8006358 <HAL_I2C_Master_Transmit+0x1e0>)
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 fcbc 	bl	8006b98 <I2C_TransferConfig>
 8006220:	e06c      	b.n	80062fc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006226:	b29a      	uxth	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006230:	b2da      	uxtb	r2, r3
 8006232:	8979      	ldrh	r1, [r7, #10]
 8006234:	4b48      	ldr	r3, [pc, #288]	; (8006358 <HAL_I2C_Master_Transmit+0x1e0>)
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 fcab 	bl	8006b98 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006242:	e05b      	b.n	80062fc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	6a39      	ldr	r1, [r7, #32]
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 fbc3 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e07b      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625c:	781a      	ldrb	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006272:	b29b      	uxth	r3, r3
 8006274:	3b01      	subs	r3, #1
 8006276:	b29a      	uxth	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006280:	3b01      	subs	r3, #1
 8006282:	b29a      	uxth	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d034      	beq.n	80062fc <HAL_I2C_Master_Transmit+0x184>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006296:	2b00      	cmp	r3, #0
 8006298:	d130      	bne.n	80062fc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	2200      	movs	r2, #0
 80062a2:	2180      	movs	r1, #128	; 0x80
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f000 fb55 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e04d      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	2bff      	cmp	r3, #255	; 0xff
 80062bc:	d90e      	bls.n	80062dc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	22ff      	movs	r2, #255	; 0xff
 80062c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	8979      	ldrh	r1, [r7, #10]
 80062cc:	2300      	movs	r3, #0
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 fc5f 	bl	8006b98 <I2C_TransferConfig>
 80062da:	e00f      	b.n	80062fc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	8979      	ldrh	r1, [r7, #10]
 80062ee:	2300      	movs	r3, #0
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 fc4e 	bl	8006b98 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006300:	b29b      	uxth	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d19e      	bne.n	8006244 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	6a39      	ldr	r1, [r7, #32]
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 fba2 	bl	8006a54 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e01a      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2220      	movs	r2, #32
 8006320:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6859      	ldr	r1, [r3, #4]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	4b0b      	ldr	r3, [pc, #44]	; (800635c <HAL_I2C_Master_Transmit+0x1e4>)
 800632e:	400b      	ands	r3, r1
 8006330:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800634a:	2300      	movs	r3, #0
 800634c:	e000      	b.n	8006350 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800634e:	2302      	movs	r3, #2
  }
}
 8006350:	4618      	mov	r0, r3
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	80002000 	.word	0x80002000
 800635c:	fe00e800 	.word	0xfe00e800

08006360 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b088      	sub	sp, #32
 8006364:	af02      	add	r7, sp, #8
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	4608      	mov	r0, r1
 800636a:	4611      	mov	r1, r2
 800636c:	461a      	mov	r2, r3
 800636e:	4603      	mov	r3, r0
 8006370:	817b      	strh	r3, [r7, #10]
 8006372:	460b      	mov	r3, r1
 8006374:	813b      	strh	r3, [r7, #8]
 8006376:	4613      	mov	r3, r2
 8006378:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b20      	cmp	r3, #32
 8006384:	f040 80f9 	bne.w	800657a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d002      	beq.n	8006394 <HAL_I2C_Mem_Write+0x34>
 800638e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006390:	2b00      	cmp	r3, #0
 8006392:	d105      	bne.n	80063a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800639a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e0ed      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d101      	bne.n	80063ae <HAL_I2C_Mem_Write+0x4e>
 80063aa:	2302      	movs	r3, #2
 80063ac:	e0e6      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063b6:	f7ff fadb 	bl	8005970 <HAL_GetTick>
 80063ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	2319      	movs	r3, #25
 80063c2:	2201      	movs	r2, #1
 80063c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fac3 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e0d1      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2221      	movs	r2, #33	; 0x21
 80063dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2240      	movs	r2, #64	; 0x40
 80063e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6a3a      	ldr	r2, [r7, #32]
 80063f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80063f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006400:	88f8      	ldrh	r0, [r7, #6]
 8006402:	893a      	ldrh	r2, [r7, #8]
 8006404:	8979      	ldrh	r1, [r7, #10]
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	9301      	str	r3, [sp, #4]
 800640a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	4603      	mov	r3, r0
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f000 f9d3 	bl	80067bc <I2C_RequestMemoryWrite>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d005      	beq.n	8006428 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e0a9      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642c:	b29b      	uxth	r3, r3
 800642e:	2bff      	cmp	r3, #255	; 0xff
 8006430:	d90e      	bls.n	8006450 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	22ff      	movs	r2, #255	; 0xff
 8006436:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800643c:	b2da      	uxtb	r2, r3
 800643e:	8979      	ldrh	r1, [r7, #10]
 8006440:	2300      	movs	r3, #0
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 fba5 	bl	8006b98 <I2C_TransferConfig>
 800644e:	e00f      	b.n	8006470 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006454:	b29a      	uxth	r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645e:	b2da      	uxtb	r2, r3
 8006460:	8979      	ldrh	r1, [r7, #10]
 8006462:	2300      	movs	r3, #0
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 fb94 	bl	8006b98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 faad 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d001      	beq.n	8006484 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e07b      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	781a      	ldrb	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d034      	beq.n	8006528 <HAL_I2C_Mem_Write+0x1c8>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d130      	bne.n	8006528 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064cc:	2200      	movs	r2, #0
 80064ce:	2180      	movs	r1, #128	; 0x80
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 fa3f 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e04d      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	2bff      	cmp	r3, #255	; 0xff
 80064e8:	d90e      	bls.n	8006508 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	22ff      	movs	r2, #255	; 0xff
 80064ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f4:	b2da      	uxtb	r2, r3
 80064f6:	8979      	ldrh	r1, [r7, #10]
 80064f8:	2300      	movs	r3, #0
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f000 fb49 	bl	8006b98 <I2C_TransferConfig>
 8006506:	e00f      	b.n	8006528 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800650c:	b29a      	uxth	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006516:	b2da      	uxtb	r2, r3
 8006518:	8979      	ldrh	r1, [r7, #10]
 800651a:	2300      	movs	r3, #0
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 fb38 	bl	8006b98 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d19e      	bne.n	8006470 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 fa8c 	bl	8006a54 <I2C_WaitOnSTOPFlagUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e01a      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2220      	movs	r2, #32
 800654c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	6859      	ldr	r1, [r3, #4]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	4b0a      	ldr	r3, [pc, #40]	; (8006584 <HAL_I2C_Mem_Write+0x224>)
 800655a:	400b      	ands	r3, r1
 800655c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2220      	movs	r2, #32
 8006562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006576:	2300      	movs	r3, #0
 8006578:	e000      	b.n	800657c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800657a:	2302      	movs	r3, #2
  }
}
 800657c:	4618      	mov	r0, r3
 800657e:	3718      	adds	r7, #24
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	fe00e800 	.word	0xfe00e800

08006588 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af02      	add	r7, sp, #8
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	4608      	mov	r0, r1
 8006592:	4611      	mov	r1, r2
 8006594:	461a      	mov	r2, r3
 8006596:	4603      	mov	r3, r0
 8006598:	817b      	strh	r3, [r7, #10]
 800659a:	460b      	mov	r3, r1
 800659c:	813b      	strh	r3, [r7, #8]
 800659e:	4613      	mov	r3, r2
 80065a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b20      	cmp	r3, #32
 80065ac:	f040 80fd 	bne.w	80067aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_I2C_Mem_Read+0x34>
 80065b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d105      	bne.n	80065c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e0f1      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d101      	bne.n	80065d6 <HAL_I2C_Mem_Read+0x4e>
 80065d2:	2302      	movs	r3, #2
 80065d4:	e0ea      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80065de:	f7ff f9c7 	bl	8005970 <HAL_GetTick>
 80065e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	9300      	str	r3, [sp, #0]
 80065e8:	2319      	movs	r3, #25
 80065ea:	2201      	movs	r2, #1
 80065ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f9af 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d001      	beq.n	8006600 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e0d5      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2222      	movs	r2, #34	; 0x22
 8006604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2240      	movs	r2, #64	; 0x40
 800660c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6a3a      	ldr	r2, [r7, #32]
 800661a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006620:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006628:	88f8      	ldrh	r0, [r7, #6]
 800662a:	893a      	ldrh	r2, [r7, #8]
 800662c:	8979      	ldrh	r1, [r7, #10]
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	9301      	str	r3, [sp, #4]
 8006632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	4603      	mov	r3, r0
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f913 	bl	8006864 <I2C_RequestMemoryRead>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d005      	beq.n	8006650 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e0ad      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006654:	b29b      	uxth	r3, r3
 8006656:	2bff      	cmp	r3, #255	; 0xff
 8006658:	d90e      	bls.n	8006678 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	22ff      	movs	r2, #255	; 0xff
 800665e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006664:	b2da      	uxtb	r2, r3
 8006666:	8979      	ldrh	r1, [r7, #10]
 8006668:	4b52      	ldr	r3, [pc, #328]	; (80067b4 <HAL_I2C_Mem_Read+0x22c>)
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f000 fa91 	bl	8006b98 <I2C_TransferConfig>
 8006676:	e00f      	b.n	8006698 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006686:	b2da      	uxtb	r2, r3
 8006688:	8979      	ldrh	r1, [r7, #10]
 800668a:	4b4a      	ldr	r3, [pc, #296]	; (80067b4 <HAL_I2C_Mem_Read+0x22c>)
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f000 fa80 	bl	8006b98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669e:	2200      	movs	r2, #0
 80066a0:	2104      	movs	r1, #4
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f956 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e07c      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066bc:	b2d2      	uxtb	r2, r2
 80066be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	1c5a      	adds	r2, r3, #1
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066da:	b29b      	uxth	r3, r3
 80066dc:	3b01      	subs	r3, #1
 80066de:	b29a      	uxth	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d034      	beq.n	8006758 <HAL_I2C_Mem_Read+0x1d0>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d130      	bne.n	8006758 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	2200      	movs	r2, #0
 80066fe:	2180      	movs	r1, #128	; 0x80
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f000 f927 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d001      	beq.n	8006710 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e04d      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006714:	b29b      	uxth	r3, r3
 8006716:	2bff      	cmp	r3, #255	; 0xff
 8006718:	d90e      	bls.n	8006738 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	22ff      	movs	r2, #255	; 0xff
 800671e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006724:	b2da      	uxtb	r2, r3
 8006726:	8979      	ldrh	r1, [r7, #10]
 8006728:	2300      	movs	r3, #0
 800672a:	9300      	str	r3, [sp, #0]
 800672c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f000 fa31 	bl	8006b98 <I2C_TransferConfig>
 8006736:	e00f      	b.n	8006758 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800673c:	b29a      	uxth	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006746:	b2da      	uxtb	r2, r3
 8006748:	8979      	ldrh	r1, [r7, #10]
 800674a:	2300      	movs	r3, #0
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 fa20 	bl	8006b98 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d19a      	bne.n	8006698 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 f974 	bl	8006a54 <I2C_WaitOnSTOPFlagUntilTimeout>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d001      	beq.n	8006776 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e01a      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2220      	movs	r2, #32
 800677c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	6859      	ldr	r1, [r3, #4]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	4b0b      	ldr	r3, [pc, #44]	; (80067b8 <HAL_I2C_Mem_Read+0x230>)
 800678a:	400b      	ands	r3, r1
 800678c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2220      	movs	r2, #32
 8006792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e000      	b.n	80067ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80067aa:	2302      	movs	r3, #2
  }
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3718      	adds	r7, #24
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	80002400 	.word	0x80002400
 80067b8:	fe00e800 	.word	0xfe00e800

080067bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b086      	sub	sp, #24
 80067c0:	af02      	add	r7, sp, #8
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	4608      	mov	r0, r1
 80067c6:	4611      	mov	r1, r2
 80067c8:	461a      	mov	r2, r3
 80067ca:	4603      	mov	r3, r0
 80067cc:	817b      	strh	r3, [r7, #10]
 80067ce:	460b      	mov	r3, r1
 80067d0:	813b      	strh	r3, [r7, #8]
 80067d2:	4613      	mov	r3, r2
 80067d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80067d6:	88fb      	ldrh	r3, [r7, #6]
 80067d8:	b2da      	uxtb	r2, r3
 80067da:	8979      	ldrh	r1, [r7, #10]
 80067dc:	4b20      	ldr	r3, [pc, #128]	; (8006860 <I2C_RequestMemoryWrite+0xa4>)
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 f9d7 	bl	8006b98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067ea:	69fa      	ldr	r2, [r7, #28]
 80067ec:	69b9      	ldr	r1, [r7, #24]
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f8f0 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e02c      	b.n	8006858 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067fe:	88fb      	ldrh	r3, [r7, #6]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d105      	bne.n	8006810 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006804:	893b      	ldrh	r3, [r7, #8]
 8006806:	b2da      	uxtb	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	629a      	str	r2, [r3, #40]	; 0x28
 800680e:	e015      	b.n	800683c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006810:	893b      	ldrh	r3, [r7, #8]
 8006812:	0a1b      	lsrs	r3, r3, #8
 8006814:	b29b      	uxth	r3, r3
 8006816:	b2da      	uxtb	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800681e:	69fa      	ldr	r2, [r7, #28]
 8006820:	69b9      	ldr	r1, [r7, #24]
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 f8d6 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e012      	b.n	8006858 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006832:	893b      	ldrh	r3, [r7, #8]
 8006834:	b2da      	uxtb	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	2200      	movs	r2, #0
 8006844:	2180      	movs	r1, #128	; 0x80
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f000 f884 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	80002000 	.word	0x80002000

08006864 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af02      	add	r7, sp, #8
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	461a      	mov	r2, r3
 8006872:	4603      	mov	r3, r0
 8006874:	817b      	strh	r3, [r7, #10]
 8006876:	460b      	mov	r3, r1
 8006878:	813b      	strh	r3, [r7, #8]
 800687a:	4613      	mov	r3, r2
 800687c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	b2da      	uxtb	r2, r3
 8006882:	8979      	ldrh	r1, [r7, #10]
 8006884:	4b20      	ldr	r3, [pc, #128]	; (8006908 <I2C_RequestMemoryRead+0xa4>)
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	2300      	movs	r3, #0
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f000 f984 	bl	8006b98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006890:	69fa      	ldr	r2, [r7, #28]
 8006892:	69b9      	ldr	r1, [r7, #24]
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 f89d 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d001      	beq.n	80068a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e02c      	b.n	80068fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068a4:	88fb      	ldrh	r3, [r7, #6]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d105      	bne.n	80068b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068aa:	893b      	ldrh	r3, [r7, #8]
 80068ac:	b2da      	uxtb	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	629a      	str	r2, [r3, #40]	; 0x28
 80068b4:	e015      	b.n	80068e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80068b6:	893b      	ldrh	r3, [r7, #8]
 80068b8:	0a1b      	lsrs	r3, r3, #8
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	b2da      	uxtb	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068c4:	69fa      	ldr	r2, [r7, #28]
 80068c6:	69b9      	ldr	r1, [r7, #24]
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 f883 	bl	80069d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e012      	b.n	80068fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068d8:	893b      	ldrh	r3, [r7, #8]
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	2200      	movs	r2, #0
 80068ea:	2140      	movs	r1, #64	; 0x40
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f831 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e000      	b.n	80068fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	80002000 	.word	0x80002000

0800690c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b02      	cmp	r3, #2
 8006920:	d103      	bne.n	800692a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2200      	movs	r2, #0
 8006928:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b01      	cmp	r3, #1
 8006936:	d007      	beq.n	8006948 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	699a      	ldr	r2, [r3, #24]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 0201 	orr.w	r2, r2, #1
 8006946:	619a      	str	r2, [r3, #24]
  }
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	603b      	str	r3, [r7, #0]
 8006960:	4613      	mov	r3, r2
 8006962:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006964:	e022      	b.n	80069ac <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696c:	d01e      	beq.n	80069ac <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800696e:	f7fe ffff 	bl	8005970 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d302      	bcc.n	8006984 <I2C_WaitOnFlagUntilTimeout+0x30>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d113      	bne.n	80069ac <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006988:	f043 0220 	orr.w	r2, r3, #32
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e00f      	b.n	80069cc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699a      	ldr	r2, [r3, #24]
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	4013      	ands	r3, r2
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	bf0c      	ite	eq
 80069bc:	2301      	moveq	r3, #1
 80069be:	2300      	movne	r3, #0
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	461a      	mov	r2, r3
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d0cd      	beq.n	8006966 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80069e0:	e02c      	b.n	8006a3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	68b9      	ldr	r1, [r7, #8]
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 f870 	bl	8006acc <I2C_IsAcknowledgeFailed>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d001      	beq.n	80069f6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e02a      	b.n	8006a4c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d01e      	beq.n	8006a3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069fe:	f7fe ffb7 	bl	8005970 <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d302      	bcc.n	8006a14 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d113      	bne.n	8006a3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a18:	f043 0220 	orr.w	r2, r3, #32
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e007      	b.n	8006a4c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	f003 0302 	and.w	r3, r3, #2
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d1cb      	bne.n	80069e2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a60:	e028      	b.n	8006ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f000 f830 	bl	8006acc <I2C_IsAcknowledgeFailed>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e026      	b.n	8006ac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a76:	f7fe ff7b 	bl	8005970 <HAL_GetTick>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d302      	bcc.n	8006a8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d113      	bne.n	8006ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a90:	f043 0220 	orr.w	r2, r3, #32
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2220      	movs	r2, #32
 8006a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e007      	b.n	8006ac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	f003 0320 	and.w	r3, r3, #32
 8006abe:	2b20      	cmp	r3, #32
 8006ac0:	d1cf      	bne.n	8006a62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	f003 0310 	and.w	r3, r3, #16
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d151      	bne.n	8006b8a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ae6:	e022      	b.n	8006b2e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aee:	d01e      	beq.n	8006b2e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af0:	f7fe ff3e 	bl	8005970 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d302      	bcc.n	8006b06 <I2C_IsAcknowledgeFailed+0x3a>
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d113      	bne.n	8006b2e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b0a:	f043 0220 	orr.w	r2, r3, #32
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2220      	movs	r2, #32
 8006b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e02e      	b.n	8006b8c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	f003 0320 	and.w	r3, r3, #32
 8006b38:	2b20      	cmp	r3, #32
 8006b3a:	d1d5      	bne.n	8006ae8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2210      	movs	r2, #16
 8006b42:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f7ff fedd 	bl	800690c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6859      	ldr	r1, [r3, #4]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <I2C_IsAcknowledgeFailed+0xc8>)
 8006b5e:	400b      	ands	r3, r1
 8006b60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b66:	f043 0204 	orr.w	r2, r3, #4
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2220      	movs	r2, #32
 8006b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e000      	b.n	8006b8c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	fe00e800 	.word	0xfe00e800

08006b98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	607b      	str	r3, [r7, #4]
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	817b      	strh	r3, [r7, #10]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685a      	ldr	r2, [r3, #4]
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	0d5b      	lsrs	r3, r3, #21
 8006bb4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006bb8:	4b0d      	ldr	r3, [pc, #52]	; (8006bf0 <I2C_TransferConfig+0x58>)
 8006bba:	430b      	orrs	r3, r1
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	ea02 0103 	and.w	r1, r2, r3
 8006bc2:	897b      	ldrh	r3, [r7, #10]
 8006bc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006bc8:	7a7b      	ldrb	r3, [r7, #9]
 8006bca:	041b      	lsls	r3, r3, #16
 8006bcc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	431a      	orrs	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006be2:	bf00      	nop
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	03ff63ff 	.word	0x03ff63ff

08006bf4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d138      	bne.n	8006c7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d101      	bne.n	8006c18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006c14:	2302      	movs	r3, #2
 8006c16:	e032      	b.n	8006c7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2224      	movs	r2, #36	; 0x24
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6819      	ldr	r1, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f042 0201 	orr.w	r2, r2, #1
 8006c66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	e000      	b.n	8006c7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c7c:	2302      	movs	r3, #2
  }
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	370c      	adds	r7, #12
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
 8006c92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b20      	cmp	r3, #32
 8006c9e:	d139      	bne.n	8006d14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d101      	bne.n	8006cae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006caa:	2302      	movs	r3, #2
 8006cac:	e033      	b.n	8006d16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2224      	movs	r2, #36	; 0x24
 8006cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0201 	bic.w	r2, r2, #1
 8006ccc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006cdc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	021b      	lsls	r3, r3, #8
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f042 0201 	orr.w	r2, r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2220      	movs	r2, #32
 8006d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d10:	2300      	movs	r3, #0
 8006d12:	e000      	b.n	8006d16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006d14:	2302      	movs	r3, #2
  }
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3714      	adds	r7, #20
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
	...

08006d24 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006d24:	b480      	push	{r7}
 8006d26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d28:	4b05      	ldr	r3, [pc, #20]	; (8006d40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a04      	ldr	r2, [pc, #16]	; (8006d40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d32:	6013      	str	r3, [r2, #0]
}
 8006d34:	bf00      	nop
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	58000400 	.word	0x58000400

08006d44 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006d48:	4b04      	ldr	r3, [pc, #16]	; (8006d5c <HAL_PWREx_GetVoltageRange+0x18>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	58000400 	.word	0x58000400

08006d60 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006d60:	b480      	push	{r7}
 8006d62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d72:	d101      	bne.n	8006d78 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8006d74:	2301      	movs	r3, #1
 8006d76:	e000      	b.n	8006d7a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <LL_RCC_HSE_Enable>:
{
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d96:	6013      	str	r3, [r2, #0]
}
 8006d98:	bf00      	nop
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <LL_RCC_HSE_Disable>:
{
 8006da2:	b480      	push	{r7}
 8006da4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db4:	6013      	str	r3, [r2, #0]
}
 8006db6:	bf00      	nop
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <LL_RCC_HSE_IsReady>:
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006dd2:	d101      	bne.n	8006dd8 <LL_RCC_HSE_IsReady+0x18>
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e000      	b.n	8006dda <LL_RCC_HSE_IsReady+0x1a>
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <LL_RCC_HSI_Enable>:
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df6:	6013      	str	r3, [r2, #0]
}
 8006df8:	bf00      	nop
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <LL_RCC_HSI_Disable>:
{
 8006e02:	b480      	push	{r7}
 8006e04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e14:	6013      	str	r3, [r2, #0]
}
 8006e16:	bf00      	nop
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <LL_RCC_HSI_IsReady>:
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e32:	d101      	bne.n	8006e38 <LL_RCC_HSI_IsReady+0x18>
 8006e34:	2301      	movs	r3, #1
 8006e36:	e000      	b.n	8006e3a <LL_RCC_HSI_IsReady+0x1a>
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006e4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	061b      	lsls	r3, r3, #24
 8006e5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	604b      	str	r3, [r1, #4]
}
 8006e62:	bf00      	nop
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <LL_RCC_HSI48_Enable>:
{
 8006e6e:	b480      	push	{r7}
 8006e70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006e72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006e7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e7e:	f043 0301 	orr.w	r3, r3, #1
 8006e82:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006e86:	bf00      	nop
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <LL_RCC_HSI48_Disable>:
{
 8006e90:	b480      	push	{r7}
 8006e92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006e9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ea0:	f023 0301 	bic.w	r3, r3, #1
 8006ea4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006ea8:	bf00      	nop
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <LL_RCC_HSI48_IsReady>:
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d101      	bne.n	8006eca <LL_RCC_HSI48_IsReady+0x18>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e000      	b.n	8006ecc <LL_RCC_HSI48_IsReady+0x1a>
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <LL_RCC_LSE_Enable>:
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006eda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ee2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ee6:	f043 0301 	orr.w	r3, r3, #1
 8006eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006eee:	bf00      	nop
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <LL_RCC_LSE_Disable>:
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006efc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f08:	f023 0301 	bic.w	r3, r3, #1
 8006f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f10:	bf00      	nop
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr

08006f1a <LL_RCC_LSE_EnableBypass>:
{
 8006f1a:	b480      	push	{r7}
 8006f1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006f1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f2a:	f043 0304 	orr.w	r3, r3, #4
 8006f2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f32:	bf00      	nop
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <LL_RCC_LSE_DisableBypass>:
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f4c:	f023 0304 	bic.w	r3, r3, #4
 8006f50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f54:	bf00      	nop
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr

08006f5e <LL_RCC_LSE_IsReady>:
{
 8006f5e:	b480      	push	{r7}
 8006f60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d101      	bne.n	8006f76 <LL_RCC_LSE_IsReady+0x18>
 8006f72:	2301      	movs	r3, #1
 8006f74:	e000      	b.n	8006f78 <LL_RCC_LSE_IsReady+0x1a>
 8006f76:	2300      	movs	r3, #0
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr

08006f82 <LL_RCC_LSI1_Enable>:
{
 8006f82:	b480      	push	{r7}
 8006f84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006f86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f92:	f043 0301 	orr.w	r3, r3, #1
 8006f96:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006f9a:	bf00      	nop
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <LL_RCC_LSI1_Disable>:
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006fb4:	f023 0301 	bic.w	r3, r3, #1
 8006fb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006fbc:	bf00      	nop
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <LL_RCC_LSI1_IsReady>:
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006fca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d101      	bne.n	8006fde <LL_RCC_LSI1_IsReady+0x18>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e000      	b.n	8006fe0 <LL_RCC_LSI1_IsReady+0x1a>
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <LL_RCC_LSI2_Enable>:
{
 8006fea:	b480      	push	{r7}
 8006fec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ff6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ffa:	f043 0304 	orr.w	r3, r3, #4
 8006ffe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007002:	bf00      	nop
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <LL_RCC_LSI2_Disable>:
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8007010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007014:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007018:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800701c:	f023 0304 	bic.w	r3, r3, #4
 8007020:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007024:	bf00      	nop
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr

0800702e <LL_RCC_LSI2_IsReady>:
{
 800702e:	b480      	push	{r7}
 8007030:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8007032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007036:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800703a:	f003 0308 	and.w	r3, r3, #8
 800703e:	2b08      	cmp	r3, #8
 8007040:	d101      	bne.n	8007046 <LL_RCC_LSI2_IsReady+0x18>
 8007042:	2301      	movs	r3, #1
 8007044:	e000      	b.n	8007048 <LL_RCC_LSI2_IsReady+0x1a>
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <LL_RCC_LSI2_SetTrimming>:
{
 8007052:	b480      	push	{r7}
 8007054:	b083      	sub	sp, #12
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800705a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800705e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007062:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	021b      	lsls	r3, r3, #8
 800706a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800706e:	4313      	orrs	r3, r2
 8007070:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <LL_RCC_MSI_Enable>:
{
 8007080:	b480      	push	{r7}
 8007082:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8007084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800708e:	f043 0301 	orr.w	r3, r3, #1
 8007092:	6013      	str	r3, [r2, #0]
}
 8007094:	bf00      	nop
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <LL_RCC_MSI_Disable>:
{
 800709e:	b480      	push	{r7}
 80070a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80070a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070ac:	f023 0301 	bic.w	r3, r3, #1
 80070b0:	6013      	str	r3, [r2, #0]
}
 80070b2:	bf00      	nop
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <LL_RCC_MSI_IsReady>:
{
 80070bc:	b480      	push	{r7}
 80070be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80070c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d101      	bne.n	80070d2 <LL_RCC_MSI_IsReady+0x16>
 80070ce:	2301      	movs	r3, #1
 80070d0:	e000      	b.n	80070d4 <LL_RCC_MSI_IsReady+0x18>
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <LL_RCC_MSI_SetRange>:
{
 80070de:	b480      	push	{r7}
 80070e0:	b083      	sub	sp, #12
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80070e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80070f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	600b      	str	r3, [r1, #0]
}
 80070fa:	bf00      	nop
 80070fc:	370c      	adds	r7, #12
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <LL_RCC_MSI_GetRange>:
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800710c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007116:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2bb0      	cmp	r3, #176	; 0xb0
 800711c:	d901      	bls.n	8007122 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800711e:	23b0      	movs	r3, #176	; 0xb0
 8007120:	607b      	str	r3, [r7, #4]
  return msiRange;
 8007122:	687b      	ldr	r3, [r7, #4]
}
 8007124:	4618      	mov	r0, r3
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <LL_RCC_MSI_SetCalibTrimming>:
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8007138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	021b      	lsls	r3, r3, #8
 8007146:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800714a:	4313      	orrs	r3, r2
 800714c:	604b      	str	r3, [r1, #4]
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <LL_RCC_SetSysClkSource>:
{
 800715a:	b480      	push	{r7}
 800715c:	b083      	sub	sp, #12
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007162:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f023 0203 	bic.w	r2, r3, #3
 800716c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4313      	orrs	r3, r2
 8007174:	608b      	str	r3, [r1, #8]
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <LL_RCC_GetSysClkSource>:
{
 8007182:	b480      	push	{r7}
 8007184:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007186:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f003 030c 	and.w	r3, r3, #12
}
 8007190:	4618      	mov	r0, r3
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <LL_RCC_SetAHBPrescaler>:
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80071a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	608b      	str	r3, [r1, #8]
}
 80071b6:	bf00      	nop
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <LL_C2_RCC_SetAHBPrescaler>:
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80071ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80071d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4313      	orrs	r3, r2
 80071de:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80071e2:	bf00      	nop
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <LL_RCC_SetAHB4Prescaler>:
{
 80071ee:	b480      	push	{r7}
 80071f0:	b083      	sub	sp, #12
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80071f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80071fe:	f023 020f 	bic.w	r2, r3, #15
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	091b      	lsrs	r3, r3, #4
 8007206:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800720a:	4313      	orrs	r3, r2
 800720c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <LL_RCC_SetAPB1Prescaler>:
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8007224:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800722e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4313      	orrs	r3, r2
 8007236:	608b      	str	r3, [r1, #8]
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <LL_RCC_SetAPB2Prescaler>:
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800724c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007256:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4313      	orrs	r3, r2
 800725e:	608b      	str	r3, [r1, #8]
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <LL_RCC_GetAHBPrescaler>:
{
 800726c:	b480      	push	{r7}
 800726e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8007270:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800727a:	4618      	mov	r0, r3
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <LL_C2_RCC_GetAHBPrescaler>:
{
 8007284:	b480      	push	{r7}
 8007286:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8007288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800728c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007294:	4618      	mov	r0, r3
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <LL_RCC_GetAHB4Prescaler>:
{
 800729e:	b480      	push	{r7}
 80072a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80072a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <LL_RCC_GetAPB1Prescaler>:
{
 80072ba:	b480      	push	{r7}
 80072bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80072be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <LL_RCC_GetAPB2Prescaler>:
{
 80072d2:	b480      	push	{r7}
 80072d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80072d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr

080072ea <LL_RCC_PLL_Enable>:
{
 80072ea:	b480      	push	{r7}
 80072ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80072ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80072f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072fc:	6013      	str	r3, [r2, #0]
}
 80072fe:	bf00      	nop
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <LL_RCC_PLL_Disable>:
{
 8007308:	b480      	push	{r7}
 800730a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800730c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007316:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800731a:	6013      	str	r3, [r2, #0]
}
 800731c:	bf00      	nop
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <LL_RCC_PLL_IsReady>:
{
 8007326:	b480      	push	{r7}
 8007328:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800732a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007334:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007338:	d101      	bne.n	800733e <LL_RCC_PLL_IsReady+0x18>
 800733a:	2301      	movs	r3, #1
 800733c:	e000      	b.n	8007340 <LL_RCC_PLL_IsReady+0x1a>
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <LL_RCC_PLL_GetN>:
{
 800734a:	b480      	push	{r7}
 800734c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800734e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	0a1b      	lsrs	r3, r3, #8
 8007356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800735a:	4618      	mov	r0, r3
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <LL_RCC_PLL_GetR>:
{
 8007364:	b480      	push	{r7}
 8007366:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8007368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8007372:	4618      	mov	r0, r3
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <LL_RCC_PLL_GetDivider>:
{
 800737c:	b480      	push	{r7}
 800737e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800738a:	4618      	mov	r0, r3
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <LL_RCC_PLL_GetMainSource>:
{
 8007394:	b480      	push	{r7}
 8007396:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8007398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	f003 0303 	and.w	r3, r3, #3
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <LL_RCC_IsActiveFlag_HPRE>:
{
 80073ac:	b480      	push	{r7}
 80073ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80073b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073be:	d101      	bne.n	80073c4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80073c0:	2301      	movs	r3, #1
 80073c2:	e000      	b.n	80073c6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <LL_RCC_IsActiveFlag_C2HPRE>:
{
 80073d0:	b480      	push	{r7}
 80073d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80073d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80073dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073e4:	d101      	bne.n	80073ea <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80073e6:	2301      	movs	r3, #1
 80073e8:	e000      	b.n	80073ec <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 80073f6:	b480      	push	{r7}
 80073f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80073fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007402:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800740a:	d101      	bne.n	8007410 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <LL_RCC_IsActiveFlag_PPRE1>:
{
 800741c:	b480      	push	{r7}
 800741e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8007420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800742a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800742e:	d101      	bne.n	8007434 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8007430:	2301      	movs	r3, #1
 8007432:	e000      	b.n	8007436 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <LL_RCC_IsActiveFlag_PPRE2>:
{
 8007440:	b480      	push	{r7}
 8007442:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8007444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800744e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007452:	d101      	bne.n	8007458 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8007454:	2301      	movs	r3, #1
 8007456:	e000      	b.n	800745a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007464:	b590      	push	{r4, r7, lr}
 8007466:	b08d      	sub	sp, #52	; 0x34
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e37e      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0320 	and.w	r3, r3, #32
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 8092 	beq.w	80075a8 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007484:	f7ff fe7d 	bl	8007182 <LL_RCC_GetSysClkSource>
 8007488:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800748a:	f7ff ff83 	bl	8007394 <LL_RCC_PLL_GetMainSource>
 800748e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d005      	beq.n	80074a2 <HAL_RCC_OscConfig+0x3e>
 8007496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007498:	2b0c      	cmp	r3, #12
 800749a:	d14c      	bne.n	8007536 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800749c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d149      	bne.n	8007536 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80074a2:	f7ff fe0b 	bl	80070bc <LL_RCC_MSI_IsReady>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d005      	beq.n	80074b8 <HAL_RCC_OscConfig+0x54>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d101      	bne.n	80074b8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e35d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80074bc:	f7ff fe23 	bl	8007106 <LL_RCC_MSI_GetRange>
 80074c0:	4603      	mov	r3, r0
 80074c2:	429c      	cmp	r4, r3
 80074c4:	d914      	bls.n	80074f0 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 fd5c 	bl	8007f88 <RCC_SetFlashLatencyFromMSIRange>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e34c      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074de:	4618      	mov	r0, r3
 80074e0:	f7ff fdfd 	bl	80070de <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7ff fe21 	bl	8007130 <LL_RCC_MSI_SetCalibTrimming>
 80074ee:	e013      	b.n	8007518 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7ff fdf2 	bl	80070de <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a1b      	ldr	r3, [r3, #32]
 80074fe:	4618      	mov	r0, r3
 8007500:	f7ff fe16 	bl	8007130 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	4618      	mov	r0, r3
 800750a:	f000 fd3d 	bl	8007f88 <RCC_SetFlashLatencyFromMSIRange>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e32d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007518:	f000 fcda 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 800751c:	4602      	mov	r2, r0
 800751e:	4bb3      	ldr	r3, [pc, #716]	; (80077ec <HAL_RCC_OscConfig+0x388>)
 8007520:	601a      	str	r2, [r3, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007522:	4bb3      	ldr	r3, [pc, #716]	; (80077f0 <HAL_RCC_OscConfig+0x38c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7fe f852 	bl	80055d0 <HAL_InitTick>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d039      	beq.n	80075a6 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e31e      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	69db      	ldr	r3, [r3, #28]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d01e      	beq.n	800757c <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800753e:	f7ff fd9f 	bl	8007080 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007542:	f7fe fa15 	bl	8005970 <HAL_GetTick>
 8007546:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8007548:	e008      	b.n	800755c <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800754a:	f7fe fa11 	bl	8005970 <HAL_GetTick>
 800754e:	4602      	mov	r2, r0
 8007550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	2b02      	cmp	r3, #2
 8007556:	d901      	bls.n	800755c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e30b      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 800755c:	f7ff fdae 	bl	80070bc <LL_RCC_MSI_IsReady>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d0f1      	beq.n	800754a <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756a:	4618      	mov	r0, r3
 800756c:	f7ff fdb7 	bl	80070de <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff fddb 	bl	8007130 <LL_RCC_MSI_SetCalibTrimming>
 800757a:	e015      	b.n	80075a8 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800757c:	f7ff fd8f 	bl	800709e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007580:	f7fe f9f6 	bl	8005970 <HAL_GetTick>
 8007584:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8007586:	e008      	b.n	800759a <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007588:	f7fe f9f2 	bl	8005970 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e2ec      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 800759a:	f7ff fd8f 	bl	80070bc <LL_RCC_MSI_IsReady>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1f1      	bne.n	8007588 <HAL_RCC_OscConfig+0x124>
 80075a4:	e000      	b.n	80075a8 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80075a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d04e      	beq.n	8007652 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075b4:	f7ff fde5 	bl	8007182 <LL_RCC_GetSysClkSource>
 80075b8:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075ba:	f7ff feeb 	bl	8007394 <LL_RCC_PLL_GetMainSource>
 80075be:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80075c0:	6a3b      	ldr	r3, [r7, #32]
 80075c2:	2b08      	cmp	r3, #8
 80075c4:	d005      	beq.n	80075d2 <HAL_RCC_OscConfig+0x16e>
 80075c6:	6a3b      	ldr	r3, [r7, #32]
 80075c8:	2b0c      	cmp	r3, #12
 80075ca:	d10d      	bne.n	80075e8 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	2b03      	cmp	r3, #3
 80075d0:	d10a      	bne.n	80075e8 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d2:	f7ff fbf5 	bl	8006dc0 <LL_RCC_HSE_IsReady>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d039      	beq.n	8007650 <HAL_RCC_OscConfig+0x1ec>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d135      	bne.n	8007650 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	e2c5      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075f0:	d102      	bne.n	80075f8 <HAL_RCC_OscConfig+0x194>
 80075f2:	f7ff fbc7 	bl	8006d84 <LL_RCC_HSE_Enable>
 80075f6:	e001      	b.n	80075fc <HAL_RCC_OscConfig+0x198>
 80075f8:	f7ff fbd3 	bl	8006da2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d012      	beq.n	800762a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007604:	f7fe f9b4 	bl	8005970 <HAL_GetTick>
 8007608:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800760a:	e008      	b.n	800761e <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800760c:	f7fe f9b0 	bl	8005970 <HAL_GetTick>
 8007610:	4602      	mov	r2, r0
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	2b64      	cmp	r3, #100	; 0x64
 8007618:	d901      	bls.n	800761e <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e2aa      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 800761e:	f7ff fbcf 	bl	8006dc0 <LL_RCC_HSE_IsReady>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d0f1      	beq.n	800760c <HAL_RCC_OscConfig+0x1a8>
 8007628:	e013      	b.n	8007652 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800762a:	f7fe f9a1 	bl	8005970 <HAL_GetTick>
 800762e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8007630:	e008      	b.n	8007644 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007632:	f7fe f99d 	bl	8005970 <HAL_GetTick>
 8007636:	4602      	mov	r2, r0
 8007638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	2b64      	cmp	r3, #100	; 0x64
 800763e:	d901      	bls.n	8007644 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	e297      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 8007644:	f7ff fbbc 	bl	8006dc0 <LL_RCC_HSE_IsReady>
 8007648:	4603      	mov	r3, r0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f1      	bne.n	8007632 <HAL_RCC_OscConfig+0x1ce>
 800764e:	e000      	b.n	8007652 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d051      	beq.n	8007702 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800765e:	f7ff fd90 	bl	8007182 <LL_RCC_GetSysClkSource>
 8007662:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007664:	f7ff fe96 	bl	8007394 <LL_RCC_PLL_GetMainSource>
 8007668:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	2b04      	cmp	r3, #4
 800766e:	d005      	beq.n	800767c <HAL_RCC_OscConfig+0x218>
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	2b0c      	cmp	r3, #12
 8007674:	d113      	bne.n	800769e <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b02      	cmp	r3, #2
 800767a:	d110      	bne.n	800769e <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800767c:	f7ff fbd0 	bl	8006e20 <LL_RCC_HSI_IsReady>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d005      	beq.n	8007692 <HAL_RCC_OscConfig+0x22e>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e270      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	4618      	mov	r0, r3
 8007698:	f7ff fbd4 	bl	8006e44 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800769c:	e031      	b.n	8007702 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d019      	beq.n	80076da <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076a6:	f7ff fb9d 	bl	8006de4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076aa:	f7fe f961 	bl	8005970 <HAL_GetTick>
 80076ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80076b0:	e008      	b.n	80076c4 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076b2:	f7fe f95d 	bl	8005970 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d901      	bls.n	80076c4 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e257      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 80076c4:	f7ff fbac 	bl	8006e20 <LL_RCC_HSI_IsReady>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f1      	beq.n	80076b2 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7ff fbb6 	bl	8006e44 <LL_RCC_HSI_SetCalibTrimming>
 80076d8:	e013      	b.n	8007702 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076da:	f7ff fb92 	bl	8006e02 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076de:	f7fe f947 	bl	8005970 <HAL_GetTick>
 80076e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80076e4:	e008      	b.n	80076f8 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076e6:	f7fe f943 	bl	8005970 <HAL_GetTick>
 80076ea:	4602      	mov	r2, r0
 80076ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d901      	bls.n	80076f8 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e23d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 80076f8:	f7ff fb92 	bl	8006e20 <LL_RCC_HSI_IsReady>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1f1      	bne.n	80076e6 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0308 	and.w	r3, r3, #8
 800770a:	2b00      	cmp	r3, #0
 800770c:	d106      	bne.n	800771c <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007716:	2b00      	cmp	r3, #0
 8007718:	f000 80a3 	beq.w	8007862 <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	695b      	ldr	r3, [r3, #20]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d076      	beq.n	8007812 <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0310 	and.w	r3, r3, #16
 800772c:	2b00      	cmp	r3, #0
 800772e:	d046      	beq.n	80077be <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8007730:	f7ff fc49 	bl	8006fc6 <LL_RCC_LSI1_IsReady>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d113      	bne.n	8007762 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800773a:	f7ff fc22 	bl	8006f82 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800773e:	f7fe f917 	bl	8005970 <HAL_GetTick>
 8007742:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007744:	e008      	b.n	8007758 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007746:	f7fe f913 	bl	8005970 <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	2b02      	cmp	r3, #2
 8007752:	d901      	bls.n	8007758 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e20d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007758:	f7ff fc35 	bl	8006fc6 <LL_RCC_LSI1_IsReady>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0f1      	beq.n	8007746 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8007762:	f7ff fc42 	bl	8006fea <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007766:	f7fe f903 	bl	8005970 <HAL_GetTick>
 800776a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800776c:	e008      	b.n	8007780 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800776e:	f7fe f8ff 	bl	8005970 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b03      	cmp	r3, #3
 800777a:	d901      	bls.n	8007780 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e1f9      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007780:	f7ff fc55 	bl	800702e <LL_RCC_LSI2_IsReady>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0f1      	beq.n	800776e <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	4618      	mov	r0, r3
 8007790:	f7ff fc5f 	bl	8007052 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8007794:	f7ff fc06 	bl	8006fa4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007798:	f7fe f8ea 	bl	8005970 <HAL_GetTick>
 800779c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800779e:	e008      	b.n	80077b2 <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80077a0:	f7fe f8e6 	bl	8005970 <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d901      	bls.n	80077b2 <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e1e0      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80077b2:	f7ff fc08 	bl	8006fc6 <LL_RCC_LSI1_IsReady>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1f1      	bne.n	80077a0 <HAL_RCC_OscConfig+0x33c>
 80077bc:	e051      	b.n	8007862 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80077be:	f7ff fbe0 	bl	8006f82 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077c2:	f7fe f8d5 	bl	8005970 <HAL_GetTick>
 80077c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80077c8:	e008      	b.n	80077dc <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80077ca:	f7fe f8d1 	bl	8005970 <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d901      	bls.n	80077dc <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e1cb      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80077dc:	f7ff fbf3 	bl	8006fc6 <LL_RCC_LSI1_IsReady>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d0f1      	beq.n	80077ca <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80077e6:	f7ff fc11 	bl	800700c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80077ea:	e00c      	b.n	8007806 <HAL_RCC_OscConfig+0x3a2>
 80077ec:	20000014 	.word	0x20000014
 80077f0:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80077f4:	f7fe f8bc 	bl	8005970 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b03      	cmp	r3, #3
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e1b6      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8007806:	f7ff fc12 	bl	800702e <LL_RCC_LSI2_IsReady>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1f1      	bne.n	80077f4 <HAL_RCC_OscConfig+0x390>
 8007810:	e027      	b.n	8007862 <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8007812:	f7ff fbfb 	bl	800700c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007816:	f7fe f8ab 	bl	8005970 <HAL_GetTick>
 800781a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800781c:	e008      	b.n	8007830 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800781e:	f7fe f8a7 	bl	8005970 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	2b03      	cmp	r3, #3
 800782a:	d901      	bls.n	8007830 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e1a1      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8007830:	f7ff fbfd 	bl	800702e <LL_RCC_LSI2_IsReady>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1f1      	bne.n	800781e <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800783a:	f7ff fbb3 	bl	8006fa4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800783e:	f7fe f897 	bl	8005970 <HAL_GetTick>
 8007842:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007844:	e008      	b.n	8007858 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007846:	f7fe f893 	bl	8005970 <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	2b02      	cmp	r3, #2
 8007852:	d901      	bls.n	8007858 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	e18d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007858:	f7ff fbb5 	bl	8006fc6 <LL_RCC_LSI1_IsReady>
 800785c:	4603      	mov	r3, r0
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1f1      	bne.n	8007846 <HAL_RCC_OscConfig+0x3e2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0304 	and.w	r3, r3, #4
 800786a:	2b00      	cmp	r3, #0
 800786c:	d05b      	beq.n	8007926 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800786e:	4bb5      	ldr	r3, [pc, #724]	; (8007b44 <HAL_RCC_OscConfig+0x6e0>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007876:	2b00      	cmp	r3, #0
 8007878:	d114      	bne.n	80078a4 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800787a:	f7ff fa53 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800787e:	f7fe f877 	bl	8005970 <HAL_GetTick>
 8007882:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007884:	e008      	b.n	8007898 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007886:	f7fe f873 	bl	8005970 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d901      	bls.n	8007898 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e16d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007898:	4baa      	ldr	r3, [pc, #680]	; (8007b44 <HAL_RCC_OscConfig+0x6e0>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0f0      	beq.n	8007886 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d102      	bne.n	80078b2 <HAL_RCC_OscConfig+0x44e>
 80078ac:	f7ff fb13 	bl	8006ed6 <LL_RCC_LSE_Enable>
 80078b0:	e00c      	b.n	80078cc <HAL_RCC_OscConfig+0x468>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	2b05      	cmp	r3, #5
 80078b8:	d104      	bne.n	80078c4 <HAL_RCC_OscConfig+0x460>
 80078ba:	f7ff fb2e 	bl	8006f1a <LL_RCC_LSE_EnableBypass>
 80078be:	f7ff fb0a 	bl	8006ed6 <LL_RCC_LSE_Enable>
 80078c2:	e003      	b.n	80078cc <HAL_RCC_OscConfig+0x468>
 80078c4:	f7ff fb18 	bl	8006ef8 <LL_RCC_LSE_Disable>
 80078c8:	f7ff fb38 	bl	8006f3c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d014      	beq.n	80078fe <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078d4:	f7fe f84c 	bl	8005970 <HAL_GetTick>
 80078d8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80078da:	e00a      	b.n	80078f2 <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078dc:	f7fe f848 	bl	8005970 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e140      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 80078f2:	f7ff fb34 	bl	8006f5e <LL_RCC_LSE_IsReady>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d0ef      	beq.n	80078dc <HAL_RCC_OscConfig+0x478>
 80078fc:	e013      	b.n	8007926 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078fe:	f7fe f837 	bl	8005970 <HAL_GetTick>
 8007902:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8007904:	e00a      	b.n	800791c <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007906:	f7fe f833 	bl	8005970 <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	f241 3288 	movw	r2, #5000	; 0x1388
 8007914:	4293      	cmp	r3, r2
 8007916:	d901      	bls.n	800791c <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e12b      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 800791c:	f7ff fb1f 	bl	8006f5e <LL_RCC_LSE_IsReady>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1ef      	bne.n	8007906 <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792e:	2b00      	cmp	r3, #0
 8007930:	d02c      	beq.n	800798c <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007936:	2b00      	cmp	r3, #0
 8007938:	d014      	beq.n	8007964 <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800793a:	f7ff fa98 	bl	8006e6e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800793e:	f7fe f817 	bl	8005970 <HAL_GetTick>
 8007942:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007944:	e008      	b.n	8007958 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007946:	f7fe f813 	bl	8005970 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	2b02      	cmp	r3, #2
 8007952:	d901      	bls.n	8007958 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e10d      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007958:	f7ff faab 	bl	8006eb2 <LL_RCC_HSI48_IsReady>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0f1      	beq.n	8007946 <HAL_RCC_OscConfig+0x4e2>
 8007962:	e013      	b.n	800798c <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007964:	f7ff fa94 	bl	8006e90 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007968:	f7fe f802 	bl	8005970 <HAL_GetTick>
 800796c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800796e:	e008      	b.n	8007982 <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007970:	f7fd fffe 	bl	8005970 <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	2b02      	cmp	r3, #2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e0f8      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007982:	f7ff fa96 	bl	8006eb2 <LL_RCC_HSI48_IsReady>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1f1      	bne.n	8007970 <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 80ee 	beq.w	8007b72 <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007996:	f7ff fbf4 	bl	8007182 <LL_RCC_GetSysClkSource>
 800799a:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800799c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	f040 80af 	bne.w	8007b0c <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f003 0203 	and.w	r2, r3, #3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d123      	bne.n	8007a04 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d11c      	bne.n	8007a04 <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	0a1b      	lsrs	r3, r3, #8
 80079ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d114      	bne.n	8007a04 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d10d      	bne.n	8007a04 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d106      	bne.n	8007a04 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d05d      	beq.n	8007ac0 <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	2b0c      	cmp	r3, #12
 8007a08:	d058      	beq.n	8007abc <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007a0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d001      	beq.n	8007a1c <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e0ab      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007a1c:	f7ff fc74 	bl	8007308 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007a20:	f7fd ffa6 	bl	8005970 <HAL_GetTick>
 8007a24:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a26:	e008      	b.n	8007a3a <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a28:	f7fd ffa2 	bl	8005970 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d901      	bls.n	8007a3a <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e09c      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1ef      	bne.n	8007a28 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a4c:	68da      	ldr	r2, [r3, #12]
 8007a4e:	4b3e      	ldr	r3, [pc, #248]	; (8007b48 <HAL_RCC_OscConfig+0x6e4>)
 8007a50:	4013      	ands	r3, r2
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a5a:	4311      	orrs	r1, r2
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a60:	0212      	lsls	r2, r2, #8
 8007a62:	4311      	orrs	r1, r2
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007a68:	4311      	orrs	r1, r2
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007a6e:	4311      	orrs	r1, r2
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007a74:	430a      	orrs	r2, r1
 8007a76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007a7e:	f7ff fc34 	bl	80072ea <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a90:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007a92:	f7fd ff6d 	bl	8005970 <HAL_GetTick>
 8007a96:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a98:	e008      	b.n	8007aac <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a9a:	f7fd ff69 	bl	8005970 <HAL_GetTick>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa2:	1ad3      	subs	r3, r2, r3
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d901      	bls.n	8007aac <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 8007aa8:	2303      	movs	r3, #3
 8007aaa:	e063      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d0ef      	beq.n	8007a9a <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007aba:	e05a      	b.n	8007b72 <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e059      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d151      	bne.n	8007b72 <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007ace:	f7ff fc0c 	bl	80072ea <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007ad2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ae0:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007ae2:	f7fd ff45 	bl	8005970 <HAL_GetTick>
 8007ae6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ae8:	e008      	b.n	8007afc <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aea:	f7fd ff41 	bl	8005970 <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d901      	bls.n	8007afc <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e03b      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007afc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d0ef      	beq.n	8007aea <HAL_RCC_OscConfig+0x686>
 8007b0a:	e032      	b.n	8007b72 <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	2b0c      	cmp	r3, #12
 8007b10:	d02d      	beq.n	8007b6e <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b12:	f7ff fbf9 	bl	8007308 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8007b16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007b20:	f023 0303 	bic.w	r3, r3, #3
 8007b24:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8007b26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007b30:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8007b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b38:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b3a:	f7fd ff19 	bl	8005970 <HAL_GetTick>
 8007b3e:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b40:	e00d      	b.n	8007b5e <HAL_RCC_OscConfig+0x6fa>
 8007b42:	bf00      	nop
 8007b44:	58000400 	.word	0x58000400
 8007b48:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b4c:	f7fd ff10 	bl	8005970 <HAL_GetTick>
 8007b50:	4602      	mov	r2, r0
 8007b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d901      	bls.n	8007b5e <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e00a      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1ef      	bne.n	8007b4c <HAL_RCC_OscConfig+0x6e8>
 8007b6c:	e001      	b.n	8007b72 <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e000      	b.n	8007b74 <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3734      	adds	r7, #52	; 0x34
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd90      	pop	{r4, r7, pc}

08007b7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e12d      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b90:	4b98      	ldr	r3, [pc, #608]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0307 	and.w	r3, r3, #7
 8007b98:	683a      	ldr	r2, [r7, #0]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d91b      	bls.n	8007bd6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b9e:	4b95      	ldr	r3, [pc, #596]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f023 0207 	bic.w	r2, r3, #7
 8007ba6:	4993      	ldr	r1, [pc, #588]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bae:	f7fd fedf 	bl	8005970 <HAL_GetTick>
 8007bb2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bb4:	e008      	b.n	8007bc8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007bb6:	f7fd fedb 	bl	8005970 <HAL_GetTick>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	1ad3      	subs	r3, r2, r3
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d901      	bls.n	8007bc8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e111      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bc8:	4b8a      	ldr	r3, [pc, #552]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0307 	and.w	r3, r3, #7
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d1ef      	bne.n	8007bb6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d016      	beq.n	8007c10 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7ff fad7 	bl	800719a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007bec:	f7fd fec0 	bl	8005970 <HAL_GetTick>
 8007bf0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007bf2:	e008      	b.n	8007c06 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007bf4:	f7fd febc 	bl	8005970 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d901      	bls.n	8007c06 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e0f2      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007c06:	f7ff fbd1 	bl	80073ac <LL_RCC_IsActiveFlag_HPRE>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d0f1      	beq.n	8007bf4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0320 	and.w	r3, r3, #32
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d016      	beq.n	8007c4a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7ff face 	bl	80071c2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c26:	f7fd fea3 	bl	8005970 <HAL_GetTick>
 8007c2a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007c2c:	e008      	b.n	8007c40 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007c2e:	f7fd fe9f 	bl	8005970 <HAL_GetTick>
 8007c32:	4602      	mov	r2, r0
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	1ad3      	subs	r3, r2, r3
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d901      	bls.n	8007c40 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e0d5      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007c40:	f7ff fbc6 	bl	80073d0 <LL_RCC_IsActiveFlag_C2HPRE>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d0f1      	beq.n	8007c2e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d016      	beq.n	8007c84 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	699b      	ldr	r3, [r3, #24]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7ff fac7 	bl	80071ee <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c60:	f7fd fe86 	bl	8005970 <HAL_GetTick>
 8007c64:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007c66:	e008      	b.n	8007c7a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007c68:	f7fd fe82 	bl	8005970 <HAL_GetTick>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d901      	bls.n	8007c7a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e0b8      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007c7a:	f7ff fbbc 	bl	80073f6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0f1      	beq.n	8007c68 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0304 	and.w	r3, r3, #4
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d016      	beq.n	8007cbe <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff fac1 	bl	800721c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c9a:	f7fd fe69 	bl	8005970 <HAL_GetTick>
 8007c9e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007ca0:	e008      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007ca2:	f7fd fe65 	bl	8005970 <HAL_GetTick>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d901      	bls.n	8007cb4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007cb0:	2303      	movs	r3, #3
 8007cb2:	e09b      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007cb4:	f7ff fbb2 	bl	800741c <LL_RCC_IsActiveFlag_PPRE1>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0f1      	beq.n	8007ca2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0308 	and.w	r3, r3, #8
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d017      	beq.n	8007cfa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	00db      	lsls	r3, r3, #3
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f7ff fab7 	bl	8007244 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007cd6:	f7fd fe4b 	bl	8005970 <HAL_GetTick>
 8007cda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007cdc:	e008      	b.n	8007cf0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007cde:	f7fd fe47 	bl	8005970 <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	2b02      	cmp	r3, #2
 8007cea:	d901      	bls.n	8007cf0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e07d      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007cf0:	f7ff fba6 	bl	8007440 <LL_RCC_IsActiveFlag_PPRE2>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d0f1      	beq.n	8007cde <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d043      	beq.n	8007d8e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d106      	bne.n	8007d1c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8007d0e:	f7ff f857 	bl	8006dc0 <LL_RCC_HSE_IsReady>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d11e      	bne.n	8007d56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e067      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	2b03      	cmp	r3, #3
 8007d22:	d106      	bne.n	8007d32 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8007d24:	f7ff faff 	bl	8007326 <LL_RCC_PLL_IsReady>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d113      	bne.n	8007d56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e05c      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d106      	bne.n	8007d48 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8007d3a:	f7ff f9bf 	bl	80070bc <LL_RCC_MSI_IsReady>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d108      	bne.n	8007d56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e051      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8007d48:	f7ff f86a 	bl	8006e20 <LL_RCC_HSI_IsReady>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e04a      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7ff f9fd 	bl	800715a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d60:	f7fd fe06 	bl	8005970 <HAL_GetTick>
 8007d64:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d66:	e00a      	b.n	8007d7e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d68:	f7fd fe02 	bl	8005970 <HAL_GetTick>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d901      	bls.n	8007d7e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e036      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d7e:	f7ff fa00 	bl	8007182 <LL_RCC_GetSysClkSource>
 8007d82:	4602      	mov	r2, r0
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d1ec      	bne.n	8007d68 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d8e:	4b19      	ldr	r3, [pc, #100]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 0307 	and.w	r3, r3, #7
 8007d96:	683a      	ldr	r2, [r7, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d21b      	bcs.n	8007dd4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d9c:	4b15      	ldr	r3, [pc, #84]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f023 0207 	bic.w	r2, r3, #7
 8007da4:	4913      	ldr	r1, [pc, #76]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dac:	f7fd fde0 	bl	8005970 <HAL_GetTick>
 8007db0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007db2:	e008      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007db4:	f7fd fddc 	bl	8005970 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e012      	b.n	8007dec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dc6:	4b0b      	ldr	r3, [pc, #44]	; (8007df4 <HAL_RCC_ClockConfig+0x278>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f003 0307 	and.w	r3, r3, #7
 8007dce:	683a      	ldr	r2, [r7, #0]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d1ef      	bne.n	8007db4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007dd4:	f000 f87c 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <HAL_RCC_ClockConfig+0x27c>)
 8007ddc:	601a      	str	r2, [r3, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8007dde:	f7fd fdd3 	bl	8005988 <HAL_GetTickPrio>
 8007de2:	4603      	mov	r3, r0
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7fd fbf3 	bl	80055d0 <HAL_InitTick>
 8007dea:	4603      	mov	r3, r0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	58004000 	.word	0x58004000
 8007df8:	20000014 	.word	0x20000014

08007dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dfc:	b590      	push	{r4, r7, lr}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e02:	f7ff f9be 	bl	8007182 <LL_RCC_GetSysClkSource>
 8007e06:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10a      	bne.n	8007e24 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007e0e:	f7ff f97a 	bl	8007106 <LL_RCC_MSI_GetRange>
 8007e12:	4603      	mov	r3, r0
 8007e14:	091b      	lsrs	r3, r3, #4
 8007e16:	f003 030f 	and.w	r3, r3, #15
 8007e1a:	4a2a      	ldr	r2, [pc, #168]	; (8007ec4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e20:	60fb      	str	r3, [r7, #12]
 8007e22:	e04a      	b.n	8007eba <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d102      	bne.n	8007e30 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007e2a:	4b27      	ldr	r3, [pc, #156]	; (8007ec8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e2c:	60fb      	str	r3, [r7, #12]
 8007e2e:	e044      	b.n	8007eba <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b08      	cmp	r3, #8
 8007e34:	d10a      	bne.n	8007e4c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007e36:	f7fe ff93 	bl	8006d60 <LL_RCC_HSE_IsEnabledDiv2>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d102      	bne.n	8007e46 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007e40:	4b21      	ldr	r3, [pc, #132]	; (8007ec8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e039      	b.n	8007eba <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007e46:	4b21      	ldr	r3, [pc, #132]	; (8007ecc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e48:	60fb      	str	r3, [r7, #12]
 8007e4a:	e036      	b.n	8007eba <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8007e4c:	f7ff faa2 	bl	8007394 <LL_RCC_PLL_GetMainSource>
 8007e50:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d002      	beq.n	8007e5e <HAL_RCC_GetSysClockFreq+0x62>
 8007e58:	2b03      	cmp	r3, #3
 8007e5a:	d003      	beq.n	8007e64 <HAL_RCC_GetSysClockFreq+0x68>
 8007e5c:	e00d      	b.n	8007e7a <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007e5e:	4b1a      	ldr	r3, [pc, #104]	; (8007ec8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e60:	60bb      	str	r3, [r7, #8]
        break;
 8007e62:	e015      	b.n	8007e90 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007e64:	f7fe ff7c 	bl	8006d60 <LL_RCC_HSE_IsEnabledDiv2>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d102      	bne.n	8007e74 <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007e6e:	4b16      	ldr	r3, [pc, #88]	; (8007ec8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e70:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007e72:	e00d      	b.n	8007e90 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 8007e74:	4b15      	ldr	r3, [pc, #84]	; (8007ecc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e76:	60bb      	str	r3, [r7, #8]
        break;
 8007e78:	e00a      	b.n	8007e90 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007e7a:	f7ff f944 	bl	8007106 <LL_RCC_MSI_GetRange>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	091b      	lsrs	r3, r3, #4
 8007e82:	f003 030f 	and.w	r3, r3, #15
 8007e86:	4a0f      	ldr	r2, [pc, #60]	; (8007ec4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e8c:	60bb      	str	r3, [r7, #8]
        break;
 8007e8e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8007e90:	f7ff fa5b 	bl	800734a <LL_RCC_PLL_GetN>
 8007e94:	4602      	mov	r2, r0
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	fb03 f402 	mul.w	r4, r3, r2
 8007e9c:	f7ff fa6e 	bl	800737c <LL_RCC_PLL_GetDivider>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	091b      	lsrs	r3, r3, #4
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	fbb4 f4f3 	udiv	r4, r4, r3
 8007eaa:	f7ff fa5b 	bl	8007364 <LL_RCC_PLL_GetR>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	0f5b      	lsrs	r3, r3, #29
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	fbb4 f3f3 	udiv	r3, r4, r3
 8007eb8:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8007eba:	68fb      	ldr	r3, [r7, #12]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd90      	pop	{r4, r7, pc}
 8007ec4:	080160f4 	.word	0x080160f4
 8007ec8:	00f42400 	.word	0x00f42400
 8007ecc:	01e84800 	.word	0x01e84800

08007ed0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ed0:	b598      	push	{r3, r4, r7, lr}
 8007ed2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8007ed4:	f7ff ff92 	bl	8007dfc <HAL_RCC_GetSysClockFreq>
 8007ed8:	4604      	mov	r4, r0
 8007eda:	f7ff f9c7 	bl	800726c <LL_RCC_GetAHBPrescaler>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	091b      	lsrs	r3, r3, #4
 8007ee2:	f003 030f 	and.w	r3, r3, #15
 8007ee6:	4a03      	ldr	r2, [pc, #12]	; (8007ef4 <HAL_RCC_GetHCLKFreq+0x24>)
 8007ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eec:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	bd98      	pop	{r3, r4, r7, pc}
 8007ef4:	08016094 	.word	0x08016094

08007ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ef8:	b598      	push	{r3, r4, r7, lr}
 8007efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8007efc:	f7ff ffe8 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 8007f00:	4604      	mov	r4, r0
 8007f02:	f7ff f9e6 	bl	80072d2 <LL_RCC_GetAPB2Prescaler>
 8007f06:	4603      	mov	r3, r0
 8007f08:	0adb      	lsrs	r3, r3, #11
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	4a04      	ldr	r2, [pc, #16]	; (8007f20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f14:	f003 031f 	and.w	r3, r3, #31
 8007f18:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	bd98      	pop	{r3, r4, r7, pc}
 8007f20:	080160d4 	.word	0x080160d4

08007f24 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	226f      	movs	r2, #111	; 0x6f
 8007f32:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8007f34:	f7ff f925 	bl	8007182 <LL_RCC_GetSysClkSource>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8007f3e:	f7ff f995 	bl	800726c <LL_RCC_GetAHBPrescaler>
 8007f42:	4602      	mov	r2, r0
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8007f48:	f7ff f9b7 	bl	80072ba <LL_RCC_GetAPB1Prescaler>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8007f52:	f7ff f9be 	bl	80072d2 <LL_RCC_GetAPB2Prescaler>
 8007f56:	4602      	mov	r2, r0
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8007f5c:	f7ff f992 	bl	8007284 <LL_C2_RCC_GetAHBPrescaler>
 8007f60:	4602      	mov	r2, r0
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8007f66:	f7ff f99a 	bl	800729e <LL_RCC_GetAHB4Prescaler>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007f70:	4b04      	ldr	r3, [pc, #16]	; (8007f84 <HAL_RCC_GetClockConfig+0x60>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0207 	and.w	r2, r3, #7
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	601a      	str	r2, [r3, #0]
}
 8007f7c:	bf00      	nop
 8007f7e:	3708      	adds	r7, #8
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	58004000 	.word	0x58004000

08007f88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007f88:	b590      	push	{r4, r7, lr}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2bb0      	cmp	r3, #176	; 0xb0
 8007f94:	d903      	bls.n	8007f9e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8007f96:	4b15      	ldr	r3, [pc, #84]	; (8007fec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9a:	60fb      	str	r3, [r7, #12]
 8007f9c:	e007      	b.n	8007fae <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	4a11      	ldr	r2, [pc, #68]	; (8007fec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fac:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8007fae:	f7ff f976 	bl	800729e <LL_RCC_GetAHB4Prescaler>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	091b      	lsrs	r3, r3, #4
 8007fb6:	f003 030f 	and.w	r3, r3, #15
 8007fba:	4a0d      	ldr	r2, [pc, #52]	; (8007ff0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8007fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4a0a      	ldr	r2, [pc, #40]	; (8007ff4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8007fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd0:	0c9c      	lsrs	r4, r3, #18
 8007fd2:	f7fe feb7 	bl	8006d44 <HAL_PWREx_GetVoltageRange>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	4619      	mov	r1, r3
 8007fda:	4620      	mov	r0, r4
 8007fdc:	f000 f80c 	bl	8007ff8 <RCC_SetFlashLatency>
 8007fe0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3714      	adds	r7, #20
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd90      	pop	{r4, r7, pc}
 8007fea:	bf00      	nop
 8007fec:	080160f4 	.word	0x080160f4
 8007ff0:	08016094 	.word	0x08016094
 8007ff4:	431bde83 	.word	0x431bde83

08007ff8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007ff8:	b590      	push	{r4, r7, lr}
 8007ffa:	b093      	sub	sp, #76	; 0x4c
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8008002:	4b39      	ldr	r3, [pc, #228]	; (80080e8 <RCC_SetFlashLatency+0xf0>)
 8008004:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8008008:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800800a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800800e:	4a37      	ldr	r2, [pc, #220]	; (80080ec <RCC_SetFlashLatency+0xf4>)
 8008010:	f107 031c 	add.w	r3, r7, #28
 8008014:	ca07      	ldmia	r2, {r0, r1, r2}
 8008016:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800801a:	4b35      	ldr	r3, [pc, #212]	; (80080f0 <RCC_SetFlashLatency+0xf8>)
 800801c:	f107 040c 	add.w	r4, r7, #12
 8008020:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008022:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8008026:	2300      	movs	r3, #0
 8008028:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008030:	d11c      	bne.n	800806c <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008032:	2300      	movs	r3, #0
 8008034:	643b      	str	r3, [r7, #64]	; 0x40
 8008036:	e015      	b.n	8008064 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8008038:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008040:	4413      	add	r3, r2
 8008042:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	429a      	cmp	r2, r3
 800804a:	d808      	bhi.n	800805e <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800804c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008054:	4413      	add	r3, r2
 8008056:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800805a:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800805c:	e022      	b.n	80080a4 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800805e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008060:	3301      	adds	r3, #1
 8008062:	643b      	str	r3, [r7, #64]	; 0x40
 8008064:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008066:	2b03      	cmp	r3, #3
 8008068:	d9e6      	bls.n	8008038 <RCC_SetFlashLatency+0x40>
 800806a:	e01b      	b.n	80080a4 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800806c:	2300      	movs	r3, #0
 800806e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008070:	e015      	b.n	800809e <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8008072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800807a:	4413      	add	r3, r2
 800807c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	429a      	cmp	r2, r3
 8008084:	d808      	bhi.n	8008098 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800808e:	4413      	add	r3, r2
 8008090:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8008094:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8008096:	e005      	b.n	80080a4 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800809a:	3301      	adds	r3, #1
 800809c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800809e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d9e6      	bls.n	8008072 <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 80080a4:	4b13      	ldr	r3, [pc, #76]	; (80080f4 <RCC_SetFlashLatency+0xfc>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f023 0207 	bic.w	r2, r3, #7
 80080ac:	4911      	ldr	r1, [pc, #68]	; (80080f4 <RCC_SetFlashLatency+0xfc>)
 80080ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080b0:	4313      	orrs	r3, r2
 80080b2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80080b4:	f7fd fc5c 	bl	8005970 <HAL_GetTick>
 80080b8:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80080ba:	e008      	b.n	80080ce <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80080bc:	f7fd fc58 	bl	8005970 <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d901      	bls.n	80080ce <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e007      	b.n	80080de <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80080ce:	4b09      	ldr	r3, [pc, #36]	; (80080f4 <RCC_SetFlashLatency+0xfc>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 0307 	and.w	r3, r3, #7
 80080d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080d8:	429a      	cmp	r2, r3
 80080da:	d1ef      	bne.n	80080bc <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	374c      	adds	r7, #76	; 0x4c
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd90      	pop	{r4, r7, pc}
 80080e6:	bf00      	nop
 80080e8:	08014cc4 	.word	0x08014cc4
 80080ec:	08014cd4 	.word	0x08014cd4
 80080f0:	08014ce0 	.word	0x08014ce0
 80080f4:	58004000 	.word	0x58004000

080080f8 <LL_RCC_LSE_IsEnabled>:
{
 80080f8:	b480      	push	{r7}
 80080fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80080fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008100:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008104:	f003 0301 	and.w	r3, r3, #1
 8008108:	2b01      	cmp	r3, #1
 800810a:	d101      	bne.n	8008110 <LL_RCC_LSE_IsEnabled+0x18>
 800810c:	2301      	movs	r3, #1
 800810e:	e000      	b.n	8008112 <LL_RCC_LSE_IsEnabled+0x1a>
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr

0800811c <LL_RCC_LSE_IsReady>:
{
 800811c:	b480      	push	{r7}
 800811e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008128:	f003 0302 	and.w	r3, r3, #2
 800812c:	2b02      	cmp	r3, #2
 800812e:	d101      	bne.n	8008134 <LL_RCC_LSE_IsReady+0x18>
 8008130:	2301      	movs	r3, #1
 8008132:	e000      	b.n	8008136 <LL_RCC_LSE_IsReady+0x1a>
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <LL_RCC_SetRFWKPClockSource>:
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8008148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800814c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008150:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008154:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4313      	orrs	r3, r2
 800815c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8008160:	bf00      	nop
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <LL_RCC_SetSMPSClockSource>:
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8008174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817a:	f023 0203 	bic.w	r2, r3, #3
 800817e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4313      	orrs	r3, r2
 8008186:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008188:	bf00      	nop
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <LL_RCC_SetSMPSPrescaler>:
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800819c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80081a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	624b      	str	r3, [r1, #36]	; 0x24
}
 80081b0:	bf00      	nop
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <LL_RCC_SetUSARTClockSource>:
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80081c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081cc:	f023 0203 	bic.w	r2, r3, #3
 80081d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <LL_RCC_SetLPUARTClockSource>:
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80081f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80081fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4313      	orrs	r3, r2
 8008204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008208:	bf00      	nop
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <LL_RCC_SetI2CClockSource>:
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800821c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008220:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	091b      	lsrs	r3, r3, #4
 8008228:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800822c:	43db      	mvns	r3, r3
 800822e:	401a      	ands	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	011b      	lsls	r3, r3, #4
 8008234:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8008238:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800823c:	4313      	orrs	r3, r2
 800823e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008242:	bf00      	nop
 8008244:	370c      	adds	r7, #12
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr

0800824e <LL_RCC_SetLPTIMClockSource>:
{
 800824e:	b480      	push	{r7}
 8008250:	b083      	sub	sp, #12
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800825a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	0c1b      	lsrs	r3, r3, #16
 8008262:	041b      	lsls	r3, r3, #16
 8008264:	43db      	mvns	r3, r3
 8008266:	401a      	ands	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	041b      	lsls	r3, r3, #16
 800826c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008270:	4313      	orrs	r3, r2
 8008272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008276:	bf00      	nop
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <LL_RCC_SetSAIClockSource>:
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800828a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800828e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008292:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008296:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4313      	orrs	r3, r2
 800829e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <LL_RCC_SetRNGClockSource>:
{
 80082ae:	b480      	push	{r7}
 80082b0:	b083      	sub	sp, #12
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80082b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082be:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80082c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80082ce:	bf00      	nop
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <LL_RCC_SetCLK48ClockSource>:
{
 80082da:	b480      	push	{r7}
 80082dc:	b083      	sub	sp, #12
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80082e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80082ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80082fa:	bf00      	nop
 80082fc:	370c      	adds	r7, #12
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <LL_RCC_SetUSBClockSource>:
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b082      	sub	sp, #8
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff ffe3 	bl	80082da <LL_RCC_SetCLK48ClockSource>
}
 8008314:	bf00      	nop
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <LL_RCC_SetADCClockSource>:
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8008324:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800832c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008330:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4313      	orrs	r3, r2
 8008338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800833c:	bf00      	nop
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <LL_RCC_SetRTCClockSource>:
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8008350:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008358:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800835c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4313      	orrs	r3, r2
 8008364:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <LL_RCC_GetRTCClockSource>:
{
 8008374:	b480      	push	{r7}
 8008376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8008378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800837c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008380:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8008384:	4618      	mov	r0, r3
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <LL_RCC_ForceBackupDomainReset>:
{
 800838e:	b480      	push	{r7}
 8008390:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008392:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800839a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800839e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80083a6:	bf00      	nop
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <LL_RCC_ReleaseBackupDomainReset>:
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80083b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80083c8:	bf00      	nop
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr

080083d2 <LL_RCC_PLLSAI1_Enable>:
{
 80083d2:	b480      	push	{r7}
 80083d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80083d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083e4:	6013      	str	r3, [r2, #0]
}
 80083e6:	bf00      	nop
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <LL_RCC_PLLSAI1_Disable>:
{
 80083f0:	b480      	push	{r7}
 80083f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80083f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008402:	6013      	str	r3, [r2, #0]
}
 8008404:	bf00      	nop
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <LL_RCC_PLLSAI1_IsReady>:
{
 800840e:	b480      	push	{r7}
 8008410:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8008412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800841c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008420:	d101      	bne.n	8008426 <LL_RCC_PLLSAI1_IsReady+0x18>
 8008422:	2301      	movs	r3, #1
 8008424:	e000      	b.n	8008428 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr

08008432 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b088      	sub	sp, #32
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800843a:	2300      	movs	r3, #0
 800843c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800843e:	2300      	movs	r3, #0
 8008440:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844a:	2b00      	cmp	r3, #0
 800844c:	d033      	beq.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008452:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008456:	d00c      	beq.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8008458:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800845c:	d802      	bhi.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800845e:	2b00      	cmp	r3, #0
 8008460:	d010      	beq.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008462:	e017      	b.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008464:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008468:	d017      	beq.n	800849a <HAL_RCCEx_PeriphCLKConfig+0x68>
 800846a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800846e:	d016      	beq.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008470:	e010      	b.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8008472:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800847c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008480:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8008482:	e00d      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	3304      	adds	r3, #4
 8008488:	4618      	mov	r0, r3
 800848a:	f000 f947 	bl	800871c <RCCEx_PLLSAI1_ConfigNP>
 800848e:	4603      	mov	r3, r0
 8008490:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008492:	e005      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	77fb      	strb	r3, [r7, #31]
        break;
 8008498:	e002      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800849a:	bf00      	nop
 800849c:	e000      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800849e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084a0:	7ffb      	ldrb	r3, [r7, #31]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d105      	bne.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7ff fee9 	bl	8008282 <LL_RCC_SetSAIClockSource>
 80084b0:	e001      	b.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084b2:	7ffb      	ldrb	r3, [r7, #31]
 80084b4:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d046      	beq.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80084c2:	f7ff ff57 	bl	8008374 <LL_RCC_GetRTCClockSource>
 80084c6:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084cc:	69ba      	ldr	r2, [r7, #24]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d03c      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80084d2:	f7fe fc27 	bl	8006d24 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d105      	bne.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7ff ff31 	bl	8008348 <LL_RCC_SetRTCClockSource>
 80084e6:	e02e      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80084e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084f0:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80084f2:	f7ff ff4c 	bl	800838e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80084f6:	f7ff ff5b 	bl	80083b0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008504:	4313      	orrs	r3, r2
 8008506:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8008508:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8008512:	f7ff fdf1 	bl	80080f8 <LL_RCC_LSE_IsEnabled>
 8008516:	4603      	mov	r3, r0
 8008518:	2b01      	cmp	r3, #1
 800851a:	d114      	bne.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800851c:	f7fd fa28 	bl	8005970 <HAL_GetTick>
 8008520:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8008522:	e00b      	b.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008524:	f7fd fa24 	bl	8005970 <HAL_GetTick>
 8008528:	4602      	mov	r2, r0
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008532:	4293      	cmp	r3, r2
 8008534:	d902      	bls.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	77fb      	strb	r3, [r7, #31]
              break;
 800853a:	e004      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 800853c:	f7ff fdee 	bl	800811c <LL_RCC_LSE_IsReady>
 8008540:	4603      	mov	r3, r0
 8008542:	2b01      	cmp	r3, #1
 8008544:	d1ee      	bne.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8008546:	7ffb      	ldrb	r3, [r7, #31]
 8008548:	77bb      	strb	r3, [r7, #30]
 800854a:	e001      	b.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800854c:	7ffb      	ldrb	r3, [r7, #31]
 800854e:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f003 0301 	and.w	r3, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	d004      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	4618      	mov	r0, r3
 8008562:	f7ff fe2b 	bl	80081bc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0302 	and.w	r3, r3, #2
 800856e:	2b00      	cmp	r3, #0
 8008570:	d004      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	4618      	mov	r0, r3
 8008578:	f7ff fe36 	bl	80081e8 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0310 	and.w	r3, r3, #16
 8008584:	2b00      	cmp	r3, #0
 8008586:	d004      	beq.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800858c:	4618      	mov	r0, r3
 800858e:	f7ff fe5e 	bl	800824e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0320 	and.w	r3, r3, #32
 800859a:	2b00      	cmp	r3, #0
 800859c:	d004      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7ff fe53 	bl	800824e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0304 	and.w	r3, r3, #4
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d004      	beq.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a1b      	ldr	r3, [r3, #32]
 80085b8:	4618      	mov	r0, r3
 80085ba:	f7ff fe2b 	bl	8008214 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 0308 	and.w	r3, r3, #8
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d004      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7ff fe20 	bl	8008214 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d022      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085e4:	4618      	mov	r0, r3
 80085e6:	f7ff fe8e 	bl	8008306 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80085f2:	d107      	bne.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80085f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80085fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008602:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008608:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800860c:	d10b      	bne.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	3304      	adds	r3, #4
 8008612:	4618      	mov	r0, r3
 8008614:	f000 f8dd 	bl	80087d2 <RCCEx_PLLSAI1_ConfigNQ>
 8008618:	4603      	mov	r3, r0
 800861a:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 800861c:	7ffb      	ldrb	r3, [r7, #31]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d001      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* set overall return value */
      status = ret;
 8008622:	7ffb      	ldrb	r3, [r7, #31]
 8008624:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800862e:	2b00      	cmp	r3, #0
 8008630:	d02b      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863a:	d008      	beq.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x21c>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008640:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008644:	d003      	beq.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864a:	2b00      	cmp	r3, #0
 800864c:	d105      	bne.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x228>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008652:	4618      	mov	r0, r3
 8008654:	f7ff fe2b 	bl	80082ae <LL_RCC_SetRNGClockSource>
 8008658:	e00a      	b.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800865e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008662:	60fb      	str	r3, [r7, #12]
 8008664:	2000      	movs	r0, #0
 8008666:	f7ff fe22 	bl	80082ae <LL_RCC_SetRNGClockSource>
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f7ff fe35 	bl	80082da <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008674:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8008678:	d107      	bne.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800867a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008688:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008692:	2b00      	cmp	r3, #0
 8008694:	d022      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800869a:	4618      	mov	r0, r3
 800869c:	f7ff fe3e 	bl	800831c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086a8:	d107      	bne.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80086aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80086b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086b8:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086c2:	d10b      	bne.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	3304      	adds	r3, #4
 80086c8:	4618      	mov	r0, r3
 80086ca:	f000 f8dd 	bl	8008888 <RCCEx_PLLSAI1_ConfigNR>
 80086ce:	4603      	mov	r3, r0
 80086d0:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80086d2:	7ffb      	ldrb	r3, [r7, #31]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d001      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* set overall return value */
      status = ret;
 80086d8:	7ffb      	ldrb	r3, [r7, #31]
 80086da:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d004      	beq.n	80086f2 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7ff fd27 	bl	8008140 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d009      	beq.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008702:	4618      	mov	r0, r3
 8008704:	f7ff fd46 	bl	8008194 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800870c:	4618      	mov	r0, r3
 800870e:	f7ff fd2d 	bl	800816c <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 8008712:	7fbb      	ldrb	r3, [r7, #30]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3720      	adds	r7, #32
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008724:	2300      	movs	r3, #0
 8008726:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008728:	f7ff fe62 	bl	80083f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800872c:	f7fd f920 	bl	8005970 <HAL_GetTick>
 8008730:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008732:	e009      	b.n	8008748 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008734:	f7fd f91c 	bl	8005970 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	2b02      	cmp	r3, #2
 8008740:	d902      	bls.n	8008748 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	73fb      	strb	r3, [r7, #15]
      break;
 8008746:	e004      	b.n	8008752 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008748:	f7ff fe61 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1f0      	bne.n	8008734 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8008752:	7bfb      	ldrb	r3, [r7, #15]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d137      	bne.n	80087c8 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008758:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800875c:	691b      	ldr	r3, [r3, #16]
 800875e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	021b      	lsls	r3, r3, #8
 8008768:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800876c:	4313      	orrs	r3, r2
 800876e:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8008770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008782:	4313      	orrs	r3, r2
 8008784:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008786:	f7ff fe24 	bl	80083d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800878a:	f7fd f8f1 	bl	8005970 <HAL_GetTick>
 800878e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008790:	e009      	b.n	80087a6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008792:	f7fd f8ed 	bl	8005970 <HAL_GetTick>
 8008796:	4602      	mov	r2, r0
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	2b02      	cmp	r3, #2
 800879e:	d902      	bls.n	80087a6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	73fb      	strb	r3, [r7, #15]
        break;
 80087a4:	e004      	b.n	80087b0 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80087a6:	f7ff fe32 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d1f0      	bne.n	8008792 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80087b0:	7bfb      	ldrb	r3, [r7, #15]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d108      	bne.n	80087c8 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80087b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80087ba:	691a      	ldr	r2, [r3, #16]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80087c4:	4313      	orrs	r3, r2
 80087c6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80087c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087da:	2300      	movs	r3, #0
 80087dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80087de:	f7ff fe07 	bl	80083f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80087e2:	f7fd f8c5 	bl	8005970 <HAL_GetTick>
 80087e6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80087e8:	e009      	b.n	80087fe <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80087ea:	f7fd f8c1 	bl	8005970 <HAL_GetTick>
 80087ee:	4602      	mov	r2, r0
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	1ad3      	subs	r3, r2, r3
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d902      	bls.n	80087fe <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	73fb      	strb	r3, [r7, #15]
      break;
 80087fc:	e004      	b.n	8008808 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80087fe:	f7ff fe06 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1f0      	bne.n	80087ea <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8008808:	7bfb      	ldrb	r3, [r7, #15]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d137      	bne.n	800887e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800880e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008812:	691b      	ldr	r3, [r3, #16]
 8008814:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	021b      	lsls	r3, r3, #8
 800881e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008822:	4313      	orrs	r3, r2
 8008824:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8008826:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008838:	4313      	orrs	r3, r2
 800883a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800883c:	f7ff fdc9 	bl	80083d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008840:	f7fd f896 	bl	8005970 <HAL_GetTick>
 8008844:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008846:	e009      	b.n	800885c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008848:	f7fd f892 	bl	8005970 <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d902      	bls.n	800885c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	73fb      	strb	r3, [r7, #15]
        break;
 800885a:	e004      	b.n	8008866 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800885c:	f7ff fdd7 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 8008860:	4603      	mov	r3, r0
 8008862:	2b01      	cmp	r3, #1
 8008864:	d1f0      	bne.n	8008848 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8008866:	7bfb      	ldrb	r3, [r7, #15]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d108      	bne.n	800887e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800886c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008870:	691a      	ldr	r2, [r3, #16]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	691b      	ldr	r3, [r3, #16]
 8008876:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800887a:	4313      	orrs	r3, r2
 800887c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800887e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008880:	4618      	mov	r0, r3
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008894:	f7ff fdac 	bl	80083f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008898:	f7fd f86a 	bl	8005970 <HAL_GetTick>
 800889c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800889e:	e009      	b.n	80088b4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80088a0:	f7fd f866 	bl	8005970 <HAL_GetTick>
 80088a4:	4602      	mov	r2, r0
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	1ad3      	subs	r3, r2, r3
 80088aa:	2b02      	cmp	r3, #2
 80088ac:	d902      	bls.n	80088b4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	73fb      	strb	r3, [r7, #15]
      break;
 80088b2:	e004      	b.n	80088be <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80088b4:	f7ff fdab 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1f0      	bne.n	80088a0 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80088be:	7bfb      	ldrb	r3, [r7, #15]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d137      	bne.n	8008934 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80088c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	021b      	lsls	r3, r3, #8
 80088d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088d8:	4313      	orrs	r3, r2
 80088da:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80088dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088ee:	4313      	orrs	r3, r2
 80088f0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80088f2:	f7ff fd6e 	bl	80083d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088f6:	f7fd f83b 	bl	8005970 <HAL_GetTick>
 80088fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80088fc:	e009      	b.n	8008912 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80088fe:	f7fd f837 	bl	8005970 <HAL_GetTick>
 8008902:	4602      	mov	r2, r0
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	1ad3      	subs	r3, r2, r3
 8008908:	2b02      	cmp	r3, #2
 800890a:	d902      	bls.n	8008912 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800890c:	2303      	movs	r3, #3
 800890e:	73fb      	strb	r3, [r7, #15]
        break;
 8008910:	e004      	b.n	800891c <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008912:	f7ff fd7c 	bl	800840e <LL_RCC_PLLSAI1_IsReady>
 8008916:	4603      	mov	r3, r0
 8008918:	2b01      	cmp	r3, #1
 800891a:	d1f0      	bne.n	80088fe <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d108      	bne.n	8008934 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008926:	691a      	ldr	r2, [r3, #16]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008930:	4313      	orrs	r3, r2
 8008932:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008934:	7bfb      	ldrb	r3, [r7, #15]
}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e090      	b.n	8008a72 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b00      	cmp	r3, #0
 800895a:	d106      	bne.n	800896a <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7fc fd4f 	bl	8005408 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2202      	movs	r2, #2
 800896e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	22ca      	movs	r2, #202	; 0xca
 8008978:	625a      	str	r2, [r3, #36]	; 0x24
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2253      	movs	r2, #83	; 0x53
 8008980:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 faba 	bl	8008efc <RTC_EnterInitMode>
 8008988:	4603      	mov	r3, r0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d009      	beq.n	80089a2 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	22ff      	movs	r2, #255	; 0xff
 8008994:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2204      	movs	r2, #4
 800899a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	e067      	b.n	8008a72 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	6812      	ldr	r2, [r2, #0]
 80089ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089b4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	6899      	ldr	r1, [r3, #8]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685a      	ldr	r2, [r3, #4]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	431a      	orrs	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	431a      	orrs	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	430a      	orrs	r2, r1
 80089d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	68d2      	ldr	r2, [r2, #12]
 80089dc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	6919      	ldr	r1, [r3, #16]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	041a      	lsls	r2, r3, #16
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68da      	ldr	r2, [r3, #12]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a00:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f022 0203 	bic.w	r2, r2, #3
 8008a10:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	69da      	ldr	r2, [r3, #28]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	431a      	orrs	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	430a      	orrs	r2, r1
 8008a28:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f003 0320 	and.w	r3, r3, #32
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d113      	bne.n	8008a60 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fa39 	bl	8008eb0 <HAL_RTC_WaitForSynchro>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d00d      	beq.n	8008a60 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	22ff      	movs	r2, #255	; 0xff
 8008a4a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2204      	movs	r2, #4
 8008a50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e008      	b.n	8008a72 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	22ff      	movs	r2, #255	; 0xff
 8008a66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8008a70:	2300      	movs	r3, #0
  }
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3708      	adds	r7, #8
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}

08008a7a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a7a:	b590      	push	{r4, r7, lr}
 8008a7c:	b087      	sub	sp, #28
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	60f8      	str	r0, [r7, #12]
 8008a82:	60b9      	str	r1, [r7, #8]
 8008a84:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d101      	bne.n	8008a94 <HAL_RTC_SetTime+0x1a>
 8008a90:	2302      	movs	r3, #2
 8008a92:	e0b2      	b.n	8008bfa <HAL_RTC_SetTime+0x180>
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if(Format == RTC_FORMAT_BIN)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d126      	bne.n	8008af8 <HAL_RTC_SetTime+0x7e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d102      	bne.n	8008abe <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	2200      	movs	r2, #0
 8008abc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 fa44 	bl	8008f50 <RTC_ByteToBcd2>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	785b      	ldrb	r3, [r3, #1]
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f000 fa3d 	bl	8008f50 <RTC_ByteToBcd2>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008ada:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	789b      	ldrb	r3, [r3, #2]
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f000 fa35 	bl	8008f50 <RTC_ByteToBcd2>
 8008ae6:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8008ae8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	78db      	ldrb	r3, [r3, #3]
 8008af0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008af2:	4313      	orrs	r3, r2
 8008af4:	617b      	str	r3, [r7, #20]
 8008af6:	e018      	b.n	8008b2a <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d102      	bne.n	8008b0c <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	785b      	ldrb	r3, [r3, #1]
 8008b16:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008b18:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008b1e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	78db      	ldrb	r3, [r3, #3]
 8008b24:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008b26:	4313      	orrs	r3, r2
 8008b28:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	22ca      	movs	r2, #202	; 0xca
 8008b30:	625a      	str	r2, [r3, #36]	; 0x24
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2253      	movs	r2, #83	; 0x53
 8008b38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f000 f9de 	bl	8008efc <RTC_EnterInitMode>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00d      	beq.n	8008b62 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	22ff      	movs	r2, #255	; 0xff
 8008b4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2204      	movs	r2, #4
 8008b52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e04b      	b.n	8008bfa <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008b6c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008b70:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	689a      	ldr	r2, [r3, #8]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008b80:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	6899      	ldr	r1, [r3, #8]
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	68da      	ldr	r2, [r3, #12]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	691b      	ldr	r3, [r3, #16]
 8008b90:	431a      	orrs	r2, r3
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	430a      	orrs	r2, r1
 8008b98:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68da      	ldr	r2, [r3, #12]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ba8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	f003 0320 	and.w	r3, r3, #32
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d113      	bne.n	8008be0 <HAL_RTC_SetTime+0x166>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bb8:	68f8      	ldr	r0, [r7, #12]
 8008bba:	f000 f979 	bl	8008eb0 <HAL_RTC_WaitForSynchro>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00d      	beq.n	8008be0 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	22ff      	movs	r2, #255	; 0xff
 8008bca:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2204      	movs	r2, #4
 8008bd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e00c      	b.n	8008bfa <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	22ff      	movs	r2, #255	; 0xff
 8008be6:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc); 
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
  }
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	371c      	adds	r7, #28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd90      	pop	{r4, r7, pc}

08008c02 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b086      	sub	sp, #24
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	60f8      	str	r0, [r7, #12]
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008c30:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008c34:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	0c1b      	lsrs	r3, r3, #16
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	0a1b      	lsrs	r3, r3, #8
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c50:	b2da      	uxtb	r2, r3
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c5e:	b2da      	uxtb	r2, r3
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	0c1b      	lsrs	r3, r3, #16
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d11a      	bne.n	8008cb0 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 f986 	bl	8008f90 <RTC_Bcd2ToByte>
 8008c84:	4603      	mov	r3, r0
 8008c86:	461a      	mov	r2, r3
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	785b      	ldrb	r3, [r3, #1]
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 f97d 	bl	8008f90 <RTC_Bcd2ToByte>
 8008c96:	4603      	mov	r3, r0
 8008c98:	461a      	mov	r2, r3
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	789b      	ldrb	r3, [r3, #2]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 f974 	bl	8008f90 <RTC_Bcd2ToByte>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	461a      	mov	r2, r3
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3718      	adds	r7, #24
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008cba:	b590      	push	{r4, r7, lr}
 8008cbc:	b087      	sub	sp, #28
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	60f8      	str	r0, [r7, #12]
 8008cc2:	60b9      	str	r1, [r7, #8]
 8008cc4:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d101      	bne.n	8008cd4 <HAL_RTC_SetDate+0x1a>
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	e09c      	b.n	8008e0e <HAL_RTC_SetDate+0x154>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d10e      	bne.n	8008d08 <HAL_RTC_SetDate+0x4e>
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	785b      	ldrb	r3, [r3, #1]
 8008cee:	f003 0310 	and.w	r3, r3, #16
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d008      	beq.n	8008d08 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	785b      	ldrb	r3, [r3, #1]
 8008cfa:	f023 0310 	bic.w	r3, r3, #16
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	330a      	adds	r3, #10
 8008d02:	b2da      	uxtb	r2, r3
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d11c      	bne.n	8008d48 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	78db      	ldrb	r3, [r3, #3]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f91c 	bl	8008f50 <RTC_ByteToBcd2>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	785b      	ldrb	r3, [r3, #1]
 8008d20:	4618      	mov	r0, r3
 8008d22:	f000 f915 	bl	8008f50 <RTC_ByteToBcd2>
 8008d26:	4603      	mov	r3, r0
 8008d28:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008d2a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	789b      	ldrb	r3, [r3, #2]
 8008d30:	4618      	mov	r0, r3
 8008d32:	f000 f90d 	bl	8008f50 <RTC_ByteToBcd2>
 8008d36:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008d38:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008d42:	4313      	orrs	r3, r2
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	e00e      	b.n	8008d66 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	78db      	ldrb	r3, [r3, #3]
 8008d4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	785b      	ldrb	r3, [r3, #1]
 8008d52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008d54:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008d5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008d62:	4313      	orrs	r3, r2
 8008d64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	22ca      	movs	r2, #202	; 0xca
 8008d6c:	625a      	str	r2, [r3, #36]	; 0x24
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2253      	movs	r2, #83	; 0x53
 8008d74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008d76:	68f8      	ldr	r0, [r7, #12]
 8008d78:	f000 f8c0 	bl	8008efc <RTC_EnterInitMode>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00d      	beq.n	8008d9e <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	22ff      	movs	r2, #255	; 0xff
 8008d88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2204      	movs	r2, #4
 8008d8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e037      	b.n	8008e0e <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008da8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008dac:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68da      	ldr	r2, [r3, #12]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dbc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	f003 0320 	and.w	r3, r3, #32
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d113      	bne.n	8008df4 <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f000 f86f 	bl	8008eb0 <HAL_RTC_WaitForSynchro>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00d      	beq.n	8008df4 <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	22ff      	movs	r2, #255	; 0xff
 8008dde:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2204      	movs	r2, #4
 8008de4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	e00c      	b.n	8008e0e <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	22ff      	movs	r2, #255	; 0xff
 8008dfa:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
  }
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	371c      	adds	r7, #28
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd90      	pop	{r4, r7, pc}

08008e16 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008e16:	b580      	push	{r7, lr}
 8008e18:	b086      	sub	sp, #24
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	60f8      	str	r0, [r7, #12]
 8008e1e:	60b9      	str	r1, [r7, #8]
 8008e20:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008e2c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008e30:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	0c1b      	lsrs	r3, r3, #16
 8008e36:	b2da      	uxtb	r2, r3
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	0a1b      	lsrs	r3, r3, #8
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	f003 031f 	and.w	r3, r3, #31
 8008e46:	b2da      	uxtb	r2, r3
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e54:	b2da      	uxtb	r2, r3
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	0b5b      	lsrs	r3, r3, #13
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	f003 0307 	and.w	r3, r3, #7
 8008e64:	b2da      	uxtb	r2, r3
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d11a      	bne.n	8008ea6 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	78db      	ldrb	r3, [r3, #3]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f000 f88b 	bl	8008f90 <RTC_Bcd2ToByte>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	785b      	ldrb	r3, [r3, #1]
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 f882 	bl	8008f90 <RTC_Bcd2ToByte>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	461a      	mov	r2, r3
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	789b      	ldrb	r3, [r3, #2]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f000 f879 	bl	8008f90 <RTC_Bcd2ToByte>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008ea6:	2300      	movs	r3, #0
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3718      	adds	r7, #24
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	68da      	ldr	r2, [r3, #12]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008ec6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008ec8:	f7fc fd52 	bl	8005970 <HAL_GetTick>
 8008ecc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008ece:	e009      	b.n	8008ee4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008ed0:	f7fc fd4e 	bl	8005970 <HAL_GetTick>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	1ad3      	subs	r3, r2, r3
 8008eda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ede:	d901      	bls.n	8008ee4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008ee0:	2303      	movs	r3, #3
 8008ee2:	e007      	b.n	8008ef4 <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	f003 0320 	and.w	r3, r3, #32
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0ee      	beq.n	8008ed0 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3710      	adds	r7, #16
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d119      	bne.n	8008f46 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f04f 32ff 	mov.w	r2, #4294967295
 8008f1a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008f1c:	f7fc fd28 	bl	8005970 <HAL_GetTick>
 8008f20:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008f22:	e009      	b.n	8008f38 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8008f24:	f7fc fd24 	bl	8005970 <HAL_GetTick>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	1ad3      	subs	r3, r2, r3
 8008f2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f32:	d901      	bls.n	8008f38 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e007      	b.n	8008f48 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0ee      	beq.n	8008f24 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	4603      	mov	r3, r0
 8008f58:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8008f5e:	79fb      	ldrb	r3, [r7, #7]
 8008f60:	72fb      	strb	r3, [r7, #11]

  while(Param >= 10U)
 8008f62:	e005      	b.n	8008f70 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	3301      	adds	r3, #1
 8008f68:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8008f6a:	7afb      	ldrb	r3, [r7, #11]
 8008f6c:	3b0a      	subs	r3, #10
 8008f6e:	72fb      	strb	r3, [r7, #11]
  while(Param >= 10U)
 8008f70:	7afb      	ldrb	r3, [r7, #11]
 8008f72:	2b09      	cmp	r3, #9
 8008f74:	d8f6      	bhi.n	8008f64 <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	011b      	lsls	r3, r3, #4
 8008f7c:	b2da      	uxtb	r2, r3
 8008f7e:	7afb      	ldrb	r3, [r7, #11]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	b2db      	uxtb	r3, r3
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	4603      	mov	r3, r0
 8008f98:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8008f9a:	79fb      	ldrb	r3, [r7, #7]
 8008f9c:	091b      	lsrs	r3, r3, #4
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	4413      	add	r3, r2
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	b2da      	uxtb	r2, r3
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	f003 030f 	and.w	r3, r3, #15
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	4413      	add	r3, r2
 8008fba:	b2db      	uxtb	r3, r3
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3714      	adds	r7, #20
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d101      	bne.n	8008fde <HAL_RTCEx_EnableBypassShadow+0x16>
 8008fda:	2302      	movs	r3, #2
 8008fdc:	e024      	b.n	8009028 <HAL_RTCEx_EnableBypassShadow+0x60>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2202      	movs	r2, #2
 8008fea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	22ca      	movs	r2, #202	; 0xca
 8008ff4:	625a      	str	r2, [r3, #36]	; 0x24
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2253      	movs	r2, #83	; 0x53
 8008ffc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	689a      	ldr	r2, [r3, #8]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f042 0220 	orr.w	r2, r2, #32
 800900c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	22ff      	movs	r2, #255	; 0xff
 8009014:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	370c      	adds	r7, #12
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d101      	bne.n	8009046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e095      	b.n	8009172 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904a:	2b00      	cmp	r3, #0
 800904c:	d108      	bne.n	8009060 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009056:	d009      	beq.n	800906c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	61da      	str	r2, [r3, #28]
 800905e:	e005      	b.n	800906c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009078:	b2db      	uxtb	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d106      	bne.n	800908c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7fc fa10 	bl	80054ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090ac:	d902      	bls.n	80090b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80090ae:	2300      	movs	r3, #0
 80090b0:	60fb      	str	r3, [r7, #12]
 80090b2:	e002      	b.n	80090ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80090b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80090c2:	d007      	beq.n	80090d4 <HAL_SPI_Init+0xa0>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090cc:	d002      	beq.n	80090d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80090e4:	431a      	orrs	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	431a      	orrs	r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	431a      	orrs	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	699b      	ldr	r3, [r3, #24]
 80090fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009102:	431a      	orrs	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	69db      	ldr	r3, [r3, #28]
 8009108:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800910c:	431a      	orrs	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a1b      	ldr	r3, [r3, #32]
 8009112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009116:	ea42 0103 	orr.w	r1, r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800911e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	699b      	ldr	r3, [r3, #24]
 800912e:	0c1b      	lsrs	r3, r3, #16
 8009130:	f003 0204 	and.w	r2, r3, #4
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009138:	f003 0310 	and.w	r3, r3, #16
 800913c:	431a      	orrs	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009142:	f003 0308 	and.w	r3, r3, #8
 8009146:	431a      	orrs	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009150:	ea42 0103 	orr.w	r1, r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	430a      	orrs	r2, r1
 8009160:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2200      	movs	r2, #0
 8009166:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b088      	sub	sp, #32
 800917e:	af00      	add	r7, sp, #0
 8009180:	60f8      	str	r0, [r7, #12]
 8009182:	60b9      	str	r1, [r7, #8]
 8009184:	603b      	str	r3, [r7, #0]
 8009186:	4613      	mov	r3, r2
 8009188:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009194:	2b01      	cmp	r3, #1
 8009196:	d101      	bne.n	800919c <HAL_SPI_Transmit+0x22>
 8009198:	2302      	movs	r3, #2
 800919a:	e158      	b.n	800944e <HAL_SPI_Transmit+0x2d4>
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091a4:	f7fc fbe4 	bl	8005970 <HAL_GetTick>
 80091a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80091aa:	88fb      	ldrh	r3, [r7, #6]
 80091ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d002      	beq.n	80091c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80091ba:	2302      	movs	r3, #2
 80091bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80091be:	e13d      	b.n	800943c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d002      	beq.n	80091cc <HAL_SPI_Transmit+0x52>
 80091c6:	88fb      	ldrh	r3, [r7, #6]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d102      	bne.n	80091d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80091d0:	e134      	b.n	800943c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2203      	movs	r2, #3
 80091d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	88fa      	ldrh	r2, [r7, #6]
 80091ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	88fa      	ldrh	r2, [r7, #6]
 80091f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2200      	movs	r2, #0
 80091f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2200      	movs	r2, #0
 8009204:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800921c:	d10f      	bne.n	800923e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800922c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800923c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009248:	2b40      	cmp	r3, #64	; 0x40
 800924a:	d007      	beq.n	800925c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800925a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009264:	d94b      	bls.n	80092fe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d002      	beq.n	8009274 <HAL_SPI_Transmit+0xfa>
 800926e:	8afb      	ldrh	r3, [r7, #22]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d13e      	bne.n	80092f2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009278:	881a      	ldrh	r2, [r3, #0]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009284:	1c9a      	adds	r2, r3, #2
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800928e:	b29b      	uxth	r3, r3
 8009290:	3b01      	subs	r3, #1
 8009292:	b29a      	uxth	r2, r3
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009298:	e02b      	b.n	80092f2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f003 0302 	and.w	r3, r3, #2
 80092a4:	2b02      	cmp	r3, #2
 80092a6:	d112      	bne.n	80092ce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ac:	881a      	ldrh	r2, [r3, #0]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b8:	1c9a      	adds	r2, r3, #2
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	3b01      	subs	r3, #1
 80092c6:	b29a      	uxth	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092cc:	e011      	b.n	80092f2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092ce:	f7fc fb4f 	bl	8005970 <HAL_GetTick>
 80092d2:	4602      	mov	r2, r0
 80092d4:	69bb      	ldr	r3, [r7, #24]
 80092d6:	1ad3      	subs	r3, r2, r3
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d803      	bhi.n	80092e6 <HAL_SPI_Transmit+0x16c>
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e4:	d102      	bne.n	80092ec <HAL_SPI_Transmit+0x172>
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d102      	bne.n	80092f2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80092f0:	e0a4      	b.n	800943c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1ce      	bne.n	800929a <HAL_SPI_Transmit+0x120>
 80092fc:	e07c      	b.n	80093f8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d002      	beq.n	800930c <HAL_SPI_Transmit+0x192>
 8009306:	8afb      	ldrh	r3, [r7, #22]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d170      	bne.n	80093ee <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009310:	b29b      	uxth	r3, r3
 8009312:	2b01      	cmp	r3, #1
 8009314:	d912      	bls.n	800933c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800931a:	881a      	ldrh	r2, [r3, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009326:	1c9a      	adds	r2, r3, #2
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009330:	b29b      	uxth	r3, r3
 8009332:	3b02      	subs	r3, #2
 8009334:	b29a      	uxth	r2, r3
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	87da      	strh	r2, [r3, #62]	; 0x3e
 800933a:	e058      	b.n	80093ee <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	330c      	adds	r3, #12
 8009346:	7812      	ldrb	r2, [r2, #0]
 8009348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934e:	1c5a      	adds	r2, r3, #1
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009358:	b29b      	uxth	r3, r3
 800935a:	3b01      	subs	r3, #1
 800935c:	b29a      	uxth	r2, r3
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009362:	e044      	b.n	80093ee <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	f003 0302 	and.w	r3, r3, #2
 800936e:	2b02      	cmp	r3, #2
 8009370:	d12b      	bne.n	80093ca <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009376:	b29b      	uxth	r3, r3
 8009378:	2b01      	cmp	r3, #1
 800937a:	d912      	bls.n	80093a2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009380:	881a      	ldrh	r2, [r3, #0]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800938c:	1c9a      	adds	r2, r3, #2
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009396:	b29b      	uxth	r3, r3
 8009398:	3b02      	subs	r3, #2
 800939a:	b29a      	uxth	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80093a0:	e025      	b.n	80093ee <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	330c      	adds	r3, #12
 80093ac:	7812      	ldrb	r2, [r2, #0]
 80093ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093b4:	1c5a      	adds	r2, r3, #1
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093be:	b29b      	uxth	r3, r3
 80093c0:	3b01      	subs	r3, #1
 80093c2:	b29a      	uxth	r2, r3
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80093c8:	e011      	b.n	80093ee <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093ca:	f7fc fad1 	bl	8005970 <HAL_GetTick>
 80093ce:	4602      	mov	r2, r0
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	1ad3      	subs	r3, r2, r3
 80093d4:	683a      	ldr	r2, [r7, #0]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d803      	bhi.n	80093e2 <HAL_SPI_Transmit+0x268>
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e0:	d102      	bne.n	80093e8 <HAL_SPI_Transmit+0x26e>
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d102      	bne.n	80093ee <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80093ec:	e026      	b.n	800943c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d1b5      	bne.n	8009364 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093f8:	69ba      	ldr	r2, [r7, #24]
 80093fa:	6839      	ldr	r1, [r7, #0]
 80093fc:	68f8      	ldr	r0, [r7, #12]
 80093fe:	f000 f941 	bl	8009684 <SPI_EndRxTxTransaction>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d002      	beq.n	800940e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2220      	movs	r2, #32
 800940c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d10a      	bne.n	800942c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009416:	2300      	movs	r3, #0
 8009418:	613b      	str	r3, [r7, #16]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	613b      	str	r3, [r7, #16]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	613b      	str	r3, [r7, #16]
 800942a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009430:	2b00      	cmp	r3, #0
 8009432:	d002      	beq.n	800943a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	77fb      	strb	r3, [r7, #31]
 8009438:	e000      	b.n	800943c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800943a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800944c:	7ffb      	ldrb	r3, [r7, #31]
}
 800944e:	4618      	mov	r0, r3
 8009450:	3720      	adds	r7, #32
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
	...

08009458 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b088      	sub	sp, #32
 800945c:	af00      	add	r7, sp, #0
 800945e:	60f8      	str	r0, [r7, #12]
 8009460:	60b9      	str	r1, [r7, #8]
 8009462:	603b      	str	r3, [r7, #0]
 8009464:	4613      	mov	r3, r2
 8009466:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009468:	f7fc fa82 	bl	8005970 <HAL_GetTick>
 800946c:	4602      	mov	r2, r0
 800946e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009470:	1a9b      	subs	r3, r3, r2
 8009472:	683a      	ldr	r2, [r7, #0]
 8009474:	4413      	add	r3, r2
 8009476:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009478:	f7fc fa7a 	bl	8005970 <HAL_GetTick>
 800947c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800947e:	4b39      	ldr	r3, [pc, #228]	; (8009564 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	015b      	lsls	r3, r3, #5
 8009484:	0d1b      	lsrs	r3, r3, #20
 8009486:	69fa      	ldr	r2, [r7, #28]
 8009488:	fb02 f303 	mul.w	r3, r2, r3
 800948c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800948e:	e054      	b.n	800953a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009496:	d050      	beq.n	800953a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009498:	f7fc fa6a 	bl	8005970 <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	69bb      	ldr	r3, [r7, #24]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	69fa      	ldr	r2, [r7, #28]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d902      	bls.n	80094ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d13d      	bne.n	800952a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	685a      	ldr	r2, [r3, #4]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094c6:	d111      	bne.n	80094ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094d0:	d004      	beq.n	80094dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094da:	d107      	bne.n	80094ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094f4:	d10f      	bne.n	8009516 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009504:	601a      	str	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009514:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2201      	movs	r2, #1
 800951a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2200      	movs	r2, #0
 8009522:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009526:	2303      	movs	r3, #3
 8009528:	e017      	b.n	800955a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d101      	bne.n	8009534 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	3b01      	subs	r3, #1
 8009538:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	689a      	ldr	r2, [r3, #8]
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	4013      	ands	r3, r2
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	429a      	cmp	r2, r3
 8009548:	bf0c      	ite	eq
 800954a:	2301      	moveq	r3, #1
 800954c:	2300      	movne	r3, #0
 800954e:	b2db      	uxtb	r3, r3
 8009550:	461a      	mov	r2, r3
 8009552:	79fb      	ldrb	r3, [r7, #7]
 8009554:	429a      	cmp	r2, r3
 8009556:	d19b      	bne.n	8009490 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3720      	adds	r7, #32
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	20000014 	.word	0x20000014

08009568 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b088      	sub	sp, #32
 800956c:	af00      	add	r7, sp, #0
 800956e:	60f8      	str	r0, [r7, #12]
 8009570:	60b9      	str	r1, [r7, #8]
 8009572:	607a      	str	r2, [r7, #4]
 8009574:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009576:	f7fc f9fb 	bl	8005970 <HAL_GetTick>
 800957a:	4602      	mov	r2, r0
 800957c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	683a      	ldr	r2, [r7, #0]
 8009582:	4413      	add	r3, r2
 8009584:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009586:	f7fc f9f3 	bl	8005970 <HAL_GetTick>
 800958a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800958c:	4b3c      	ldr	r3, [pc, #240]	; (8009680 <SPI_WaitFifoStateUntilTimeout+0x118>)
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	4613      	mov	r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	4413      	add	r3, r2
 8009596:	00da      	lsls	r2, r3, #3
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	0d1b      	lsrs	r3, r3, #20
 800959c:	69fa      	ldr	r2, [r7, #28]
 800959e:	fb02 f303 	mul.w	r3, r2, r3
 80095a2:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 80095a4:	e05f      	b.n	8009666 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80095ac:	d106      	bne.n	80095bc <SPI_WaitFifoStateUntilTimeout+0x54>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d103      	bne.n	80095bc <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	330c      	adds	r3, #12
 80095ba:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095c2:	d050      	beq.n	8009666 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80095c4:	f7fc f9d4 	bl	8005970 <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	69fa      	ldr	r2, [r7, #28]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d902      	bls.n	80095da <SPI_WaitFifoStateUntilTimeout+0x72>
 80095d4:	69fb      	ldr	r3, [r7, #28]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d13d      	bne.n	8009656 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80095e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095f2:	d111      	bne.n	8009618 <SPI_WaitFifoStateUntilTimeout+0xb0>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095fc:	d004      	beq.n	8009608 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	689b      	ldr	r3, [r3, #8]
 8009602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009606:	d107      	bne.n	8009618 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009616:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009620:	d10f      	bne.n	8009642 <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009630:	601a      	str	r2, [r3, #0]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	681a      	ldr	r2, [r3, #0]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009640:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2201      	movs	r2, #1
 8009646:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009652:	2303      	movs	r3, #3
 8009654:	e010      	b.n	8009678 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800965c:	2300      	movs	r3, #0
 800965e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	3b01      	subs	r3, #1
 8009664:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	689a      	ldr	r2, [r3, #8]
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	4013      	ands	r3, r2
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	429a      	cmp	r2, r3
 8009674:	d197      	bne.n	80095a6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3720      	adds	r7, #32
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	20000014 	.word	0x20000014

08009684 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b086      	sub	sp, #24
 8009688:	af02      	add	r7, sp, #8
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	2200      	movs	r2, #0
 8009698:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f7ff ff63 	bl	8009568 <SPI_WaitFifoStateUntilTimeout>
 80096a2:	4603      	mov	r3, r0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d007      	beq.n	80096b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096ac:	f043 0220 	orr.w	r2, r3, #32
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80096b4:	2303      	movs	r3, #3
 80096b6:	e027      	b.n	8009708 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	2200      	movs	r2, #0
 80096c0:	2180      	movs	r1, #128	; 0x80
 80096c2:	68f8      	ldr	r0, [r7, #12]
 80096c4:	f7ff fec8 	bl	8009458 <SPI_WaitFlagStateUntilTimeout>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d007      	beq.n	80096de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096d2:	f043 0220 	orr.w	r2, r3, #32
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e014      	b.n	8009708 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	9300      	str	r3, [sp, #0]
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	2200      	movs	r2, #0
 80096e6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f7ff ff3c 	bl	8009568 <SPI_WaitFifoStateUntilTimeout>
 80096f0:	4603      	mov	r3, r0
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d007      	beq.n	8009706 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096fa:	f043 0220 	orr.w	r2, r3, #32
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009702:	2303      	movs	r3, #3
 8009704:	e000      	b.n	8009708 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3710      	adds	r7, #16
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d101      	bne.n	8009722 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	e049      	b.n	80097b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009728:	b2db      	uxtb	r3, r3
 800972a:	2b00      	cmp	r3, #0
 800972c:	d106      	bne.n	800973c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7fb fee8 	bl	800550c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2202      	movs	r2, #2
 8009740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	3304      	adds	r3, #4
 800974c:	4619      	mov	r1, r3
 800974e:	4610      	mov	r0, r2
 8009750:	f000 fd5a 	bl	800a208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2201      	movs	r2, #1
 8009778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097b4:	2300      	movs	r3, #0
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3708      	adds	r7, #8
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
	...

080097c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d001      	beq.n	80097d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e036      	b.n	8009846 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2202      	movs	r2, #2
 80097dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68da      	ldr	r2, [r3, #12]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f042 0201 	orr.w	r2, r2, #1
 80097ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a17      	ldr	r2, [pc, #92]	; (8009854 <HAL_TIM_Base_Start_IT+0x94>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d004      	beq.n	8009804 <HAL_TIM_Base_Start_IT+0x44>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009802:	d115      	bne.n	8009830 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	689a      	ldr	r2, [r3, #8]
 800980a:	4b13      	ldr	r3, [pc, #76]	; (8009858 <HAL_TIM_Base_Start_IT+0x98>)
 800980c:	4013      	ands	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2b06      	cmp	r3, #6
 8009814:	d015      	beq.n	8009842 <HAL_TIM_Base_Start_IT+0x82>
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800981c:	d011      	beq.n	8009842 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f042 0201 	orr.w	r2, r2, #1
 800982c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800982e:	e008      	b.n	8009842 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0201 	orr.w	r2, r2, #1
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	e000      	b.n	8009844 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009842:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3714      	adds	r7, #20
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	40012c00 	.word	0x40012c00
 8009858:	00010007 	.word	0x00010007

0800985c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d101      	bne.n	800986e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	e049      	b.n	8009902 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009874:	b2db      	uxtb	r3, r3
 8009876:	2b00      	cmp	r3, #0
 8009878:	d106      	bne.n	8009888 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 f841 	bl	800990a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2202      	movs	r2, #2
 800988c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	3304      	adds	r3, #4
 8009898:	4619      	mov	r1, r3
 800989a:	4610      	mov	r0, r2
 800989c:	f000 fcb4 	bl	800a208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2201      	movs	r2, #1
 80098ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2201      	movs	r2, #1
 80098b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2201      	movs	r2, #1
 80098e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2201      	movs	r2, #1
 80098ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800990a:	b480      	push	{r7}
 800990c:	b083      	sub	sp, #12
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009912:	bf00      	nop
 8009914:	370c      	adds	r7, #12
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr
	...

08009920 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d109      	bne.n	8009944 <HAL_TIM_PWM_Start+0x24>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009936:	b2db      	uxtb	r3, r3
 8009938:	2b01      	cmp	r3, #1
 800993a:	bf14      	ite	ne
 800993c:	2301      	movne	r3, #1
 800993e:	2300      	moveq	r3, #0
 8009940:	b2db      	uxtb	r3, r3
 8009942:	e03c      	b.n	80099be <HAL_TIM_PWM_Start+0x9e>
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	2b04      	cmp	r3, #4
 8009948:	d109      	bne.n	800995e <HAL_TIM_PWM_Start+0x3e>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b01      	cmp	r3, #1
 8009954:	bf14      	ite	ne
 8009956:	2301      	movne	r3, #1
 8009958:	2300      	moveq	r3, #0
 800995a:	b2db      	uxtb	r3, r3
 800995c:	e02f      	b.n	80099be <HAL_TIM_PWM_Start+0x9e>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b08      	cmp	r3, #8
 8009962:	d109      	bne.n	8009978 <HAL_TIM_PWM_Start+0x58>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800996a:	b2db      	uxtb	r3, r3
 800996c:	2b01      	cmp	r3, #1
 800996e:	bf14      	ite	ne
 8009970:	2301      	movne	r3, #1
 8009972:	2300      	moveq	r3, #0
 8009974:	b2db      	uxtb	r3, r3
 8009976:	e022      	b.n	80099be <HAL_TIM_PWM_Start+0x9e>
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	2b0c      	cmp	r3, #12
 800997c:	d109      	bne.n	8009992 <HAL_TIM_PWM_Start+0x72>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b01      	cmp	r3, #1
 8009988:	bf14      	ite	ne
 800998a:	2301      	movne	r3, #1
 800998c:	2300      	moveq	r3, #0
 800998e:	b2db      	uxtb	r3, r3
 8009990:	e015      	b.n	80099be <HAL_TIM_PWM_Start+0x9e>
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	2b10      	cmp	r3, #16
 8009996:	d109      	bne.n	80099ac <HAL_TIM_PWM_Start+0x8c>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	bf14      	ite	ne
 80099a4:	2301      	movne	r3, #1
 80099a6:	2300      	moveq	r3, #0
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	e008      	b.n	80099be <HAL_TIM_PWM_Start+0x9e>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	bf14      	ite	ne
 80099b8:	2301      	movne	r3, #1
 80099ba:	2300      	moveq	r3, #0
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d001      	beq.n	80099c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	e079      	b.n	8009aba <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d104      	bne.n	80099d6 <HAL_TIM_PWM_Start+0xb6>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2202      	movs	r2, #2
 80099d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80099d4:	e023      	b.n	8009a1e <HAL_TIM_PWM_Start+0xfe>
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	2b04      	cmp	r3, #4
 80099da:	d104      	bne.n	80099e6 <HAL_TIM_PWM_Start+0xc6>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2202      	movs	r2, #2
 80099e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80099e4:	e01b      	b.n	8009a1e <HAL_TIM_PWM_Start+0xfe>
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	2b08      	cmp	r3, #8
 80099ea:	d104      	bne.n	80099f6 <HAL_TIM_PWM_Start+0xd6>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2202      	movs	r2, #2
 80099f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099f4:	e013      	b.n	8009a1e <HAL_TIM_PWM_Start+0xfe>
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	2b0c      	cmp	r3, #12
 80099fa:	d104      	bne.n	8009a06 <HAL_TIM_PWM_Start+0xe6>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2202      	movs	r2, #2
 8009a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009a04:	e00b      	b.n	8009a1e <HAL_TIM_PWM_Start+0xfe>
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2b10      	cmp	r3, #16
 8009a0a:	d104      	bne.n	8009a16 <HAL_TIM_PWM_Start+0xf6>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2202      	movs	r2, #2
 8009a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a14:	e003      	b.n	8009a1e <HAL_TIM_PWM_Start+0xfe>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2202      	movs	r2, #2
 8009a1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2201      	movs	r2, #1
 8009a24:	6839      	ldr	r1, [r7, #0]
 8009a26:	4618      	mov	r0, r3
 8009a28:	f000 ff6c 	bl	800a904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a24      	ldr	r2, [pc, #144]	; (8009ac4 <HAL_TIM_PWM_Start+0x1a4>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d009      	beq.n	8009a4a <HAL_TIM_PWM_Start+0x12a>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a23      	ldr	r2, [pc, #140]	; (8009ac8 <HAL_TIM_PWM_Start+0x1a8>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d004      	beq.n	8009a4a <HAL_TIM_PWM_Start+0x12a>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a21      	ldr	r2, [pc, #132]	; (8009acc <HAL_TIM_PWM_Start+0x1ac>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d101      	bne.n	8009a4e <HAL_TIM_PWM_Start+0x12e>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e000      	b.n	8009a50 <HAL_TIM_PWM_Start+0x130>
 8009a4e:	2300      	movs	r3, #0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d007      	beq.n	8009a64 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a62:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a16      	ldr	r2, [pc, #88]	; (8009ac4 <HAL_TIM_PWM_Start+0x1a4>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d004      	beq.n	8009a78 <HAL_TIM_PWM_Start+0x158>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a76:	d115      	bne.n	8009aa4 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	689a      	ldr	r2, [r3, #8]
 8009a7e:	4b14      	ldr	r3, [pc, #80]	; (8009ad0 <HAL_TIM_PWM_Start+0x1b0>)
 8009a80:	4013      	ands	r3, r2
 8009a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2b06      	cmp	r3, #6
 8009a88:	d015      	beq.n	8009ab6 <HAL_TIM_PWM_Start+0x196>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a90:	d011      	beq.n	8009ab6 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f042 0201 	orr.w	r2, r2, #1
 8009aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aa2:	e008      	b.n	8009ab6 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681a      	ldr	r2, [r3, #0]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f042 0201 	orr.w	r2, r2, #1
 8009ab2:	601a      	str	r2, [r3, #0]
 8009ab4:	e000      	b.n	8009ab8 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ab6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ab8:	2300      	movs	r3, #0
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	40012c00 	.word	0x40012c00
 8009ac8:	40014400 	.word	0x40014400
 8009acc:	40014800 	.word	0x40014800
 8009ad0:	00010007 	.word	0x00010007

08009ad4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	6839      	ldr	r1, [r7, #0]
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f000 ff0c 	bl	800a904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a39      	ldr	r2, [pc, #228]	; (8009bd8 <HAL_TIM_PWM_Stop+0x104>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d009      	beq.n	8009b0a <HAL_TIM_PWM_Stop+0x36>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a38      	ldr	r2, [pc, #224]	; (8009bdc <HAL_TIM_PWM_Stop+0x108>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d004      	beq.n	8009b0a <HAL_TIM_PWM_Stop+0x36>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a36      	ldr	r2, [pc, #216]	; (8009be0 <HAL_TIM_PWM_Stop+0x10c>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d101      	bne.n	8009b0e <HAL_TIM_PWM_Stop+0x3a>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e000      	b.n	8009b10 <HAL_TIM_PWM_Stop+0x3c>
 8009b0e:	2300      	movs	r3, #0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d017      	beq.n	8009b44 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	6a1a      	ldr	r2, [r3, #32]
 8009b1a:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b1e:	4013      	ands	r3, r2
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d10f      	bne.n	8009b44 <HAL_TIM_PWM_Stop+0x70>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6a1a      	ldr	r2, [r3, #32]
 8009b2a:	f240 4344 	movw	r3, #1092	; 0x444
 8009b2e:	4013      	ands	r3, r2
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d107      	bne.n	8009b44 <HAL_TIM_PWM_Stop+0x70>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009b42:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	6a1a      	ldr	r2, [r3, #32]
 8009b4a:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b4e:	4013      	ands	r3, r2
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10f      	bne.n	8009b74 <HAL_TIM_PWM_Stop+0xa0>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	6a1a      	ldr	r2, [r3, #32]
 8009b5a:	f240 4344 	movw	r3, #1092	; 0x444
 8009b5e:	4013      	ands	r3, r2
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d107      	bne.n	8009b74 <HAL_TIM_PWM_Stop+0xa0>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f022 0201 	bic.w	r2, r2, #1
 8009b72:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d104      	bne.n	8009b84 <HAL_TIM_PWM_Stop+0xb0>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b82:	e023      	b.n	8009bcc <HAL_TIM_PWM_Stop+0xf8>
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	2b04      	cmp	r3, #4
 8009b88:	d104      	bne.n	8009b94 <HAL_TIM_PWM_Stop+0xc0>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b92:	e01b      	b.n	8009bcc <HAL_TIM_PWM_Stop+0xf8>
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	2b08      	cmp	r3, #8
 8009b98:	d104      	bne.n	8009ba4 <HAL_TIM_PWM_Stop+0xd0>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ba2:	e013      	b.n	8009bcc <HAL_TIM_PWM_Stop+0xf8>
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	2b0c      	cmp	r3, #12
 8009ba8:	d104      	bne.n	8009bb4 <HAL_TIM_PWM_Stop+0xe0>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009bb2:	e00b      	b.n	8009bcc <HAL_TIM_PWM_Stop+0xf8>
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	2b10      	cmp	r3, #16
 8009bb8:	d104      	bne.n	8009bc4 <HAL_TIM_PWM_Stop+0xf0>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bc2:	e003      	b.n	8009bcc <HAL_TIM_PWM_Stop+0xf8>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	40012c00 	.word	0x40012c00
 8009bdc:	40014400 	.word	0x40014400
 8009be0:	40014800 	.word	0x40014800

08009be4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	f003 0302 	and.w	r3, r3, #2
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d122      	bne.n	8009c40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	f003 0302 	and.w	r3, r3, #2
 8009c04:	2b02      	cmp	r3, #2
 8009c06:	d11b      	bne.n	8009c40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f06f 0202 	mvn.w	r2, #2
 8009c10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2201      	movs	r2, #1
 8009c16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	699b      	ldr	r3, [r3, #24]
 8009c1e:	f003 0303 	and.w	r3, r3, #3
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d003      	beq.n	8009c2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 facf 	bl	800a1ca <HAL_TIM_IC_CaptureCallback>
 8009c2c:	e005      	b.n	8009c3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fac1 	bl	800a1b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fad2 	bl	800a1de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	f003 0304 	and.w	r3, r3, #4
 8009c4a:	2b04      	cmp	r3, #4
 8009c4c:	d122      	bne.n	8009c94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	f003 0304 	and.w	r3, r3, #4
 8009c58:	2b04      	cmp	r3, #4
 8009c5a:	d11b      	bne.n	8009c94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f06f 0204 	mvn.w	r2, #4
 8009c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2202      	movs	r2, #2
 8009c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	699b      	ldr	r3, [r3, #24]
 8009c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d003      	beq.n	8009c82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 faa5 	bl	800a1ca <HAL_TIM_IC_CaptureCallback>
 8009c80:	e005      	b.n	8009c8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fa97 	bl	800a1b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 faa8 	bl	800a1de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2200      	movs	r2, #0
 8009c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	691b      	ldr	r3, [r3, #16]
 8009c9a:	f003 0308 	and.w	r3, r3, #8
 8009c9e:	2b08      	cmp	r3, #8
 8009ca0:	d122      	bne.n	8009ce8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	f003 0308 	and.w	r3, r3, #8
 8009cac:	2b08      	cmp	r3, #8
 8009cae:	d11b      	bne.n	8009ce8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f06f 0208 	mvn.w	r2, #8
 8009cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2204      	movs	r2, #4
 8009cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	69db      	ldr	r3, [r3, #28]
 8009cc6:	f003 0303 	and.w	r3, r3, #3
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d003      	beq.n	8009cd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 fa7b 	bl	800a1ca <HAL_TIM_IC_CaptureCallback>
 8009cd4:	e005      	b.n	8009ce2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 fa6d 	bl	800a1b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 fa7e 	bl	800a1de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	f003 0310 	and.w	r3, r3, #16
 8009cf2:	2b10      	cmp	r3, #16
 8009cf4:	d122      	bne.n	8009d3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	68db      	ldr	r3, [r3, #12]
 8009cfc:	f003 0310 	and.w	r3, r3, #16
 8009d00:	2b10      	cmp	r3, #16
 8009d02:	d11b      	bne.n	8009d3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f06f 0210 	mvn.w	r2, #16
 8009d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2208      	movs	r2, #8
 8009d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	69db      	ldr	r3, [r3, #28]
 8009d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d003      	beq.n	8009d2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 fa51 	bl	800a1ca <HAL_TIM_IC_CaptureCallback>
 8009d28:	e005      	b.n	8009d36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fa43 	bl	800a1b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 fa54 	bl	800a1de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	691b      	ldr	r3, [r3, #16]
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d10e      	bne.n	8009d68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	f003 0301 	and.w	r3, r3, #1
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d107      	bne.n	8009d68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f06f 0201 	mvn.w	r2, #1
 8009d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f7fb fa8c 	bl	8005280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d72:	2b80      	cmp	r3, #128	; 0x80
 8009d74:	d10e      	bne.n	8009d94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d80:	2b80      	cmp	r3, #128	; 0x80
 8009d82:	d107      	bne.n	8009d94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fed8 	bl	800ab44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009da2:	d10e      	bne.n	8009dc2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dae:	2b80      	cmp	r3, #128	; 0x80
 8009db0:	d107      	bne.n	8009dc2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 fecb 	bl	800ab58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dcc:	2b40      	cmp	r3, #64	; 0x40
 8009dce:	d10e      	bne.n	8009dee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dda:	2b40      	cmp	r3, #64	; 0x40
 8009ddc:	d107      	bne.n	8009dee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fa02 	bl	800a1f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	691b      	ldr	r3, [r3, #16]
 8009df4:	f003 0320 	and.w	r3, r3, #32
 8009df8:	2b20      	cmp	r3, #32
 8009dfa:	d10e      	bne.n	8009e1a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68db      	ldr	r3, [r3, #12]
 8009e02:	f003 0320 	and.w	r3, r3, #32
 8009e06:	2b20      	cmp	r3, #32
 8009e08:	d107      	bne.n	8009e1a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f06f 0220 	mvn.w	r2, #32
 8009e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fe8b 	bl	800ab30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
	...

08009e24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b084      	sub	sp, #16
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d101      	bne.n	8009e3e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009e3a:	2302      	movs	r3, #2
 8009e3c:	e0fd      	b.n	800a03a <HAL_TIM_PWM_ConfigChannel+0x216>
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2201      	movs	r2, #1
 8009e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2b14      	cmp	r3, #20
 8009e4a:	f200 80f0 	bhi.w	800a02e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8009e4e:	a201      	add	r2, pc, #4	; (adr r2, 8009e54 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e54:	08009ea9 	.word	0x08009ea9
 8009e58:	0800a02f 	.word	0x0800a02f
 8009e5c:	0800a02f 	.word	0x0800a02f
 8009e60:	0800a02f 	.word	0x0800a02f
 8009e64:	08009ee9 	.word	0x08009ee9
 8009e68:	0800a02f 	.word	0x0800a02f
 8009e6c:	0800a02f 	.word	0x0800a02f
 8009e70:	0800a02f 	.word	0x0800a02f
 8009e74:	08009f2b 	.word	0x08009f2b
 8009e78:	0800a02f 	.word	0x0800a02f
 8009e7c:	0800a02f 	.word	0x0800a02f
 8009e80:	0800a02f 	.word	0x0800a02f
 8009e84:	08009f6b 	.word	0x08009f6b
 8009e88:	0800a02f 	.word	0x0800a02f
 8009e8c:	0800a02f 	.word	0x0800a02f
 8009e90:	0800a02f 	.word	0x0800a02f
 8009e94:	08009fad 	.word	0x08009fad
 8009e98:	0800a02f 	.word	0x0800a02f
 8009e9c:	0800a02f 	.word	0x0800a02f
 8009ea0:	0800a02f 	.word	0x0800a02f
 8009ea4:	08009fed 	.word	0x08009fed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68b9      	ldr	r1, [r7, #8]
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f000 fa0e 	bl	800a2d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	699a      	ldr	r2, [r3, #24]
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f042 0208 	orr.w	r2, r2, #8
 8009ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	699a      	ldr	r2, [r3, #24]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f022 0204 	bic.w	r2, r2, #4
 8009ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	6999      	ldr	r1, [r3, #24]
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	691a      	ldr	r2, [r3, #16]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	430a      	orrs	r2, r1
 8009ee4:	619a      	str	r2, [r3, #24]
      break;
 8009ee6:	e0a3      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68b9      	ldr	r1, [r7, #8]
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f000 fa6a 	bl	800a3c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	699a      	ldr	r2, [r3, #24]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	699a      	ldr	r2, [r3, #24]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	6999      	ldr	r1, [r3, #24]
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	021a      	lsls	r2, r3, #8
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	430a      	orrs	r2, r1
 8009f26:	619a      	str	r2, [r3, #24]
      break;
 8009f28:	e082      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	68b9      	ldr	r1, [r7, #8]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f000 fac3 	bl	800a4bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	69da      	ldr	r2, [r3, #28]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f042 0208 	orr.w	r2, r2, #8
 8009f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	69da      	ldr	r2, [r3, #28]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f022 0204 	bic.w	r2, r2, #4
 8009f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	69d9      	ldr	r1, [r3, #28]
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	691a      	ldr	r2, [r3, #16]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	430a      	orrs	r2, r1
 8009f66:	61da      	str	r2, [r3, #28]
      break;
 8009f68:	e062      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	68b9      	ldr	r1, [r7, #8]
 8009f70:	4618      	mov	r0, r3
 8009f72:	f000 fb1b 	bl	800a5ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	69da      	ldr	r2, [r3, #28]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	69da      	ldr	r2, [r3, #28]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	69d9      	ldr	r1, [r3, #28]
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	021a      	lsls	r2, r3, #8
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	430a      	orrs	r2, r1
 8009fa8:	61da      	str	r2, [r3, #28]
      break;
 8009faa:	e041      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	68b9      	ldr	r1, [r7, #8]
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 fb58 	bl	800a668 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f042 0208 	orr.w	r2, r2, #8
 8009fc6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f022 0204 	bic.w	r2, r2, #4
 8009fd6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	691a      	ldr	r2, [r3, #16]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	430a      	orrs	r2, r1
 8009fe8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009fea:	e021      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	68b9      	ldr	r1, [r7, #8]
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f000 fb90 	bl	800a718 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a006:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a016:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	021a      	lsls	r2, r3, #8
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	430a      	orrs	r2, r1
 800a02a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a02c:	e000      	b.n	800a030 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800a02e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}
 800a042:	bf00      	nop

0800a044 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a054:	2b01      	cmp	r3, #1
 800a056:	d101      	bne.n	800a05c <HAL_TIM_ConfigClockSource+0x18>
 800a058:	2302      	movs	r3, #2
 800a05a:	e0a8      	b.n	800a1ae <HAL_TIM_ConfigClockSource+0x16a>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2201      	movs	r2, #1
 800a060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2202      	movs	r2, #2
 800a068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a07a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a07e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a086:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b40      	cmp	r3, #64	; 0x40
 800a096:	d067      	beq.n	800a168 <HAL_TIM_ConfigClockSource+0x124>
 800a098:	2b40      	cmp	r3, #64	; 0x40
 800a09a:	d80b      	bhi.n	800a0b4 <HAL_TIM_ConfigClockSource+0x70>
 800a09c:	2b10      	cmp	r3, #16
 800a09e:	d073      	beq.n	800a188 <HAL_TIM_ConfigClockSource+0x144>
 800a0a0:	2b10      	cmp	r3, #16
 800a0a2:	d802      	bhi.n	800a0aa <HAL_TIM_ConfigClockSource+0x66>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d06f      	beq.n	800a188 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a0a8:	e078      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800a0aa:	2b20      	cmp	r3, #32
 800a0ac:	d06c      	beq.n	800a188 <HAL_TIM_ConfigClockSource+0x144>
 800a0ae:	2b30      	cmp	r3, #48	; 0x30
 800a0b0:	d06a      	beq.n	800a188 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800a0b2:	e073      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800a0b4:	2b70      	cmp	r3, #112	; 0x70
 800a0b6:	d00d      	beq.n	800a0d4 <HAL_TIM_ConfigClockSource+0x90>
 800a0b8:	2b70      	cmp	r3, #112	; 0x70
 800a0ba:	d804      	bhi.n	800a0c6 <HAL_TIM_ConfigClockSource+0x82>
 800a0bc:	2b50      	cmp	r3, #80	; 0x50
 800a0be:	d033      	beq.n	800a128 <HAL_TIM_ConfigClockSource+0xe4>
 800a0c0:	2b60      	cmp	r3, #96	; 0x60
 800a0c2:	d041      	beq.n	800a148 <HAL_TIM_ConfigClockSource+0x104>
      break;
 800a0c4:	e06a      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800a0c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0ca:	d066      	beq.n	800a19a <HAL_TIM_ConfigClockSource+0x156>
 800a0cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0d0:	d017      	beq.n	800a102 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800a0d2:	e063      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6818      	ldr	r0, [r3, #0]
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	6899      	ldr	r1, [r3, #8]
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	685a      	ldr	r2, [r3, #4]
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	f000 fbee 	bl	800a8c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	689b      	ldr	r3, [r3, #8]
 800a0ee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a0f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	609a      	str	r2, [r3, #8]
      break;
 800a100:	e04c      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6818      	ldr	r0, [r3, #0]
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	6899      	ldr	r1, [r3, #8]
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	68db      	ldr	r3, [r3, #12]
 800a112:	f000 fbd7 	bl	800a8c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	689a      	ldr	r2, [r3, #8]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a124:	609a      	str	r2, [r3, #8]
      break;
 800a126:	e039      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6818      	ldr	r0, [r3, #0]
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	6859      	ldr	r1, [r3, #4]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	461a      	mov	r2, r3
 800a136:	f000 fb49 	bl	800a7cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2150      	movs	r1, #80	; 0x50
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fba2 	bl	800a88a <TIM_ITRx_SetConfig>
      break;
 800a146:	e029      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6818      	ldr	r0, [r3, #0]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	6859      	ldr	r1, [r3, #4]
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	461a      	mov	r2, r3
 800a156:	f000 fb68 	bl	800a82a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	2160      	movs	r1, #96	; 0x60
 800a160:	4618      	mov	r0, r3
 800a162:	f000 fb92 	bl	800a88a <TIM_ITRx_SetConfig>
      break;
 800a166:	e019      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6818      	ldr	r0, [r3, #0]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	6859      	ldr	r1, [r3, #4]
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	461a      	mov	r2, r3
 800a176:	f000 fb29 	bl	800a7cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2140      	movs	r1, #64	; 0x40
 800a180:	4618      	mov	r0, r3
 800a182:	f000 fb82 	bl	800a88a <TIM_ITRx_SetConfig>
      break;
 800a186:	e009      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4619      	mov	r1, r3
 800a192:	4610      	mov	r0, r2
 800a194:	f000 fb79 	bl	800a88a <TIM_ITRx_SetConfig>
        break;
 800a198:	e000      	b.n	800a19c <HAL_TIM_ConfigClockSource+0x158>
      break;
 800a19a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b083      	sub	sp, #12
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1be:	bf00      	nop
 800a1c0:	370c      	adds	r7, #12
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr

0800a1ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a1ca:	b480      	push	{r7}
 800a1cc:	b083      	sub	sp, #12
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a1d2:	bf00      	nop
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b083      	sub	sp, #12
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a1e6:	bf00      	nop
 800a1e8:	370c      	adds	r7, #12
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr

0800a1f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a1f2:	b480      	push	{r7}
 800a1f4:	b083      	sub	sp, #12
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a1fa:	bf00      	nop
 800a1fc:	370c      	adds	r7, #12
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr
	...

0800a208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a208:	b480      	push	{r7}
 800a20a:	b085      	sub	sp, #20
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4a2a      	ldr	r2, [pc, #168]	; (800a2c4 <TIM_Base_SetConfig+0xbc>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d003      	beq.n	800a228 <TIM_Base_SetConfig+0x20>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a226:	d108      	bne.n	800a23a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a22e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	4313      	orrs	r3, r2
 800a238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4a21      	ldr	r2, [pc, #132]	; (800a2c4 <TIM_Base_SetConfig+0xbc>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d00b      	beq.n	800a25a <TIM_Base_SetConfig+0x52>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a248:	d007      	beq.n	800a25a <TIM_Base_SetConfig+0x52>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	4a1e      	ldr	r2, [pc, #120]	; (800a2c8 <TIM_Base_SetConfig+0xc0>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d003      	beq.n	800a25a <TIM_Base_SetConfig+0x52>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	4a1d      	ldr	r2, [pc, #116]	; (800a2cc <TIM_Base_SetConfig+0xc4>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d108      	bne.n	800a26c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	4313      	orrs	r3, r2
 800a26a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	4313      	orrs	r3, r2
 800a278:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	68fa      	ldr	r2, [r7, #12]
 800a27e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	689a      	ldr	r2, [r3, #8]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a0c      	ldr	r2, [pc, #48]	; (800a2c4 <TIM_Base_SetConfig+0xbc>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d007      	beq.n	800a2a8 <TIM_Base_SetConfig+0xa0>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a0b      	ldr	r2, [pc, #44]	; (800a2c8 <TIM_Base_SetConfig+0xc0>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d003      	beq.n	800a2a8 <TIM_Base_SetConfig+0xa0>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	4a0a      	ldr	r2, [pc, #40]	; (800a2cc <TIM_Base_SetConfig+0xc4>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d103      	bne.n	800a2b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	691a      	ldr	r2, [r3, #16]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	615a      	str	r2, [r3, #20]
}
 800a2b6:	bf00      	nop
 800a2b8:	3714      	adds	r7, #20
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
 800a2c2:	bf00      	nop
 800a2c4:	40012c00 	.word	0x40012c00
 800a2c8:	40014400 	.word	0x40014400
 800a2cc:	40014800 	.word	0x40014800

0800a2d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b087      	sub	sp, #28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a1b      	ldr	r3, [r3, #32]
 800a2de:	f023 0201 	bic.w	r2, r3, #1
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	699b      	ldr	r3, [r3, #24]
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a2fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f023 0303 	bic.w	r3, r3, #3
 800a30a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	f023 0302 	bic.w	r3, r3, #2
 800a31c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	4313      	orrs	r3, r2
 800a326:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a24      	ldr	r2, [pc, #144]	; (800a3bc <TIM_OC1_SetConfig+0xec>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d007      	beq.n	800a340 <TIM_OC1_SetConfig+0x70>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a23      	ldr	r2, [pc, #140]	; (800a3c0 <TIM_OC1_SetConfig+0xf0>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d003      	beq.n	800a340 <TIM_OC1_SetConfig+0x70>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a22      	ldr	r2, [pc, #136]	; (800a3c4 <TIM_OC1_SetConfig+0xf4>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d10c      	bne.n	800a35a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	f023 0308 	bic.w	r3, r3, #8
 800a346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	697a      	ldr	r2, [r7, #20]
 800a34e:	4313      	orrs	r3, r2
 800a350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	f023 0304 	bic.w	r3, r3, #4
 800a358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a17      	ldr	r2, [pc, #92]	; (800a3bc <TIM_OC1_SetConfig+0xec>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d007      	beq.n	800a372 <TIM_OC1_SetConfig+0xa2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a17      	ldr	r2, [pc, #92]	; (800a3c4 <TIM_OC1_SetConfig+0xf4>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d003      	beq.n	800a372 <TIM_OC1_SetConfig+0xa2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a14      	ldr	r2, [pc, #80]	; (800a3c0 <TIM_OC1_SetConfig+0xf0>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d111      	bne.n	800a396 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	693a      	ldr	r2, [r7, #16]
 800a388:	4313      	orrs	r3, r2
 800a38a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	4313      	orrs	r3, r2
 800a394:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	693a      	ldr	r2, [r7, #16]
 800a39a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	68fa      	ldr	r2, [r7, #12]
 800a3a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	697a      	ldr	r2, [r7, #20]
 800a3ae:	621a      	str	r2, [r3, #32]
}
 800a3b0:	bf00      	nop
 800a3b2:	371c      	adds	r7, #28
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	40012c00 	.word	0x40012c00
 800a3c0:	40014800 	.word	0x40014800
 800a3c4:	40014400 	.word	0x40014400

0800a3c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b087      	sub	sp, #28
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a1b      	ldr	r3, [r3, #32]
 800a3d6:	f023 0210 	bic.w	r2, r3, #16
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	699b      	ldr	r3, [r3, #24]
 800a3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a3f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	021b      	lsls	r3, r3, #8
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f023 0320 	bic.w	r3, r3, #32
 800a416:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	011b      	lsls	r3, r3, #4
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	4313      	orrs	r3, r2
 800a422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a22      	ldr	r2, [pc, #136]	; (800a4b0 <TIM_OC2_SetConfig+0xe8>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d10d      	bne.n	800a448 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	011b      	lsls	r3, r3, #4
 800a43a:	697a      	ldr	r2, [r7, #20]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a446:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a19      	ldr	r2, [pc, #100]	; (800a4b0 <TIM_OC2_SetConfig+0xe8>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d007      	beq.n	800a460 <TIM_OC2_SetConfig+0x98>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a18      	ldr	r2, [pc, #96]	; (800a4b4 <TIM_OC2_SetConfig+0xec>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d003      	beq.n	800a460 <TIM_OC2_SetConfig+0x98>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	4a17      	ldr	r2, [pc, #92]	; (800a4b8 <TIM_OC2_SetConfig+0xf0>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d113      	bne.n	800a488 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a466:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a46e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	695b      	ldr	r3, [r3, #20]
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	4313      	orrs	r3, r2
 800a47a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	699b      	ldr	r3, [r3, #24]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	4313      	orrs	r3, r2
 800a486:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	693a      	ldr	r2, [r7, #16]
 800a48c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	685a      	ldr	r2, [r3, #4]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	621a      	str	r2, [r3, #32]
}
 800a4a2:	bf00      	nop
 800a4a4:	371c      	adds	r7, #28
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	40012c00 	.word	0x40012c00
 800a4b4:	40014400 	.word	0x40014400
 800a4b8:	40014800 	.word	0x40014800

0800a4bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b087      	sub	sp, #28
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6a1b      	ldr	r3, [r3, #32]
 800a4ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a1b      	ldr	r3, [r3, #32]
 800a4d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	69db      	ldr	r3, [r3, #28]
 800a4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f023 0303 	bic.w	r3, r3, #3
 800a4f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	021b      	lsls	r3, r3, #8
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	4313      	orrs	r3, r2
 800a514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	4a21      	ldr	r2, [pc, #132]	; (800a5a0 <TIM_OC3_SetConfig+0xe4>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d10d      	bne.n	800a53a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a524:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	021b      	lsls	r3, r3, #8
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	4313      	orrs	r3, r2
 800a530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	4a18      	ldr	r2, [pc, #96]	; (800a5a0 <TIM_OC3_SetConfig+0xe4>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d007      	beq.n	800a552 <TIM_OC3_SetConfig+0x96>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a17      	ldr	r2, [pc, #92]	; (800a5a4 <TIM_OC3_SetConfig+0xe8>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d003      	beq.n	800a552 <TIM_OC3_SetConfig+0x96>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a16      	ldr	r2, [pc, #88]	; (800a5a8 <TIM_OC3_SetConfig+0xec>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d113      	bne.n	800a57a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	695b      	ldr	r3, [r3, #20]
 800a566:	011b      	lsls	r3, r3, #4
 800a568:	693a      	ldr	r2, [r7, #16]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	699b      	ldr	r3, [r3, #24]
 800a572:	011b      	lsls	r3, r3, #4
 800a574:	693a      	ldr	r2, [r7, #16]
 800a576:	4313      	orrs	r3, r2
 800a578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	693a      	ldr	r2, [r7, #16]
 800a57e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	685a      	ldr	r2, [r3, #4]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	697a      	ldr	r2, [r7, #20]
 800a592:	621a      	str	r2, [r3, #32]
}
 800a594:	bf00      	nop
 800a596:	371c      	adds	r7, #28
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr
 800a5a0:	40012c00 	.word	0x40012c00
 800a5a4:	40014400 	.word	0x40014400
 800a5a8:	40014800 	.word	0x40014800

0800a5ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b087      	sub	sp, #28
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6a1b      	ldr	r3, [r3, #32]
 800a5ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6a1b      	ldr	r3, [r3, #32]
 800a5c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	69db      	ldr	r3, [r3, #28]
 800a5d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	021b      	lsls	r3, r3, #8
 800a5ee:	68fa      	ldr	r2, [r7, #12]
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	689b      	ldr	r3, [r3, #8]
 800a600:	031b      	lsls	r3, r3, #12
 800a602:	693a      	ldr	r2, [r7, #16]
 800a604:	4313      	orrs	r3, r2
 800a606:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	4a14      	ldr	r2, [pc, #80]	; (800a65c <TIM_OC4_SetConfig+0xb0>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d007      	beq.n	800a620 <TIM_OC4_SetConfig+0x74>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	4a13      	ldr	r2, [pc, #76]	; (800a660 <TIM_OC4_SetConfig+0xb4>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d003      	beq.n	800a620 <TIM_OC4_SetConfig+0x74>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	4a12      	ldr	r2, [pc, #72]	; (800a664 <TIM_OC4_SetConfig+0xb8>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d109      	bne.n	800a634 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a626:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	695b      	ldr	r3, [r3, #20]
 800a62c:	019b      	lsls	r3, r3, #6
 800a62e:	697a      	ldr	r2, [r7, #20]
 800a630:	4313      	orrs	r3, r2
 800a632:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	697a      	ldr	r2, [r7, #20]
 800a638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	693a      	ldr	r2, [r7, #16]
 800a64c:	621a      	str	r2, [r3, #32]
}
 800a64e:	bf00      	nop
 800a650:	371c      	adds	r7, #28
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop
 800a65c:	40012c00 	.word	0x40012c00
 800a660:	40014400 	.word	0x40014400
 800a664:	40014800 	.word	0x40014800

0800a668 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a668:	b480      	push	{r7}
 800a66a:	b087      	sub	sp, #28
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6a1b      	ldr	r3, [r3, #32]
 800a676:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a1b      	ldr	r3, [r3, #32]
 800a682:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a69a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	68fa      	ldr	r2, [r7, #12]
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a6ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	041b      	lsls	r3, r3, #16
 800a6b4:	693a      	ldr	r2, [r7, #16]
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	4a13      	ldr	r2, [pc, #76]	; (800a70c <TIM_OC5_SetConfig+0xa4>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d007      	beq.n	800a6d2 <TIM_OC5_SetConfig+0x6a>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	4a12      	ldr	r2, [pc, #72]	; (800a710 <TIM_OC5_SetConfig+0xa8>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d003      	beq.n	800a6d2 <TIM_OC5_SetConfig+0x6a>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	4a11      	ldr	r2, [pc, #68]	; (800a714 <TIM_OC5_SetConfig+0xac>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d109      	bne.n	800a6e6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	695b      	ldr	r3, [r3, #20]
 800a6de:	021b      	lsls	r3, r3, #8
 800a6e0:	697a      	ldr	r2, [r7, #20]
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	697a      	ldr	r2, [r7, #20]
 800a6ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	685a      	ldr	r2, [r3, #4]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	693a      	ldr	r2, [r7, #16]
 800a6fe:	621a      	str	r2, [r3, #32]
}
 800a700:	bf00      	nop
 800a702:	371c      	adds	r7, #28
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr
 800a70c:	40012c00 	.word	0x40012c00
 800a710:	40014400 	.word	0x40014400
 800a714:	40014800 	.word	0x40014800

0800a718 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a718:	b480      	push	{r7}
 800a71a:	b087      	sub	sp, #28
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a1b      	ldr	r3, [r3, #32]
 800a726:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6a1b      	ldr	r3, [r3, #32]
 800a732:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a74a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	021b      	lsls	r3, r3, #8
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	4313      	orrs	r3, r2
 800a756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a75e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	051b      	lsls	r3, r3, #20
 800a766:	693a      	ldr	r2, [r7, #16]
 800a768:	4313      	orrs	r3, r2
 800a76a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	4a14      	ldr	r2, [pc, #80]	; (800a7c0 <TIM_OC6_SetConfig+0xa8>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d007      	beq.n	800a784 <TIM_OC6_SetConfig+0x6c>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	4a13      	ldr	r2, [pc, #76]	; (800a7c4 <TIM_OC6_SetConfig+0xac>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d003      	beq.n	800a784 <TIM_OC6_SetConfig+0x6c>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	4a12      	ldr	r2, [pc, #72]	; (800a7c8 <TIM_OC6_SetConfig+0xb0>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d109      	bne.n	800a798 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a78a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	029b      	lsls	r3, r3, #10
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	4313      	orrs	r3, r2
 800a796:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	697a      	ldr	r2, [r7, #20]
 800a79c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	68fa      	ldr	r2, [r7, #12]
 800a7a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	685a      	ldr	r2, [r3, #4]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	693a      	ldr	r2, [r7, #16]
 800a7b0:	621a      	str	r2, [r3, #32]
}
 800a7b2:	bf00      	nop
 800a7b4:	371c      	adds	r7, #28
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr
 800a7be:	bf00      	nop
 800a7c0:	40012c00 	.word	0x40012c00
 800a7c4:	40014400 	.word	0x40014400
 800a7c8:	40014800 	.word	0x40014800

0800a7cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b087      	sub	sp, #28
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	6a1b      	ldr	r3, [r3, #32]
 800a7dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	6a1b      	ldr	r3, [r3, #32]
 800a7e2:	f023 0201 	bic.w	r2, r3, #1
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	699b      	ldr	r3, [r3, #24]
 800a7ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	011b      	lsls	r3, r3, #4
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	4313      	orrs	r3, r2
 800a800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	f023 030a 	bic.w	r3, r3, #10
 800a808:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a80a:	697a      	ldr	r2, [r7, #20]
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	4313      	orrs	r3, r2
 800a810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	693a      	ldr	r2, [r7, #16]
 800a816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	697a      	ldr	r2, [r7, #20]
 800a81c:	621a      	str	r2, [r3, #32]
}
 800a81e:	bf00      	nop
 800a820:	371c      	adds	r7, #28
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a82a:	b480      	push	{r7}
 800a82c:	b087      	sub	sp, #28
 800a82e:	af00      	add	r7, sp, #0
 800a830:	60f8      	str	r0, [r7, #12]
 800a832:	60b9      	str	r1, [r7, #8]
 800a834:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	6a1b      	ldr	r3, [r3, #32]
 800a83a:	f023 0210 	bic.w	r2, r3, #16
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	699b      	ldr	r3, [r3, #24]
 800a846:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	6a1b      	ldr	r3, [r3, #32]
 800a84c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a854:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	031b      	lsls	r3, r3, #12
 800a85a:	697a      	ldr	r2, [r7, #20]
 800a85c:	4313      	orrs	r3, r2
 800a85e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a866:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	011b      	lsls	r3, r3, #4
 800a86c:	693a      	ldr	r2, [r7, #16]
 800a86e:	4313      	orrs	r3, r2
 800a870:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	697a      	ldr	r2, [r7, #20]
 800a876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	693a      	ldr	r2, [r7, #16]
 800a87c:	621a      	str	r2, [r3, #32]
}
 800a87e:	bf00      	nop
 800a880:	371c      	adds	r7, #28
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr

0800a88a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b085      	sub	sp, #20
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	689b      	ldr	r3, [r3, #8]
 800a898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a8a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a8a6:	683a      	ldr	r2, [r7, #0]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	4313      	orrs	r3, r2
 800a8ac:	f043 0307 	orr.w	r3, r3, #7
 800a8b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	68fa      	ldr	r2, [r7, #12]
 800a8b6:	609a      	str	r2, [r3, #8]
}
 800a8b8:	bf00      	nop
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b087      	sub	sp, #28
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
 800a8d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a8de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	021a      	lsls	r2, r3, #8
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	431a      	orrs	r2, r3
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	697a      	ldr	r2, [r7, #20]
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	697a      	ldr	r2, [r7, #20]
 800a8f6:	609a      	str	r2, [r3, #8]
}
 800a8f8:	bf00      	nop
 800a8fa:	371c      	adds	r7, #28
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr

0800a904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	f003 031f 	and.w	r3, r3, #31
 800a916:	2201      	movs	r2, #1
 800a918:	fa02 f303 	lsl.w	r3, r2, r3
 800a91c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6a1a      	ldr	r2, [r3, #32]
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	43db      	mvns	r3, r3
 800a926:	401a      	ands	r2, r3
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	6a1a      	ldr	r2, [r3, #32]
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	f003 031f 	and.w	r3, r3, #31
 800a936:	6879      	ldr	r1, [r7, #4]
 800a938:	fa01 f303 	lsl.w	r3, r1, r3
 800a93c:	431a      	orrs	r2, r3
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	621a      	str	r2, [r3, #32]
}
 800a942:	bf00      	nop
 800a944:	371c      	adds	r7, #28
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr
	...

0800a950 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a950:	b480      	push	{r7}
 800a952:	b085      	sub	sp, #20
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a960:	2b01      	cmp	r3, #1
 800a962:	d101      	bne.n	800a968 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a964:	2302      	movs	r3, #2
 800a966:	e04a      	b.n	800a9fe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2202      	movs	r2, #2
 800a974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a1f      	ldr	r2, [pc, #124]	; (800aa0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d108      	bne.n	800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a998:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	68fa      	ldr	r2, [r7, #12]
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68fa      	ldr	r2, [r7, #12]
 800a9bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a12      	ldr	r2, [pc, #72]	; (800aa0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d004      	beq.n	800a9d2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9d0:	d10c      	bne.n	800a9ec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	68ba      	ldr	r2, [r7, #8]
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	68ba      	ldr	r2, [r7, #8]
 800a9ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a9fc:	2300      	movs	r3, #0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3714      	adds	r7, #20
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	40012c00 	.word	0x40012c00

0800aa10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d101      	bne.n	800aa2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aa28:	2302      	movs	r3, #2
 800aa2a:	e078      	b.n	800ab1e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2201      	movs	r2, #1
 800aa30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	4313      	orrs	r3, r2
 800aa78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	695b      	ldr	r3, [r3, #20]
 800aa84:	4313      	orrs	r3, r2
 800aa86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa92:	4313      	orrs	r3, r2
 800aa94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	699b      	ldr	r3, [r3, #24]
 800aaa0:	041b      	lsls	r3, r3, #16
 800aaa2:	4313      	orrs	r3, r2
 800aaa4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a20      	ldr	r2, [pc, #128]	; (800ab2c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d106      	bne.n	800aabe <HAL_TIMEx_ConfigBreakDeadTime+0xae>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	69db      	ldr	r3, [r3, #28]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a1a      	ldr	r2, [pc, #104]	; (800ab2c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d121      	bne.n	800ab0c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aad2:	051b      	lsls	r3, r3, #20
 800aad4:	4313      	orrs	r3, r2
 800aad6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	6a1b      	ldr	r3, [r3, #32]
 800aae2:	4313      	orrs	r3, r2
 800aae4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a0c      	ldr	r2, [pc, #48]	; (800ab2c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d106      	bne.n	800ab0c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	68fa      	ldr	r2, [r7, #12]
 800ab12:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab1c:	2300      	movs	r3, #0
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3714      	adds	r7, #20
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr
 800ab2a:	bf00      	nop
 800ab2c:	40012c00 	.word	0x40012c00

0800ab30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab38:	bf00      	nop
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab4c:	bf00      	nop
 800ab4e:	370c      	adds	r7, #12
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b083      	sub	sp, #12
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab60:	bf00      	nop
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr

0800ab6c <BLS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BLS_Init( void )
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	af00      	add	r7, sp, #0
  return;
 800ab70:	bf00      	nop
}
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr

0800ab7a <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 800ab7a:	b480      	push	{r7}
 800ab7c:	af00      	add	r7, sp, #0
  return;
 800ab7e:	bf00      	nop
}
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <EDS_STM_Init>:
__weak void DIS_Init( void )
{
  return;
}
__weak void EDS_STM_Init( void )
{
 800ab88:	b480      	push	{r7}
 800ab8a:	af00      	add	r7, sp, #0
  return;
 800ab8c:	bf00      	nop
}
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <HIDS_Init>:
__weak void HIDS_Init( void )
{
 800ab96:	b480      	push	{r7}
 800ab98:	af00      	add	r7, sp, #0
  return;
 800ab9a:	bf00      	nop
}
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <HTS_Init>:
__weak void HRS_Init( void )
{
  return;
}
__weak void HTS_Init( void )
{
 800aba4:	b480      	push	{r7}
 800aba6:	af00      	add	r7, sp, #0
  return;
 800aba8:	bf00      	nop
}
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <IAS_Init>:
__weak void IAS_Init( void )
{
 800abb2:	b480      	push	{r7}
 800abb4:	af00      	add	r7, sp, #0
  return;
 800abb6:	bf00      	nop
}
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <LLS_Init>:
__weak void LLS_Init( void )
{
 800abc0:	b480      	push	{r7}
 800abc2:	af00      	add	r7, sp, #0
  return;
 800abc4:	bf00      	nop
}
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr

0800abce <TPS_Init>:
__weak void TPS_Init( void )
{
 800abce:	b480      	push	{r7}
 800abd0:	af00      	add	r7, sp, #0
  return;
 800abd2:	bf00      	nop
}
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800abdc:	b480      	push	{r7}
 800abde:	af00      	add	r7, sp, #0
  return;
 800abe0:	bf00      	nop
}
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 800abea:	b480      	push	{r7}
 800abec:	af00      	add	r7, sp, #0
  return;
 800abee:	bf00      	nop
}
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <MESH_Init>:
__weak void MESH_Init( void )
{
 800abf8:	b480      	push	{r7}
 800abfa:	af00      	add	r7, sp, #0
  return;
 800abfc:	bf00      	nop
}
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr

0800ac06 <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 800ac06:	b480      	push	{r7}
 800ac08:	af00      	add	r7, sp, #0
  return;
 800ac0a:	bf00      	nop
}
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <SVCCTL_InitCustomSvc>:
__weak void SVCCTL_InitCustomSvc( void )
{
 800ac14:	b480      	push	{r7}
 800ac16:	af00      	add	r7, sp, #0
  return;
 800ac18:	bf00      	nop
}
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr
	...

0800ac24 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800ac28:	4b04      	ldr	r3, [pc, #16]	; (800ac3c <SVCCTL_Init+0x18>)
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800ac2e:	4b04      	ldr	r3, [pc, #16]	; (800ac40 <SVCCTL_Init+0x1c>)
 800ac30:	2200      	movs	r2, #0
 800ac32:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800ac34:	f000 f806 	bl	800ac44 <SVCCTL_SvcInit>

  return;
 800ac38:	bf00      	nop
}
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	20000364 	.word	0x20000364
 800ac40:	20000384 	.word	0x20000384

0800ac44 <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	af00      	add	r7, sp, #0
  BLS_Init();
 800ac48:	f7ff ff90 	bl	800ab6c <BLS_Init>

  CRS_STM_Init();
 800ac4c:	f7ff ff95 	bl	800ab7a <CRS_STM_Init>

  //DIS_Init();

  EDS_STM_Init();
 800ac50:	f7ff ff9a 	bl	800ab88 <EDS_STM_Init>

  HIDS_Init();
 800ac54:	f7ff ff9f 	bl	800ab96 <HIDS_Init>

  //HRS_Init();

  HTS_Init();
 800ac58:	f7ff ffa4 	bl	800aba4 <HTS_Init>

  IAS_Init();
 800ac5c:	f7ff ffa9 	bl	800abb2 <IAS_Init>

  LLS_Init();
 800ac60:	f7ff ffae 	bl	800abc0 <LLS_Init>

  TPS_Init();
 800ac64:	f7ff ffb3 	bl	800abce <TPS_Init>

  MOTENV_STM_Init();
 800ac68:	f7ff ffb8 	bl	800abdc <MOTENV_STM_Init>

  P2PS_STM_Init();
 800ac6c:	f001 fdd4 	bl	800c818 <P2PS_STM_Init>

  OTAS_STM_Init();
 800ac70:	f7ff ffbb 	bl	800abea <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800ac74:	f7ff ffc7 	bl	800ac06 <BVOPUS_STM_Init>

  MESH_Init();
 800ac78:	f7ff ffbe 	bl	800abf8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800ac7c:	f7ff ffca 	bl	800ac14 <SVCCTL_InitCustomSvc>
  
  return;
 800ac80:	bf00      	nop
}
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800ac8c:	4b09      	ldr	r3, [pc, #36]	; (800acb4 <SVCCTL_RegisterSvcHandler+0x30>)
 800ac8e:	7f1b      	ldrb	r3, [r3, #28]
 800ac90:	4619      	mov	r1, r3
 800ac92:	4a08      	ldr	r2, [pc, #32]	; (800acb4 <SVCCTL_RegisterSvcHandler+0x30>)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800ac9a:	4b06      	ldr	r3, [pc, #24]	; (800acb4 <SVCCTL_RegisterSvcHandler+0x30>)
 800ac9c:	7f1b      	ldrb	r3, [r3, #28]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	b2da      	uxtb	r2, r3
 800aca2:	4b04      	ldr	r3, [pc, #16]	; (800acb4 <SVCCTL_RegisterSvcHandler+0x30>)
 800aca4:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800aca6:	bf00      	nop
}
 800aca8:	370c      	adds	r7, #12
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop
 800acb4:	20000364 	.word	0x20000364

0800acb8 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b086      	sub	sp, #24
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  evt_blue_aci *blue_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	3301      	adds	r3, #1
 800acc4:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800acc6:	2300      	movs	r3, #0
 800acc8:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	2bff      	cmp	r3, #255	; 0xff
 800acd0:	d000      	beq.n	800acd4 <SVCCTL_UserEvtRx+0x1c>
      }
    }
      break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800acd2:	e025      	b.n	800ad20 <SVCCTL_UserEvtRx+0x68>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	3302      	adds	r3, #2
 800acd8:	60fb      	str	r3, [r7, #12]
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ace4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ace8:	d000      	beq.n	800acec <SVCCTL_UserEvtRx+0x34>
          break;
 800acea:	e018      	b.n	800ad1e <SVCCTL_UserEvtRx+0x66>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800acec:	2300      	movs	r3, #0
 800acee:	757b      	strb	r3, [r7, #21]
 800acf0:	e00d      	b.n	800ad0e <SVCCTL_UserEvtRx+0x56>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800acf2:	7d7b      	ldrb	r3, [r7, #21]
 800acf4:	4a18      	ldr	r2, [pc, #96]	; (800ad58 <SVCCTL_UserEvtRx+0xa0>)
 800acf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	4798      	blx	r3
 800acfe:	4603      	mov	r3, r0
 800ad00:	75fb      	strb	r3, [r7, #23]
            if (event_notification_status != SVCCTL_EvtNotAck)
 800ad02:	7dfb      	ldrb	r3, [r7, #23]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d108      	bne.n	800ad1a <SVCCTL_UserEvtRx+0x62>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ad08:	7d7b      	ldrb	r3, [r7, #21]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	757b      	strb	r3, [r7, #21]
 800ad0e:	4b12      	ldr	r3, [pc, #72]	; (800ad58 <SVCCTL_UserEvtRx+0xa0>)
 800ad10:	7f1b      	ldrb	r3, [r3, #28]
 800ad12:	7d7a      	ldrb	r2, [r7, #21]
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d3ec      	bcc.n	800acf2 <SVCCTL_UserEvtRx+0x3a>
          break;
 800ad18:	e000      	b.n	800ad1c <SVCCTL_UserEvtRx+0x64>
              break;
 800ad1a:	bf00      	nop
          break;
 800ad1c:	bf00      	nop
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800ad1e:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800ad20:	7dfb      	ldrb	r3, [r7, #23]
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d009      	beq.n	800ad3a <SVCCTL_UserEvtRx+0x82>
 800ad26:	2b02      	cmp	r3, #2
 800ad28:	d00a      	beq.n	800ad40 <SVCCTL_UserEvtRx+0x88>
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d10b      	bne.n	800ad46 <SVCCTL_UserEvtRx+0x8e>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f7f5 ffac 	bl	8000c8c <SVCCTL_App_Notification>
 800ad34:	4603      	mov	r3, r0
 800ad36:	75bb      	strb	r3, [r7, #22]
      break;
 800ad38:	e008      	b.n	800ad4c <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	75bb      	strb	r3, [r7, #22]
      break;
 800ad3e:	e005      	b.n	800ad4c <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800ad40:	2300      	movs	r3, #0
 800ad42:	75bb      	strb	r3, [r7, #22]
      break;
 800ad44:	e002      	b.n	800ad4c <SVCCTL_UserEvtRx+0x94>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ad46:	2301      	movs	r3, #1
 800ad48:	75bb      	strb	r3, [r7, #22]
      break;
 800ad4a:	bf00      	nop
  }

  return (return_status);
 800ad4c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3718      	adds	r7, #24
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	20000364 	.word	0x20000364

0800ad5c <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b088      	sub	sp, #32
 800ad60:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ad66:	f107 0308 	add.w	r3, r7, #8
 800ad6a:	2218      	movs	r2, #24
 800ad6c:	2100      	movs	r1, #0
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f000 ff9c 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800ad74:	233f      	movs	r3, #63	; 0x3f
 800ad76:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800ad78:	2381      	movs	r3, #129	; 0x81
 800ad7a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ad7c:	1dfb      	adds	r3, r7, #7
 800ad7e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ad80:	2301      	movs	r3, #1
 800ad82:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ad84:	f107 0308 	add.w	r3, r7, #8
 800ad88:	2100      	movs	r1, #0
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f001 f836 	bl	800bdfc <hci_send_req>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	da01      	bge.n	800ad9a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ad96:	23ff      	movs	r3, #255	; 0xff
 800ad98:	e000      	b.n	800ad9c <aci_gap_set_non_discoverable+0x40>
  return status;
 800ad9a:	79fb      	ldrb	r3, [r7, #7]
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3720      	adds	r7, #32
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 800ada4:	b5b0      	push	{r4, r5, r7, lr}
 800ada6:	b0ce      	sub	sp, #312	; 0x138
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	4605      	mov	r5, r0
 800adac:	460c      	mov	r4, r1
 800adae:	4610      	mov	r0, r2
 800adb0:	4619      	mov	r1, r3
 800adb2:	1dfb      	adds	r3, r7, #7
 800adb4:	462a      	mov	r2, r5
 800adb6:	701a      	strb	r2, [r3, #0]
 800adb8:	1d3b      	adds	r3, r7, #4
 800adba:	4622      	mov	r2, r4
 800adbc:	801a      	strh	r2, [r3, #0]
 800adbe:	1cbb      	adds	r3, r7, #2
 800adc0:	4602      	mov	r2, r0
 800adc2:	801a      	strh	r2, [r3, #0]
 800adc4:	1dbb      	adds	r3, r7, #6
 800adc6:	460a      	mov	r2, r1
 800adc8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800adca:	f107 0310 	add.w	r3, r7, #16
 800adce:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800add2:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800add6:	3308      	adds	r3, #8
 800add8:	f107 0210 	add.w	r2, r7, #16
 800addc:	4413      	add	r3, r2
 800adde:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800ade2:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ade6:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800adea:	4413      	add	r3, r2
 800adec:	3309      	adds	r3, #9
 800adee:	f107 0210 	add.w	r2, r7, #16
 800adf2:	4413      	add	r3, r2
 800adf4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800adf8:	f107 030f 	add.w	r3, r7, #15
 800adfc:	2200      	movs	r2, #0
 800adfe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ae00:	2300      	movs	r3, #0
 800ae02:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 800ae06:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae0a:	1dfa      	adds	r2, r7, #7
 800ae0c:	7812      	ldrb	r2, [r2, #0]
 800ae0e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ae10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae14:	3301      	adds	r3, #1
 800ae16:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800ae1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae1e:	1d3a      	adds	r2, r7, #4
 800ae20:	8812      	ldrh	r2, [r2, #0]
 800ae22:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800ae26:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae2a:	3302      	adds	r3, #2
 800ae2c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800ae30:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae34:	1cba      	adds	r2, r7, #2
 800ae36:	8812      	ldrh	r2, [r2, #0]
 800ae38:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800ae3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae40:	3302      	adds	r3, #2
 800ae42:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800ae46:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae4a:	1dba      	adds	r2, r7, #6
 800ae4c:	7812      	ldrb	r2, [r2, #0]
 800ae4e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ae50:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae54:	3301      	adds	r3, #1
 800ae56:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800ae5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae5e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800ae62:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ae64:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae68:	3301      	adds	r3, #1
 800ae6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800ae6e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae72:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ae76:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800ae78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800ae82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ae86:	3308      	adds	r3, #8
 800ae88:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ae8c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800ae90:	4618      	mov	r0, r3
 800ae92:	f000 fefb 	bl	800bc8c <Osal_MemCpy>
    index_input += Local_Name_Length;
 800ae96:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800ae9a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ae9e:	4413      	add	r3, r2
 800aea0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800aea4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800aea8:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800aeac:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800aeae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800aeb8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800aebc:	3301      	adds	r3, #1
 800aebe:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800aec2:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800aec6:	4618      	mov	r0, r3
 800aec8:	f000 fee0 	bl	800bc8c <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800aecc:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800aed0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800aed4:	4413      	add	r3, r2
 800aed6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 800aeda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aede:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800aee2:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800aee4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aee8:	3302      	adds	r3, #2
 800aeea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 800aeee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aef2:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800aef6:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800aef8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aefc:	3302      	adds	r3, #2
 800aefe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800af02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af06:	2218      	movs	r2, #24
 800af08:	2100      	movs	r1, #0
 800af0a:	4618      	mov	r0, r3
 800af0c:	f000 fece 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800af10:	233f      	movs	r3, #63	; 0x3f
 800af12:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800af16:	2383      	movs	r3, #131	; 0x83
 800af18:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800af1c:	f107 0310 	add.w	r3, r7, #16
 800af20:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800af24:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af28:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800af2c:	f107 030f 	add.w	r3, r7, #15
 800af30:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800af34:	2301      	movs	r3, #1
 800af36:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800af3a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af3e:	2100      	movs	r1, #0
 800af40:	4618      	mov	r0, r3
 800af42:	f000 ff5b 	bl	800bdfc <hci_send_req>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	da01      	bge.n	800af50 <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 800af4c:	23ff      	movs	r3, #255	; 0xff
 800af4e:	e002      	b.n	800af56 <aci_gap_set_discoverable+0x1b2>
  return status;
 800af50:	f107 030f 	add.w	r3, r7, #15
 800af54:	781b      	ldrb	r3, [r3, #0]
}
 800af56:	4618      	mov	r0, r3
 800af58:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bdb0      	pop	{r4, r5, r7, pc}

0800af60 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b0cc      	sub	sp, #304	; 0x130
 800af64:	af00      	add	r7, sp, #0
 800af66:	4602      	mov	r2, r0
 800af68:	1dfb      	adds	r3, r7, #7
 800af6a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800af6c:	f107 0310 	add.w	r3, r7, #16
 800af70:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800af74:	f107 030f 	add.w	r3, r7, #15
 800af78:	2200      	movs	r2, #0
 800af7a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800af7c:	2300      	movs	r3, #0
 800af7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 800af82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af86:	1dfa      	adds	r2, r7, #7
 800af88:	7812      	ldrb	r2, [r2, #0]
 800af8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800af8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af90:	3301      	adds	r3, #1
 800af92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800af96:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af9a:	2218      	movs	r2, #24
 800af9c:	2100      	movs	r1, #0
 800af9e:	4618      	mov	r0, r3
 800afa0:	f000 fe84 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800afa4:	233f      	movs	r3, #63	; 0x3f
 800afa6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800afaa:	2385      	movs	r3, #133	; 0x85
 800afac:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800afb0:	f107 0310 	add.w	r3, r7, #16
 800afb4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800afb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afbc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800afc0:	f107 030f 	add.w	r3, r7, #15
 800afc4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800afc8:	2301      	movs	r3, #1
 800afca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800afce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800afd2:	2100      	movs	r1, #0
 800afd4:	4618      	mov	r0, r3
 800afd6:	f000 ff11 	bl	800bdfc <hci_send_req>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	da01      	bge.n	800afe4 <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 800afe0:	23ff      	movs	r3, #255	; 0xff
 800afe2:	e002      	b.n	800afea <aci_gap_set_io_capability+0x8a>
  return status;
 800afe4:	f107 030f 	add.w	r3, r7, #15
 800afe8:	781b      	ldrb	r3, [r3, #0]
}
 800afea:	4618      	mov	r0, r3
 800afec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800aff4:	b5b0      	push	{r4, r5, r7, lr}
 800aff6:	b0cc      	sub	sp, #304	; 0x130
 800aff8:	af00      	add	r7, sp, #0
 800affa:	4605      	mov	r5, r0
 800affc:	460c      	mov	r4, r1
 800affe:	4610      	mov	r0, r2
 800b000:	4619      	mov	r1, r3
 800b002:	1dfb      	adds	r3, r7, #7
 800b004:	462a      	mov	r2, r5
 800b006:	701a      	strb	r2, [r3, #0]
 800b008:	1dbb      	adds	r3, r7, #6
 800b00a:	4622      	mov	r2, r4
 800b00c:	701a      	strb	r2, [r3, #0]
 800b00e:	1d7b      	adds	r3, r7, #5
 800b010:	4602      	mov	r2, r0
 800b012:	701a      	strb	r2, [r3, #0]
 800b014:	1d3b      	adds	r3, r7, #4
 800b016:	460a      	mov	r2, r1
 800b018:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800b01a:	f107 0310 	add.w	r3, r7, #16
 800b01e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b022:	f107 030f 	add.w	r3, r7, #15
 800b026:	2200      	movs	r2, #0
 800b028:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b02a:	2300      	movs	r3, #0
 800b02c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800b030:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b034:	1dfa      	adds	r2, r7, #7
 800b036:	7812      	ldrb	r2, [r2, #0]
 800b038:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b03a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b03e:	3301      	adds	r3, #1
 800b040:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 800b044:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b048:	1dba      	adds	r2, r7, #6
 800b04a:	7812      	ldrb	r2, [r2, #0]
 800b04c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b04e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b052:	3301      	adds	r3, #1
 800b054:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 800b058:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b05c:	1d7a      	adds	r2, r7, #5
 800b05e:	7812      	ldrb	r2, [r2, #0]
 800b060:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b062:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b066:	3301      	adds	r3, #1
 800b068:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800b06c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b070:	1d3a      	adds	r2, r7, #4
 800b072:	7812      	ldrb	r2, [r2, #0]
 800b074:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800b076:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b07a:	3301      	adds	r3, #1
 800b07c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800b080:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b084:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800b088:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800b08a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b08e:	3301      	adds	r3, #1
 800b090:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800b094:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b098:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800b09c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b09e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800b0a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0ac:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800b0b0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800b0b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800b0bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0c0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800b0c4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800b0c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0cc:	3304      	adds	r3, #4
 800b0ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800b0d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0d6:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800b0da:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800b0dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b0e6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b0ea:	2218      	movs	r2, #24
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f000 fddc 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b0f4:	233f      	movs	r3, #63	; 0x3f
 800b0f6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800b0fa:	2386      	movs	r3, #134	; 0x86
 800b0fc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b100:	f107 0310 	add.w	r3, r7, #16
 800b104:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b108:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b10c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b110:	f107 030f 	add.w	r3, r7, #15
 800b114:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b118:	2301      	movs	r3, #1
 800b11a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b11e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b122:	2100      	movs	r1, #0
 800b124:	4618      	mov	r0, r3
 800b126:	f000 fe69 	bl	800bdfc <hci_send_req>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	da01      	bge.n	800b134 <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 800b130:	23ff      	movs	r3, #255	; 0xff
 800b132:	e002      	b.n	800b13a <aci_gap_set_authentication_requirement+0x146>
  return status;
 800b134:	f107 030f 	add.w	r3, r7, #15
 800b138:	781b      	ldrb	r3, [r3, #0]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b140:	46bd      	mov	sp, r7
 800b142:	bdb0      	pop	{r4, r5, r7, pc}

0800b144 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800b144:	b590      	push	{r4, r7, lr}
 800b146:	b0cd      	sub	sp, #308	; 0x134
 800b148:	af00      	add	r7, sp, #0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4608      	mov	r0, r1
 800b14e:	4611      	mov	r1, r2
 800b150:	463a      	mov	r2, r7
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	1dfb      	adds	r3, r7, #7
 800b156:	4622      	mov	r2, r4
 800b158:	701a      	strb	r2, [r3, #0]
 800b15a:	1dbb      	adds	r3, r7, #6
 800b15c:	4602      	mov	r2, r0
 800b15e:	701a      	strb	r2, [r3, #0]
 800b160:	1d7b      	adds	r3, r7, #5
 800b162:	460a      	mov	r2, r1
 800b164:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800b166:	f107 0310 	add.w	r3, r7, #16
 800b16a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b16e:	f107 0308 	add.w	r3, r7, #8
 800b172:	2207      	movs	r2, #7
 800b174:	2100      	movs	r1, #0
 800b176:	4618      	mov	r0, r3
 800b178:	f000 fd98 	bl	800bcac <Osal_MemSet>
  int index_input = 0;
 800b17c:	2300      	movs	r3, #0
 800b17e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 800b182:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b186:	1dfa      	adds	r2, r7, #7
 800b188:	7812      	ldrb	r2, [r2, #0]
 800b18a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b18c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b190:	3301      	adds	r3, #1
 800b192:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 800b196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b19a:	1dba      	adds	r2, r7, #6
 800b19c:	7812      	ldrb	r2, [r2, #0]
 800b19e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b1a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 800b1aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b1ae:	1d7a      	adds	r2, r7, #5
 800b1b0:	7812      	ldrb	r2, [r2, #0]
 800b1b2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b1b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b1be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b1c2:	2218      	movs	r2, #24
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f000 fd70 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b1cc:	233f      	movs	r3, #63	; 0x3f
 800b1ce:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800b1d2:	238a      	movs	r3, #138	; 0x8a
 800b1d4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b1d8:	f107 0310 	add.w	r3, r7, #16
 800b1dc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b1e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b1e4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800b1e8:	f107 0308 	add.w	r3, r7, #8
 800b1ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800b1f0:	2307      	movs	r3, #7
 800b1f2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b1f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b1fa:	2100      	movs	r1, #0
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f000 fdfd 	bl	800bdfc <hci_send_req>
 800b202:	4603      	mov	r3, r0
 800b204:	2b00      	cmp	r3, #0
 800b206:	da01      	bge.n	800b20c <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 800b208:	23ff      	movs	r3, #255	; 0xff
 800b20a:	e021      	b.n	800b250 <aci_gap_init+0x10c>
  if ( resp.Status )
 800b20c:	f107 0308 	add.w	r3, r7, #8
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d003      	beq.n	800b21e <aci_gap_init+0xda>
    return resp.Status;
 800b216:	f107 0308 	add.w	r3, r7, #8
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	e018      	b.n	800b250 <aci_gap_init+0x10c>
  *Service_Handle = resp.Service_Handle;
 800b21e:	f107 0308 	add.w	r3, r7, #8
 800b222:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b226:	b29a      	uxth	r2, r3
 800b228:	463b      	mov	r3, r7
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800b22e:	f107 0308 	add.w	r3, r7, #8
 800b232:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b236:	b29a      	uxth	r2, r3
 800b238:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b23c:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800b23e:	f107 0308 	add.w	r3, r7, #8
 800b242:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b246:	b29a      	uxth	r2, r3
 800b248:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b24c:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b256:	46bd      	mov	sp, r7
 800b258:	bd90      	pop	{r4, r7, pc}

0800b25a <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b0cc      	sub	sp, #304	; 0x130
 800b25e:	af00      	add	r7, sp, #0
 800b260:	4602      	mov	r2, r0
 800b262:	463b      	mov	r3, r7
 800b264:	6019      	str	r1, [r3, #0]
 800b266:	1dfb      	adds	r3, r7, #7
 800b268:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800b26a:	f107 0310 	add.w	r3, r7, #16
 800b26e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b272:	f107 030f 	add.w	r3, r7, #15
 800b276:	2200      	movs	r2, #0
 800b278:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b27a:	2300      	movs	r3, #0
 800b27c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 800b280:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b284:	1dfa      	adds	r2, r7, #7
 800b286:	7812      	ldrb	r2, [r2, #0]
 800b288:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b28a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b28e:	3301      	adds	r3, #1
 800b290:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800b294:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b298:	1c58      	adds	r0, r3, #1
 800b29a:	1dfb      	adds	r3, r7, #7
 800b29c:	781a      	ldrb	r2, [r3, #0]
 800b29e:	463b      	mov	r3, r7
 800b2a0:	6819      	ldr	r1, [r3, #0]
 800b2a2:	f000 fcf3 	bl	800bc8c <Osal_MemCpy>
  index_input += AdvDataLen;
 800b2a6:	1dfb      	adds	r3, r7, #7
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b2b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b2b8:	2218      	movs	r2, #24
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f000 fcf5 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b2c2:	233f      	movs	r3, #63	; 0x3f
 800b2c4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800b2c8:	238e      	movs	r3, #142	; 0x8e
 800b2ca:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b2ce:	f107 0310 	add.w	r3, r7, #16
 800b2d2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b2d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b2da:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b2de:	f107 030f 	add.w	r3, r7, #15
 800b2e2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b2ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f000 fd82 	bl	800bdfc <hci_send_req>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	da01      	bge.n	800b302 <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 800b2fe:	23ff      	movs	r3, #255	; 0xff
 800b300:	e002      	b.n	800b308 <aci_gap_update_adv_data+0xae>
  return status;
 800b302:	f107 030f 	add.w	r3, r7, #15
 800b306:	781b      	ldrb	r3, [r3, #0]
}
 800b308:	4618      	mov	r0, r3
 800b30a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b088      	sub	sp, #32
 800b316:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b318:	2300      	movs	r3, #0
 800b31a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b31c:	f107 0308 	add.w	r3, r7, #8
 800b320:	2218      	movs	r2, #24
 800b322:	2100      	movs	r1, #0
 800b324:	4618      	mov	r0, r3
 800b326:	f000 fcc1 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b32a:	233f      	movs	r3, #63	; 0x3f
 800b32c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800b32e:	2392      	movs	r3, #146	; 0x92
 800b330:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b332:	1dfb      	adds	r3, r7, #7
 800b334:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b336:	2301      	movs	r3, #1
 800b338:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b33a:	f107 0308 	add.w	r3, r7, #8
 800b33e:	2100      	movs	r1, #0
 800b340:	4618      	mov	r0, r3
 800b342:	f000 fd5b 	bl	800bdfc <hci_send_req>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	da01      	bge.n	800b350 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b34c:	23ff      	movs	r3, #255	; 0xff
 800b34e:	e000      	b.n	800b352 <aci_gap_configure_whitelist+0x40>
  return status;
 800b350:	79fb      	ldrb	r3, [r7, #7]
}
 800b352:	4618      	mov	r0, r3
 800b354:	3720      	adds	r7, #32
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b0cc      	sub	sp, #304	; 0x130
 800b35e:	af00      	add	r7, sp, #0
 800b360:	4602      	mov	r2, r0
 800b362:	1dbb      	adds	r3, r7, #6
 800b364:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800b366:	f107 0310 	add.w	r3, r7, #16
 800b36a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b36e:	f107 030f 	add.w	r3, r7, #15
 800b372:	2200      	movs	r2, #0
 800b374:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b376:	2300      	movs	r3, #0
 800b378:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800b37c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b380:	1dba      	adds	r2, r7, #6
 800b382:	8812      	ldrh	r2, [r2, #0]
 800b384:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b386:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b38a:	3302      	adds	r3, #2
 800b38c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b390:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b394:	2218      	movs	r2, #24
 800b396:	2100      	movs	r1, #0
 800b398:	4618      	mov	r0, r3
 800b39a:	f000 fc87 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b39e:	233f      	movs	r3, #63	; 0x3f
 800b3a0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x095;
 800b3a4:	2395      	movs	r3, #149	; 0x95
 800b3a6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b3aa:	f107 0310 	add.w	r3, r7, #16
 800b3ae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b3b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b3b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b3ba:	f107 030f 	add.w	r3, r7, #15
 800b3be:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b3c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f000 fd14 	bl	800bdfc <hci_send_req>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	da01      	bge.n	800b3de <aci_gap_allow_rebond+0x84>
    return BLE_STATUS_TIMEOUT;
 800b3da:	23ff      	movs	r3, #255	; 0xff
 800b3dc:	e002      	b.n	800b3e4 <aci_gap_allow_rebond+0x8a>
  return status;
 800b3de:	f107 030f 	add.w	r3, r7, #15
 800b3e2:	781b      	ldrb	r3, [r3, #0]
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800b3ee:	b580      	push	{r7, lr}
 800b3f0:	b0cc      	sub	sp, #304	; 0x130
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	1dbb      	adds	r3, r7, #6
 800b3f8:	801a      	strh	r2, [r3, #0]
 800b3fa:	1d7b      	adds	r3, r7, #5
 800b3fc:	460a      	mov	r2, r1
 800b3fe:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800b400:	f107 0310 	add.w	r3, r7, #16
 800b404:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b408:	f107 030f 	add.w	r3, r7, #15
 800b40c:	2200      	movs	r2, #0
 800b40e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b410:	2300      	movs	r3, #0
 800b412:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800b416:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b41a:	1dba      	adds	r2, r7, #6
 800b41c:	8812      	ldrh	r2, [r2, #0]
 800b41e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b420:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b424:	3302      	adds	r3, #2
 800b426:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800b42a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b42e:	1d7a      	adds	r2, r7, #5
 800b430:	7812      	ldrb	r2, [r2, #0]
 800b432:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b434:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b438:	3301      	adds	r3, #1
 800b43a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b43e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b442:	2218      	movs	r2, #24
 800b444:	2100      	movs	r1, #0
 800b446:	4618      	mov	r0, r3
 800b448:	f000 fc30 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b44c:	233f      	movs	r3, #63	; 0x3f
 800b44e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800b452:	23a5      	movs	r3, #165	; 0xa5
 800b454:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b458:	f107 0310 	add.w	r3, r7, #16
 800b45c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b460:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b464:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b468:	f107 030f 	add.w	r3, r7, #15
 800b46c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b470:	2301      	movs	r3, #1
 800b472:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b476:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b47a:	2100      	movs	r1, #0
 800b47c:	4618      	mov	r0, r3
 800b47e:	f000 fcbd 	bl	800bdfc <hci_send_req>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	da01      	bge.n	800b48c <aci_gap_numeric_comparison_value_confirm_yesno+0x9e>
    return BLE_STATUS_TIMEOUT;
 800b488:	23ff      	movs	r3, #255	; 0xff
 800b48a:	e002      	b.n	800b492 <aci_gap_numeric_comparison_value_confirm_yesno+0xa4>
  return status;
 800b48c:	f107 030f 	add.w	r3, r7, #15
 800b490:	781b      	ldrb	r3, [r3, #0]
}
 800b492:	4618      	mov	r0, r3
 800b494:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b088      	sub	sp, #32
 800b4a0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b4a6:	f107 0308 	add.w	r3, r7, #8
 800b4aa:	2218      	movs	r2, #24
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f000 fbfc 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b4b4:	233f      	movs	r3, #63	; 0x3f
 800b4b6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800b4b8:	f240 1301 	movw	r3, #257	; 0x101
 800b4bc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b4be:	1dfb      	adds	r3, r7, #7
 800b4c0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b4c6:	f107 0308 	add.w	r3, r7, #8
 800b4ca:	2100      	movs	r1, #0
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f000 fc95 	bl	800bdfc <hci_send_req>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	da01      	bge.n	800b4dc <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800b4d8:	23ff      	movs	r3, #255	; 0xff
 800b4da:	e000      	b.n	800b4de <aci_gatt_init+0x42>
  return status;
 800b4dc:	79fb      	ldrb	r3, [r7, #7]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3720      	adds	r7, #32
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}

0800b4e6 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800b4e6:	b590      	push	{r4, r7, lr}
 800b4e8:	b0cf      	sub	sp, #316	; 0x13c
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	4604      	mov	r4, r0
 800b4ee:	4638      	mov	r0, r7
 800b4f0:	6001      	str	r1, [r0, #0]
 800b4f2:	4610      	mov	r0, r2
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	1dfb      	adds	r3, r7, #7
 800b4f8:	4622      	mov	r2, r4
 800b4fa:	701a      	strb	r2, [r3, #0]
 800b4fc:	1dbb      	adds	r3, r7, #6
 800b4fe:	4602      	mov	r2, r0
 800b500:	701a      	strb	r2, [r3, #0]
 800b502:	1d7b      	adds	r3, r7, #5
 800b504:	460a      	mov	r2, r1
 800b506:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800b508:	f107 0310 	add.w	r3, r7, #16
 800b50c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800b510:	1dfb      	adds	r3, r7, #7
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d007      	beq.n	800b528 <aci_gatt_add_service+0x42>
 800b518:	1dfb      	adds	r3, r7, #7
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	d101      	bne.n	800b524 <aci_gatt_add_service+0x3e>
 800b520:	2311      	movs	r3, #17
 800b522:	e002      	b.n	800b52a <aci_gatt_add_service+0x44>
 800b524:	2301      	movs	r3, #1
 800b526:	e000      	b.n	800b52a <aci_gatt_add_service+0x44>
 800b528:	2303      	movs	r3, #3
 800b52a:	f107 0210 	add.w	r2, r7, #16
 800b52e:	4413      	add	r3, r2
 800b530:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b534:	f107 030c 	add.w	r3, r7, #12
 800b538:	2203      	movs	r2, #3
 800b53a:	2100      	movs	r1, #0
 800b53c:	4618      	mov	r0, r3
 800b53e:	f000 fbb5 	bl	800bcac <Osal_MemSet>
  int index_input = 0;
 800b542:	2300      	movs	r3, #0
 800b544:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800b548:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b54c:	1dfa      	adds	r2, r7, #7
 800b54e:	7812      	ldrb	r2, [r2, #0]
 800b550:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b552:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b556:	3301      	adds	r3, #1
 800b558:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800b55c:	1dfb      	adds	r3, r7, #7
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	2b01      	cmp	r3, #1
 800b562:	d002      	beq.n	800b56a <aci_gatt_add_service+0x84>
 800b564:	2b02      	cmp	r3, #2
 800b566:	d004      	beq.n	800b572 <aci_gatt_add_service+0x8c>
 800b568:	e007      	b.n	800b57a <aci_gatt_add_service+0x94>
    {
      case 1: size = 2; break;
 800b56a:	2302      	movs	r3, #2
 800b56c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b570:	e005      	b.n	800b57e <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 800b572:	2310      	movs	r3, #16
 800b574:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b578:	e001      	b.n	800b57e <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 800b57a:	2347      	movs	r3, #71	; 0x47
 800b57c:	e05d      	b.n	800b63a <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800b57e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b582:	1c58      	adds	r0, r3, #1
 800b584:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800b588:	463b      	mov	r3, r7
 800b58a:	6819      	ldr	r1, [r3, #0]
 800b58c:	f000 fb7e 	bl	800bc8c <Osal_MemCpy>
    index_input += size;
 800b590:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800b594:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b598:	4413      	add	r3, r2
 800b59a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 800b59e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b5a2:	1dba      	adds	r2, r7, #6
 800b5a4:	7812      	ldrb	r2, [r2, #0]
 800b5a6:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800b5a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b5ac:	3301      	adds	r3, #1
 800b5ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800b5b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b5b6:	1d7a      	adds	r2, r7, #5
 800b5b8:	7812      	ldrb	r2, [r2, #0]
 800b5ba:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800b5bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b5c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b5ca:	2218      	movs	r2, #24
 800b5cc:	2100      	movs	r1, #0
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f000 fb6c 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b5d4:	233f      	movs	r3, #63	; 0x3f
 800b5d6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800b5da:	f44f 7381 	mov.w	r3, #258	; 0x102
 800b5de:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b5e2:	f107 0310 	add.w	r3, r7, #16
 800b5e6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b5ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b5ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800b5f2:	f107 030c 	add.w	r3, r7, #12
 800b5f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800b5fa:	2303      	movs	r3, #3
 800b5fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b600:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b604:	2100      	movs	r1, #0
 800b606:	4618      	mov	r0, r3
 800b608:	f000 fbf8 	bl	800bdfc <hci_send_req>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	da01      	bge.n	800b616 <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 800b612:	23ff      	movs	r3, #255	; 0xff
 800b614:	e011      	b.n	800b63a <aci_gatt_add_service+0x154>
  if ( resp.Status )
 800b616:	f107 030c 	add.w	r3, r7, #12
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d003      	beq.n	800b628 <aci_gatt_add_service+0x142>
    return resp.Status;
 800b620:	f107 030c 	add.w	r3, r7, #12
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	e008      	b.n	800b63a <aci_gatt_add_service+0x154>
  *Service_Handle = resp.Service_Handle;
 800b628:	f107 030c 	add.w	r3, r7, #12
 800b62c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b630:	b29a      	uxth	r2, r3
 800b632:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b636:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b638:	2300      	movs	r3, #0
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800b640:	46bd      	mov	sp, r7
 800b642:	bd90      	pop	{r4, r7, pc}

0800b644 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800b644:	b590      	push	{r4, r7, lr}
 800b646:	b0d1      	sub	sp, #324	; 0x144
 800b648:	af00      	add	r7, sp, #0
 800b64a:	4604      	mov	r4, r0
 800b64c:	4608      	mov	r0, r1
 800b64e:	f107 0108 	add.w	r1, r7, #8
 800b652:	600a      	str	r2, [r1, #0]
 800b654:	4619      	mov	r1, r3
 800b656:	f107 030e 	add.w	r3, r7, #14
 800b65a:	4622      	mov	r2, r4
 800b65c:	801a      	strh	r2, [r3, #0]
 800b65e:	f107 030d 	add.w	r3, r7, #13
 800b662:	4602      	mov	r2, r0
 800b664:	701a      	strb	r2, [r3, #0]
 800b666:	1dbb      	adds	r3, r7, #6
 800b668:	460a      	mov	r2, r1
 800b66a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800b66c:	f107 0318 	add.w	r3, r7, #24
 800b670:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800b674:	f107 030d 	add.w	r3, r7, #13
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d008      	beq.n	800b690 <aci_gatt_add_char+0x4c>
 800b67e:	f107 030d 	add.w	r3, r7, #13
 800b682:	781b      	ldrb	r3, [r3, #0]
 800b684:	2b02      	cmp	r3, #2
 800b686:	d101      	bne.n	800b68c <aci_gatt_add_char+0x48>
 800b688:	2313      	movs	r3, #19
 800b68a:	e002      	b.n	800b692 <aci_gatt_add_char+0x4e>
 800b68c:	2303      	movs	r3, #3
 800b68e:	e000      	b.n	800b692 <aci_gatt_add_char+0x4e>
 800b690:	2305      	movs	r3, #5
 800b692:	f107 0218 	add.w	r2, r7, #24
 800b696:	4413      	add	r3, r2
 800b698:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b69c:	f107 0314 	add.w	r3, r7, #20
 800b6a0:	2203      	movs	r2, #3
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f000 fb01 	bl	800bcac <Osal_MemSet>
  int index_input = 0;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 800b6b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b6b4:	f107 020e 	add.w	r2, r7, #14
 800b6b8:	8812      	ldrh	r2, [r2, #0]
 800b6ba:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b6bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b6c0:	3302      	adds	r3, #2
 800b6c2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800b6c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b6ca:	f107 020d 	add.w	r2, r7, #13
 800b6ce:	7812      	ldrb	r2, [r2, #0]
 800b6d0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b6d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800b6dc:	f107 030d 	add.w	r3, r7, #13
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d002      	beq.n	800b6ec <aci_gatt_add_char+0xa8>
 800b6e6:	2b02      	cmp	r3, #2
 800b6e8:	d004      	beq.n	800b6f4 <aci_gatt_add_char+0xb0>
 800b6ea:	e007      	b.n	800b6fc <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
 800b6ec:	2302      	movs	r3, #2
 800b6ee:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b6f2:	e005      	b.n	800b700 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 800b6f4:	2310      	movs	r3, #16
 800b6f6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b6fa:	e001      	b.n	800b700 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 800b6fc:	2347      	movs	r3, #71	; 0x47
 800b6fe:	e086      	b.n	800b80e <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800b700:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b704:	1cd8      	adds	r0, r3, #3
 800b706:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800b70a:	f107 0308 	add.w	r3, r7, #8
 800b70e:	6819      	ldr	r1, [r3, #0]
 800b710:	f000 fabc 	bl	800bc8c <Osal_MemCpy>
    index_input += size;
 800b714:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b718:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800b71c:	4413      	add	r3, r2
 800b71e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800b722:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b726:	1dba      	adds	r2, r7, #6
 800b728:	8812      	ldrh	r2, [r2, #0]
 800b72a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800b72c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b730:	3302      	adds	r3, #2
 800b732:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800b736:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b73a:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800b73e:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800b740:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b744:	3301      	adds	r3, #1
 800b746:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800b74a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b74e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b752:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800b754:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b758:	3301      	adds	r3, #1
 800b75a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800b75e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b762:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800b766:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800b768:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b76c:	3301      	adds	r3, #1
 800b76e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800b772:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b776:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800b77a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800b77c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b780:	3301      	adds	r3, #1
 800b782:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800b786:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b78a:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800b78e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800b790:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b794:	3301      	adds	r3, #1
 800b796:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b79a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b79e:	2218      	movs	r2, #24
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f000 fa82 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b7a8:	233f      	movs	r3, #63	; 0x3f
 800b7aa:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800b7ae:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b7b2:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b7b6:	f107 0318 	add.w	r3, r7, #24
 800b7ba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b7be:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b7c2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b7c6:	f107 0314 	add.w	r3, r7, #20
 800b7ca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b7d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b7d8:	2100      	movs	r1, #0
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f000 fb0e 	bl	800bdfc <hci_send_req>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	da01      	bge.n	800b7ea <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800b7e6:	23ff      	movs	r3, #255	; 0xff
 800b7e8:	e011      	b.n	800b80e <aci_gatt_add_char+0x1ca>
  if ( resp.Status )
 800b7ea:	f107 0314 	add.w	r3, r7, #20
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d003      	beq.n	800b7fc <aci_gatt_add_char+0x1b8>
    return resp.Status;
 800b7f4:	f107 0314 	add.w	r3, r7, #20
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	e008      	b.n	800b80e <aci_gatt_add_char+0x1ca>
  *Char_Handle = resp.Char_Handle;
 800b7fc:	f107 0314 	add.w	r3, r7, #20
 800b800:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b804:	b29a      	uxth	r2, r3
 800b806:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800b80a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800b814:	46bd      	mov	sp, r7
 800b816:	bd90      	pop	{r4, r7, pc}

0800b818 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800b818:	b5b0      	push	{r4, r5, r7, lr}
 800b81a:	b0cc      	sub	sp, #304	; 0x130
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	4605      	mov	r5, r0
 800b820:	460c      	mov	r4, r1
 800b822:	4610      	mov	r0, r2
 800b824:	4619      	mov	r1, r3
 800b826:	1dbb      	adds	r3, r7, #6
 800b828:	462a      	mov	r2, r5
 800b82a:	801a      	strh	r2, [r3, #0]
 800b82c:	1d3b      	adds	r3, r7, #4
 800b82e:	4622      	mov	r2, r4
 800b830:	801a      	strh	r2, [r3, #0]
 800b832:	1cfb      	adds	r3, r7, #3
 800b834:	4602      	mov	r2, r0
 800b836:	701a      	strb	r2, [r3, #0]
 800b838:	1cbb      	adds	r3, r7, #2
 800b83a:	460a      	mov	r2, r1
 800b83c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800b83e:	f107 0310 	add.w	r3, r7, #16
 800b842:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b846:	f107 030f 	add.w	r3, r7, #15
 800b84a:	2200      	movs	r2, #0
 800b84c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b84e:	2300      	movs	r3, #0
 800b850:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 800b854:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b858:	1dba      	adds	r2, r7, #6
 800b85a:	8812      	ldrh	r2, [r2, #0]
 800b85c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b85e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b862:	3302      	adds	r3, #2
 800b864:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800b868:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b86c:	1d3a      	adds	r2, r7, #4
 800b86e:	8812      	ldrh	r2, [r2, #0]
 800b870:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800b872:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b876:	3302      	adds	r3, #2
 800b878:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800b87c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b880:	1cfa      	adds	r2, r7, #3
 800b882:	7812      	ldrb	r2, [r2, #0]
 800b884:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800b886:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b88a:	3301      	adds	r3, #1
 800b88c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800b890:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b894:	1cba      	adds	r2, r7, #2
 800b896:	7812      	ldrb	r2, [r2, #0]
 800b898:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b89a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b89e:	3301      	adds	r3, #1
 800b8a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800b8a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8a8:	1d98      	adds	r0, r3, #6
 800b8aa:	1cbb      	adds	r3, r7, #2
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800b8b4:	f000 f9ea 	bl	800bc8c <Osal_MemCpy>
  index_input += Char_Value_Length;
 800b8b8:	1cbb      	adds	r3, r7, #2
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b8c0:	4413      	add	r3, r2
 800b8c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b8c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b8ca:	2218      	movs	r2, #24
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f000 f9ec 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b8d4:	233f      	movs	r3, #63	; 0x3f
 800b8d6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800b8da:	f44f 7383 	mov.w	r3, #262	; 0x106
 800b8de:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b8e2:	f107 0310 	add.w	r3, r7, #16
 800b8e6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b8ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b8ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b8f2:	f107 030f 	add.w	r3, r7, #15
 800b8f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b900:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b904:	2100      	movs	r1, #0
 800b906:	4618      	mov	r0, r3
 800b908:	f000 fa78 	bl	800bdfc <hci_send_req>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	da01      	bge.n	800b916 <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 800b912:	23ff      	movs	r3, #255	; 0xff
 800b914:	e002      	b.n	800b91c <aci_gatt_update_char_value+0x104>
  return status;
 800b916:	f107 030f 	add.w	r3, r7, #15
 800b91a:	781b      	ldrb	r3, [r3, #0]
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b922:	46bd      	mov	sp, r7
 800b924:	bdb0      	pop	{r4, r5, r7, pc}

0800b926 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800b926:	b580      	push	{r7, lr}
 800b928:	b0cc      	sub	sp, #304	; 0x130
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	463b      	mov	r3, r7
 800b92e:	601a      	str	r2, [r3, #0]
 800b930:	1dfb      	adds	r3, r7, #7
 800b932:	4602      	mov	r2, r0
 800b934:	701a      	strb	r2, [r3, #0]
 800b936:	1dbb      	adds	r3, r7, #6
 800b938:	460a      	mov	r2, r1
 800b93a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800b93c:	f107 0310 	add.w	r3, r7, #16
 800b940:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b944:	f107 030f 	add.w	r3, r7, #15
 800b948:	2200      	movs	r2, #0
 800b94a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 800b952:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b956:	1dfa      	adds	r2, r7, #7
 800b958:	7812      	ldrb	r2, [r2, #0]
 800b95a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b95c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b960:	3301      	adds	r3, #1
 800b962:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 800b966:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b96a:	1dba      	adds	r2, r7, #6
 800b96c:	7812      	ldrb	r2, [r2, #0]
 800b96e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b970:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b974:	3301      	adds	r3, #1
 800b976:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800b97a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b97e:	1c98      	adds	r0, r3, #2
 800b980:	1dbb      	adds	r3, r7, #6
 800b982:	781a      	ldrb	r2, [r3, #0]
 800b984:	463b      	mov	r3, r7
 800b986:	6819      	ldr	r1, [r3, #0]
 800b988:	f000 f980 	bl	800bc8c <Osal_MemCpy>
  index_input += Length;
 800b98c:	1dbb      	adds	r3, r7, #6
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b994:	4413      	add	r3, r2
 800b996:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b99a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b99e:	2218      	movs	r2, #24
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f000 f982 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800b9a8:	233f      	movs	r3, #63	; 0x3f
 800b9aa:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800b9ae:	230c      	movs	r3, #12
 800b9b0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b9b4:	f107 0310 	add.w	r3, r7, #16
 800b9b8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b9bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9c0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b9c4:	f107 030f 	add.w	r3, r7, #15
 800b9c8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b9d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f000 fa0f 	bl	800bdfc <hci_send_req>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	da01      	bge.n	800b9e8 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800b9e4:	23ff      	movs	r3, #255	; 0xff
 800b9e6:	e002      	b.n	800b9ee <aci_hal_write_config_data+0xc8>
  return status;
 800b9e8:	f107 030f 	add.w	r3, r7, #15
 800b9ec:	781b      	ldrb	r3, [r3, #0]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b0cc      	sub	sp, #304	; 0x130
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	4602      	mov	r2, r0
 800ba00:	1dfb      	adds	r3, r7, #7
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	1dbb      	adds	r3, r7, #6
 800ba06:	460a      	mov	r2, r1
 800ba08:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800ba0a:	f107 0310 	add.w	r3, r7, #16
 800ba0e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ba12:	f107 030f 	add.w	r3, r7, #15
 800ba16:	2200      	movs	r2, #0
 800ba18:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 800ba20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba24:	1dfa      	adds	r2, r7, #7
 800ba26:	7812      	ldrb	r2, [r2, #0]
 800ba28:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ba2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba2e:	3301      	adds	r3, #1
 800ba30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800ba34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba38:	1dba      	adds	r2, r7, #6
 800ba3a:	7812      	ldrb	r2, [r2, #0]
 800ba3c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ba3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba42:	3301      	adds	r3, #1
 800ba44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ba48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ba4c:	2218      	movs	r2, #24
 800ba4e:	2100      	movs	r1, #0
 800ba50:	4618      	mov	r0, r3
 800ba52:	f000 f92b 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x3f;
 800ba56:	233f      	movs	r3, #63	; 0x3f
 800ba58:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800ba5c:	230f      	movs	r3, #15
 800ba5e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ba62:	f107 0310 	add.w	r3, r7, #16
 800ba66:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ba6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba6e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ba72:	f107 030f 	add.w	r3, r7, #15
 800ba76:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ba80:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ba84:	2100      	movs	r1, #0
 800ba86:	4618      	mov	r0, r3
 800ba88:	f000 f9b8 	bl	800bdfc <hci_send_req>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	da01      	bge.n	800ba96 <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 800ba92:	23ff      	movs	r3, #255	; 0xff
 800ba94:	e002      	b.n	800ba9c <aci_hal_set_tx_power_level+0xa4>
  return status;
 800ba96:	f107 030f 	add.w	r3, r7, #15
 800ba9a:	781b      	ldrb	r3, [r3, #0]
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}

0800baa6 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800baa6:	b580      	push	{r7, lr}
 800baa8:	b088      	sub	sp, #32
 800baaa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800baac:	2300      	movs	r3, #0
 800baae:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bab0:	f107 0308 	add.w	r3, r7, #8
 800bab4:	2218      	movs	r2, #24
 800bab6:	2100      	movs	r1, #0
 800bab8:	4618      	mov	r0, r3
 800baba:	f000 f8f7 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x03;
 800babe:	2303      	movs	r3, #3
 800bac0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800bac2:	2303      	movs	r3, #3
 800bac4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800bac6:	1dfb      	adds	r3, r7, #7
 800bac8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800baca:	2301      	movs	r3, #1
 800bacc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bace:	f107 0308 	add.w	r3, r7, #8
 800bad2:	2100      	movs	r1, #0
 800bad4:	4618      	mov	r0, r3
 800bad6:	f000 f991 	bl	800bdfc <hci_send_req>
 800bada:	4603      	mov	r3, r0
 800badc:	2b00      	cmp	r3, #0
 800bade:	da01      	bge.n	800bae4 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800bae0:	23ff      	movs	r3, #255	; 0xff
 800bae2:	e000      	b.n	800bae6 <hci_reset+0x40>
  return status;
 800bae4:	79fb      	ldrb	r3, [r7, #7]
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3720      	adds	r7, #32
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}

0800baee <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800baee:	b580      	push	{r7, lr}
 800baf0:	b0ce      	sub	sp, #312	; 0x138
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	f107 0308 	add.w	r3, r7, #8
 800baf8:	6019      	str	r1, [r3, #0]
 800bafa:	1d3b      	adds	r3, r7, #4
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	f107 030e 	add.w	r3, r7, #14
 800bb02:	4602      	mov	r2, r0
 800bb04:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800bb06:	f107 0318 	add.w	r3, r7, #24
 800bb0a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800bb0e:	f107 0310 	add.w	r3, r7, #16
 800bb12:	2205      	movs	r2, #5
 800bb14:	2100      	movs	r1, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f000 f8c8 	bl	800bcac <Osal_MemSet>
  int index_input = 0;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800bb22:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bb26:	f107 020e 	add.w	r2, r7, #14
 800bb2a:	8812      	ldrh	r2, [r2, #0]
 800bb2c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800bb2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bb32:	3302      	adds	r3, #2
 800bb34:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bb38:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800bb3c:	2218      	movs	r2, #24
 800bb3e:	2100      	movs	r1, #0
 800bb40:	4618      	mov	r0, r3
 800bb42:	f000 f8b3 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x08;
 800bb46:	2308      	movs	r3, #8
 800bb48:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 800bb4c:	2330      	movs	r3, #48	; 0x30
 800bb4e:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800bb52:	f107 0318 	add.w	r3, r7, #24
 800bb56:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800bb5a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bb5e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800bb62:	f107 0310 	add.w	r3, r7, #16
 800bb66:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800bb6a:	2305      	movs	r3, #5
 800bb6c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bb70:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800bb74:	2100      	movs	r1, #0
 800bb76:	4618      	mov	r0, r3
 800bb78:	f000 f940 	bl	800bdfc <hci_send_req>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	da01      	bge.n	800bb86 <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 800bb82:	23ff      	movs	r3, #255	; 0xff
 800bb84:	e016      	b.n	800bbb4 <hci_le_read_phy+0xc6>
  if ( resp.Status )
 800bb86:	f107 0310 	add.w	r3, r7, #16
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d003      	beq.n	800bb98 <hci_le_read_phy+0xaa>
    return resp.Status;
 800bb90:	f107 0310 	add.w	r3, r7, #16
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	e00d      	b.n	800bbb4 <hci_le_read_phy+0xc6>
  *TX_PHY = resp.TX_PHY;
 800bb98:	f107 0310 	add.w	r3, r7, #16
 800bb9c:	78da      	ldrb	r2, [r3, #3]
 800bb9e:	f107 0308 	add.w	r3, r7, #8
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800bba6:	f107 0310 	add.w	r3, r7, #16
 800bbaa:	791a      	ldrb	r2, [r3, #4]
 800bbac:	1d3b      	adds	r3, r7, #4
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800bbb2:	2300      	movs	r3, #0
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800bbbe:	b590      	push	{r4, r7, lr}
 800bbc0:	b0cd      	sub	sp, #308	; 0x134
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	4604      	mov	r4, r0
 800bbc6:	4608      	mov	r0, r1
 800bbc8:	4611      	mov	r1, r2
 800bbca:	1dfb      	adds	r3, r7, #7
 800bbcc:	4622      	mov	r2, r4
 800bbce:	701a      	strb	r2, [r3, #0]
 800bbd0:	1dbb      	adds	r3, r7, #6
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	701a      	strb	r2, [r3, #0]
 800bbd6:	1d7b      	adds	r3, r7, #5
 800bbd8:	460a      	mov	r2, r1
 800bbda:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800bbdc:	f107 0310 	add.w	r3, r7, #16
 800bbe0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800bbe4:	f107 030f 	add.w	r3, r7, #15
 800bbe8:	2200      	movs	r2, #0
 800bbea:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bbec:	2300      	movs	r3, #0
 800bbee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800bbf2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbf6:	1dfa      	adds	r2, r7, #7
 800bbf8:	7812      	ldrb	r2, [r2, #0]
 800bbfa:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bbfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bc00:	3301      	adds	r3, #1
 800bc02:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 800bc06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc0a:	1dba      	adds	r2, r7, #6
 800bc0c:	7812      	ldrb	r2, [r2, #0]
 800bc0e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800bc10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bc14:	3301      	adds	r3, #1
 800bc16:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 800bc1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc1e:	1d7a      	adds	r2, r7, #5
 800bc20:	7812      	ldrb	r2, [r2, #0]
 800bc22:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800bc24:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bc28:	3301      	adds	r3, #1
 800bc2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bc2e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bc32:	2218      	movs	r2, #24
 800bc34:	2100      	movs	r1, #0
 800bc36:	4618      	mov	r0, r3
 800bc38:	f000 f838 	bl	800bcac <Osal_MemSet>
  rq.ogf = 0x08;
 800bc3c:	2308      	movs	r3, #8
 800bc3e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800bc42:	2331      	movs	r3, #49	; 0x31
 800bc44:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bc48:	f107 0310 	add.w	r3, r7, #16
 800bc4c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800bc50:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bc54:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800bc58:	f107 030f 	add.w	r3, r7, #15
 800bc5c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800bc60:	2301      	movs	r3, #1
 800bc62:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bc66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bc6a:	2100      	movs	r1, #0
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f000 f8c5 	bl	800bdfc <hci_send_req>
 800bc72:	4603      	mov	r3, r0
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	da01      	bge.n	800bc7c <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 800bc78:	23ff      	movs	r3, #255	; 0xff
 800bc7a:	e002      	b.n	800bc82 <hci_le_set_default_phy+0xc4>
  return status;
 800bc7c:	f107 030f 	add.w	r3, r7, #15
 800bc80:	781b      	ldrb	r3, [r3, #0]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd90      	pop	{r4, r7, pc}

0800bc8c <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	60f8      	str	r0, [r7, #12]
 800bc94:	60b9      	str	r1, [r7, #8]
 800bc96:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	68b9      	ldr	r1, [r7, #8]
 800bc9c:	68f8      	ldr	r0, [r7, #12]
 800bc9e:	f005 fe35 	bl	801190c <memcpy>
 800bca2:	4603      	mov	r3, r0
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3710      	adds	r7, #16
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	68b9      	ldr	r1, [r7, #8]
 800bcbc:	68f8      	ldr	r0, [r7, #12]
 800bcbe:	f005 fe30 	bl	8011922 <memset>
 800bcc2:	4603      	mov	r3, r0
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3710      	adds	r7, #16
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b088      	sub	sp, #32
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bcd4:	f107 030c 	add.w	r3, r7, #12
 800bcd8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800bce0:	69fb      	ldr	r3, [r7, #28]
 800bce2:	2121      	movs	r1, #33	; 0x21
 800bce4:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800bce8:	f000 fa1e 	bl	800c128 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	330b      	adds	r3, #11
 800bcf0:	78db      	ldrb	r3, [r3, #3]
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3720      	adds	r7, #32
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}

0800bcfa <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800bcfa:	b580      	push	{r7, lr}
 800bcfc:	b088      	sub	sp, #32
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bd02:	f107 030c 	add.w	r3, r7, #12
 800bd06:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800bd0e:	69fb      	ldr	r3, [r7, #28]
 800bd10:	210f      	movs	r1, #15
 800bd12:	f64f 4068 	movw	r0, #64616	; 0xfc68
 800bd16:	f000 fa07 	bl	800c128 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bd1a:	69fb      	ldr	r3, [r7, #28]
 800bd1c:	330b      	adds	r3, #11
 800bd1e:	78db      	ldrb	r3, [r3, #3]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3720      	adds	r7, #32
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	685b      	ldr	r3, [r3, #4]
 800bd36:	4a08      	ldr	r2, [pc, #32]	; (800bd58 <hci_init+0x30>)
 800bd38:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800bd3a:	4a08      	ldr	r2, [pc, #32]	; (800bd5c <hci_init+0x34>)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800bd40:	4806      	ldr	r0, [pc, #24]	; (800bd5c <hci_init+0x34>)
 800bd42:	f000 f973 	bl	800c02c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f000 f8d4 	bl	800bef8 <TlInit>

  return;
 800bd50:	bf00      	nop
}
 800bd52:	3708      	adds	r7, #8
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	20000418 	.word	0x20000418
 800bd5c:	200003f0 	.word	0x200003f0

0800bd60 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800bd66:	4822      	ldr	r0, [pc, #136]	; (800bdf0 <hci_user_evt_proc+0x90>)
 800bd68:	f000 ff04 	bl	800cb74 <LST_is_empty>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d12b      	bne.n	800bdca <hci_user_evt_proc+0x6a>
 800bd72:	4b20      	ldr	r3, [pc, #128]	; (800bdf4 <hci_user_evt_proc+0x94>)
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d027      	beq.n	800bdca <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800bd7a:	f107 030c 	add.w	r3, r7, #12
 800bd7e:	4619      	mov	r1, r3
 800bd80:	481b      	ldr	r0, [pc, #108]	; (800bdf0 <hci_user_evt_proc+0x90>)
 800bd82:	f000 ff7e 	bl	800cc82 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800bd86:	4b1c      	ldr	r3, [pc, #112]	; (800bdf8 <hci_user_evt_proc+0x98>)
 800bd88:	69db      	ldr	r3, [r3, #28]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00c      	beq.n	800bda8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800bd92:	2301      	movs	r3, #1
 800bd94:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800bd96:	4b18      	ldr	r3, [pc, #96]	; (800bdf8 <hci_user_evt_proc+0x98>)
 800bd98:	69db      	ldr	r3, [r3, #28]
 800bd9a:	1d3a      	adds	r2, r7, #4
 800bd9c:	4610      	mov	r0, r2
 800bd9e:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800bda0:	793a      	ldrb	r2, [r7, #4]
 800bda2:	4b14      	ldr	r3, [pc, #80]	; (800bdf4 <hci_user_evt_proc+0x94>)
 800bda4:	701a      	strb	r2, [r3, #0]
 800bda6:	e002      	b.n	800bdae <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800bda8:	4b12      	ldr	r3, [pc, #72]	; (800bdf4 <hci_user_evt_proc+0x94>)
 800bdaa:	2201      	movs	r2, #1
 800bdac:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800bdae:	4b11      	ldr	r3, [pc, #68]	; (800bdf4 <hci_user_evt_proc+0x94>)
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d004      	beq.n	800bdc0 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f000 fc03 	bl	800c5c4 <TL_MM_EvtDone>
 800bdbe:	e004      	b.n	800bdca <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	480a      	ldr	r0, [pc, #40]	; (800bdf0 <hci_user_evt_proc+0x90>)
 800bdc6:	f000 fef5 	bl	800cbb4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800bdca:	4809      	ldr	r0, [pc, #36]	; (800bdf0 <hci_user_evt_proc+0x90>)
 800bdcc:	f000 fed2 	bl	800cb74 <LST_is_empty>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d107      	bne.n	800bde6 <hci_user_evt_proc+0x86>
 800bdd6:	4b07      	ldr	r3, [pc, #28]	; (800bdf4 <hci_user_evt_proc+0x94>)
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d003      	beq.n	800bde6 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800bdde:	4804      	ldr	r0, [pc, #16]	; (800bdf0 <hci_user_evt_proc+0x90>)
 800bde0:	f7f5 fb08 	bl	80013f4 <hci_notify_asynch_evt>
  }


  return;
 800bde4:	bf00      	nop
 800bde6:	bf00      	nop
}
 800bde8:	3710      	adds	r7, #16
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	2000038c 	.word	0x2000038c
 800bdf4:	20000398 	.word	0x20000398
 800bdf8:	200003f0 	.word	0x200003f0

0800bdfc <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b088      	sub	sp, #32
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	460b      	mov	r3, r1
 800be06:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800be08:	2000      	movs	r0, #0
 800be0a:	f000 f8cb 	bl	800bfa4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800be0e:	2300      	movs	r3, #0
 800be10:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	885b      	ldrh	r3, [r3, #2]
 800be16:	b21b      	sxth	r3, r3
 800be18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be1c:	b21a      	sxth	r2, r3
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	881b      	ldrh	r3, [r3, #0]
 800be22:	029b      	lsls	r3, r3, #10
 800be24:	b21b      	sxth	r3, r3
 800be26:	4313      	orrs	r3, r2
 800be28:	b21b      	sxth	r3, r3
 800be2a:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	b2d9      	uxtb	r1, r3
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	689a      	ldr	r2, [r3, #8]
 800be36:	8bbb      	ldrh	r3, [r7, #28]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 f88d 	bl	800bf58 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800be3e:	e04e      	b.n	800bede <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800be40:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800be44:	f7f5 faf6 	bl	8001434 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800be48:	e043      	b.n	800bed2 <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800be4a:	f107 030c 	add.w	r3, r7, #12
 800be4e:	4619      	mov	r1, r3
 800be50:	4828      	ldr	r0, [pc, #160]	; (800bef4 <hci_send_req+0xf8>)
 800be52:	f000 ff16 	bl	800cc82 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	7a5b      	ldrb	r3, [r3, #9]
 800be5a:	2b0f      	cmp	r3, #15
 800be5c:	d114      	bne.n	800be88 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	330b      	adds	r3, #11
 800be62:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	885b      	ldrh	r3, [r3, #2]
 800be68:	b29b      	uxth	r3, r3
 800be6a:	8bba      	ldrh	r2, [r7, #28]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d104      	bne.n	800be7a <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	691b      	ldr	r3, [r3, #16]
 800be74:	693a      	ldr	r2, [r7, #16]
 800be76:	7812      	ldrb	r2, [r2, #0]
 800be78:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	785b      	ldrb	r3, [r3, #1]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d027      	beq.n	800bed2 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800be82:	2301      	movs	r3, #1
 800be84:	77fb      	strb	r3, [r7, #31]
 800be86:	e024      	b.n	800bed2 <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	330b      	adds	r3, #11
 800be8c:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800be8e:	69bb      	ldr	r3, [r7, #24]
 800be90:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800be94:	b29b      	uxth	r3, r3
 800be96:	8bba      	ldrh	r2, [r7, #28]
 800be98:	429a      	cmp	r2, r3
 800be9a:	d114      	bne.n	800bec6 <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	7a9b      	ldrb	r3, [r3, #10]
 800bea0:	3b03      	subs	r3, #3
 800bea2:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	695a      	ldr	r2, [r3, #20]
 800bea8:	7dfb      	ldrb	r3, [r7, #23]
 800beaa:	429a      	cmp	r2, r3
 800beac:	bfa8      	it	ge
 800beae:	461a      	movge	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6918      	ldr	r0, [r3, #16]
 800beb8:	69bb      	ldr	r3, [r7, #24]
 800beba:	1cd9      	adds	r1, r3, #3
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	461a      	mov	r2, r3
 800bec2:	f005 fd23 	bl	801190c <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d001      	beq.n	800bed2 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800bece:	2301      	movs	r3, #1
 800bed0:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800bed2:	4808      	ldr	r0, [pc, #32]	; (800bef4 <hci_send_req+0xf8>)
 800bed4:	f000 fe4e 	bl	800cb74 <LST_is_empty>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d0b5      	beq.n	800be4a <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800bede:	7ffb      	ldrb	r3, [r7, #31]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d0ad      	beq.n	800be40 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800bee4:	2001      	movs	r0, #1
 800bee6:	f000 f85d 	bl	800bfa4 <NotifyCmdStatus>

  return 0;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	3720      	adds	r7, #32
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	20000410 	.word	0x20000410

0800bef8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b086      	sub	sp, #24
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800bf00:	480f      	ldr	r0, [pc, #60]	; (800bf40 <TlInit+0x48>)
 800bf02:	f000 fe27 	bl	800cb54 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800bf06:	4a0f      	ldr	r2, [pc, #60]	; (800bf44 <TlInit+0x4c>)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800bf0c:	480e      	ldr	r0, [pc, #56]	; (800bf48 <TlInit+0x50>)
 800bf0e:	f000 fe21 	bl	800cb54 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800bf12:	4b0e      	ldr	r3, [pc, #56]	; (800bf4c <TlInit+0x54>)
 800bf14:	2201      	movs	r2, #1
 800bf16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800bf18:	4b0d      	ldr	r3, [pc, #52]	; (800bf50 <TlInit+0x58>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00a      	beq.n	800bf36 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800bf24:	4b0b      	ldr	r3, [pc, #44]	; (800bf54 <TlInit+0x5c>)
 800bf26:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800bf28:	4b09      	ldr	r3, [pc, #36]	; (800bf50 <TlInit+0x58>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f107 0208 	add.w	r2, r7, #8
 800bf30:	4610      	mov	r0, r2
 800bf32:	4798      	blx	r3
  }

  return;
 800bf34:	bf00      	nop
 800bf36:	bf00      	nop
}
 800bf38:	3718      	adds	r7, #24
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	bd80      	pop	{r7, pc}
 800bf3e:	bf00      	nop
 800bf40:	20000410 	.word	0x20000410
 800bf44:	20000394 	.word	0x20000394
 800bf48:	2000038c 	.word	0x2000038c
 800bf4c:	20000398 	.word	0x20000398
 800bf50:	200003f0 	.word	0x200003f0
 800bf54:	0800bfe5 	.word	0x0800bfe5

0800bf58 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b082      	sub	sp, #8
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	4603      	mov	r3, r0
 800bf60:	603a      	str	r2, [r7, #0]
 800bf62:	80fb      	strh	r3, [r7, #6]
 800bf64:	460b      	mov	r3, r1
 800bf66:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800bf68:	4b0c      	ldr	r3, [pc, #48]	; (800bf9c <SendCmd+0x44>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	88fa      	ldrh	r2, [r7, #6]
 800bf6e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800bf72:	4b0a      	ldr	r3, [pc, #40]	; (800bf9c <SendCmd+0x44>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	797a      	ldrb	r2, [r7, #5]
 800bf78:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800bf7a:	4b08      	ldr	r3, [pc, #32]	; (800bf9c <SendCmd+0x44>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	330c      	adds	r3, #12
 800bf80:	797a      	ldrb	r2, [r7, #5]
 800bf82:	6839      	ldr	r1, [r7, #0]
 800bf84:	4618      	mov	r0, r3
 800bf86:	f005 fcc1 	bl	801190c <memcpy>

  hciContext.io.Send(0,0);
 800bf8a:	4b05      	ldr	r3, [pc, #20]	; (800bfa0 <SendCmd+0x48>)
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	2100      	movs	r1, #0
 800bf90:	2000      	movs	r0, #0
 800bf92:	4798      	blx	r3

  return;
 800bf94:	bf00      	nop
}
 800bf96:	3708      	adds	r7, #8
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}
 800bf9c:	20000394 	.word	0x20000394
 800bfa0:	200003f0 	.word	0x200003f0

0800bfa4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b082      	sub	sp, #8
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	4603      	mov	r3, r0
 800bfac:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800bfae:	79fb      	ldrb	r3, [r7, #7]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d108      	bne.n	800bfc6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800bfb4:	4b0a      	ldr	r3, [pc, #40]	; (800bfe0 <NotifyCmdStatus+0x3c>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00d      	beq.n	800bfd8 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800bfbc:	4b08      	ldr	r3, [pc, #32]	; (800bfe0 <NotifyCmdStatus+0x3c>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800bfc4:	e008      	b.n	800bfd8 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800bfc6:	4b06      	ldr	r3, [pc, #24]	; (800bfe0 <NotifyCmdStatus+0x3c>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d004      	beq.n	800bfd8 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800bfce:	4b04      	ldr	r3, [pc, #16]	; (800bfe0 <NotifyCmdStatus+0x3c>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	2001      	movs	r0, #1
 800bfd4:	4798      	blx	r3
  return;
 800bfd6:	bf00      	nop
 800bfd8:	bf00      	nop
}
 800bfda:	3708      	adds	r7, #8
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}
 800bfe0:	20000418 	.word	0x20000418

0800bfe4 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b082      	sub	sp, #8
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	7a5b      	ldrb	r3, [r3, #9]
 800bff0:	2b0f      	cmp	r3, #15
 800bff2:	d003      	beq.n	800bffc <TlEvtReceived+0x18>
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	7a5b      	ldrb	r3, [r3, #9]
 800bff8:	2b0e      	cmp	r3, #14
 800bffa:	d107      	bne.n	800c00c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800bffc:	6879      	ldr	r1, [r7, #4]
 800bffe:	4809      	ldr	r0, [pc, #36]	; (800c024 <TlEvtReceived+0x40>)
 800c000:	f000 fdfc 	bl	800cbfc <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800c004:	2000      	movs	r0, #0
 800c006:	f7f5 fa05 	bl	8001414 <hci_cmd_resp_release>
 800c00a:	e006      	b.n	800c01a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800c00c:	6879      	ldr	r1, [r7, #4]
 800c00e:	4806      	ldr	r0, [pc, #24]	; (800c028 <TlEvtReceived+0x44>)
 800c010:	f000 fdf4 	bl	800cbfc <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c014:	4804      	ldr	r0, [pc, #16]	; (800c028 <TlEvtReceived+0x44>)
 800c016:	f7f5 f9ed 	bl	80013f4 <hci_notify_asynch_evt>
  }

  return;
 800c01a:	bf00      	nop
}
 800c01c:	3708      	adds	r7, #8
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	20000410 	.word	0x20000410
 800c028:	2000038c 	.word	0x2000038c

0800c02c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b083      	sub	sp, #12
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	4a05      	ldr	r2, [pc, #20]	; (800c04c <hci_register_io_bus+0x20>)
 800c038:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	4a04      	ldr	r2, [pc, #16]	; (800c050 <hci_register_io_bus+0x24>)
 800c03e:	611a      	str	r2, [r3, #16]

  return;
 800c040:	bf00      	nop
}
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	0800c33d 	.word	0x0800c33d
 800c050:	0800c3a5 	.word	0x0800c3a5

0800c054 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c05e:	683b      	ldr	r3, [r7, #0]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	4a08      	ldr	r2, [pc, #32]	; (800c084 <shci_init+0x30>)
 800c064:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800c066:	4a08      	ldr	r2, [pc, #32]	; (800c088 <shci_init+0x34>)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800c06c:	4806      	ldr	r0, [pc, #24]	; (800c088 <shci_init+0x34>)
 800c06e:	f000 f911 	bl	800c294 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4618      	mov	r0, r3
 800c078:	f000 f894 	bl	800c1a4 <TlInit>

  return;
 800c07c:	bf00      	nop
}
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}
 800c084:	2000043c 	.word	0x2000043c
 800c088:	2000041c 	.word	0x2000041c

0800c08c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c092:	4822      	ldr	r0, [pc, #136]	; (800c11c <shci_user_evt_proc+0x90>)
 800c094:	f000 fd6e 	bl	800cb74 <LST_is_empty>
 800c098:	4603      	mov	r3, r0
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d12b      	bne.n	800c0f6 <shci_user_evt_proc+0x6a>
 800c09e:	4b20      	ldr	r3, [pc, #128]	; (800c120 <shci_user_evt_proc+0x94>)
 800c0a0:	781b      	ldrb	r3, [r3, #0]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d027      	beq.n	800c0f6 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c0a6:	f107 030c 	add.w	r3, r7, #12
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	481b      	ldr	r0, [pc, #108]	; (800c11c <shci_user_evt_proc+0x90>)
 800c0ae:	f000 fde8 	bl	800cc82 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800c0b2:	4b1c      	ldr	r3, [pc, #112]	; (800c124 <shci_user_evt_proc+0x98>)
 800c0b4:	69db      	ldr	r3, [r3, #28]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d00c      	beq.n	800c0d4 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c0c2:	4b18      	ldr	r3, [pc, #96]	; (800c124 <shci_user_evt_proc+0x98>)
 800c0c4:	69db      	ldr	r3, [r3, #28]
 800c0c6:	1d3a      	adds	r2, r7, #4
 800c0c8:	4610      	mov	r0, r2
 800c0ca:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800c0cc:	793a      	ldrb	r2, [r7, #4]
 800c0ce:	4b14      	ldr	r3, [pc, #80]	; (800c120 <shci_user_evt_proc+0x94>)
 800c0d0:	701a      	strb	r2, [r3, #0]
 800c0d2:	e002      	b.n	800c0da <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c0d4:	4b12      	ldr	r3, [pc, #72]	; (800c120 <shci_user_evt_proc+0x94>)
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800c0da:	4b11      	ldr	r3, [pc, #68]	; (800c120 <shci_user_evt_proc+0x94>)
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d004      	beq.n	800c0ec <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f000 fa6d 	bl	800c5c4 <TL_MM_EvtDone>
 800c0ea:	e004      	b.n	800c0f6 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	4619      	mov	r1, r3
 800c0f0:	480a      	ldr	r0, [pc, #40]	; (800c11c <shci_user_evt_proc+0x90>)
 800c0f2:	f000 fd5f 	bl	800cbb4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c0f6:	4809      	ldr	r0, [pc, #36]	; (800c11c <shci_user_evt_proc+0x90>)
 800c0f8:	f000 fd3c 	bl	800cb74 <LST_is_empty>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d107      	bne.n	800c112 <shci_user_evt_proc+0x86>
 800c102:	4b07      	ldr	r3, [pc, #28]	; (800c120 <shci_user_evt_proc+0x94>)
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d003      	beq.n	800c112 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800c10a:	4804      	ldr	r0, [pc, #16]	; (800c11c <shci_user_evt_proc+0x90>)
 800c10c:	f7f5 ff84 	bl	8002018 <shci_notify_asynch_evt>
  }


  return;
 800c110:	bf00      	nop
 800c112:	bf00      	nop
}
 800c114:	3710      	adds	r7, #16
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	bf00      	nop
 800c11c:	200003a4 	.word	0x200003a4
 800c120:	200003b4 	.word	0x200003b4
 800c124:	2000041c 	.word	0x2000041c

0800c128 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60ba      	str	r2, [r7, #8]
 800c130:	607b      	str	r3, [r7, #4]
 800c132:	4603      	mov	r3, r0
 800c134:	81fb      	strh	r3, [r7, #14]
 800c136:	460b      	mov	r3, r1
 800c138:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800c13a:	2000      	movs	r0, #0
 800c13c:	f000 f864 	bl	800c208 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800c140:	4b16      	ldr	r3, [pc, #88]	; (800c19c <shci_send+0x74>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	89fa      	ldrh	r2, [r7, #14]
 800c146:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800c14a:	4b14      	ldr	r3, [pc, #80]	; (800c19c <shci_send+0x74>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	7b7a      	ldrb	r2, [r7, #13]
 800c150:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800c152:	4b12      	ldr	r3, [pc, #72]	; (800c19c <shci_send+0x74>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	330c      	adds	r3, #12
 800c158:	7b7a      	ldrb	r2, [r7, #13]
 800c15a:	68b9      	ldr	r1, [r7, #8]
 800c15c:	4618      	mov	r0, r3
 800c15e:	f005 fbd5 	bl	801190c <memcpy>

  shciContext.io.Send(0,0);
 800c162:	4b0f      	ldr	r3, [pc, #60]	; (800c1a0 <shci_send+0x78>)
 800c164:	691b      	ldr	r3, [r3, #16]
 800c166:	2100      	movs	r1, #0
 800c168:	2000      	movs	r0, #0
 800c16a:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800c16c:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c170:	f7f5 ff72 	bl	8002058 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f103 0008 	add.w	r0, r3, #8
 800c17a:	4b08      	ldr	r3, [pc, #32]	; (800c19c <shci_send+0x74>)
 800c17c:	6819      	ldr	r1, [r3, #0]
 800c17e:	4b07      	ldr	r3, [pc, #28]	; (800c19c <shci_send+0x74>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	789b      	ldrb	r3, [r3, #2]
 800c184:	3303      	adds	r3, #3
 800c186:	461a      	mov	r2, r3
 800c188:	f005 fbc0 	bl	801190c <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c18c:	2001      	movs	r0, #1
 800c18e:	f000 f83b 	bl	800c208 <Cmd_SetStatus>

  return;
 800c192:	bf00      	nop
}
 800c194:	3710      	adds	r7, #16
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	200003b0 	.word	0x200003b0
 800c1a0:	2000041c 	.word	0x2000041c

0800c1a4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b086      	sub	sp, #24
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800c1ac:	4a10      	ldr	r2, [pc, #64]	; (800c1f0 <TlInit+0x4c>)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800c1b2:	4810      	ldr	r0, [pc, #64]	; (800c1f4 <TlInit+0x50>)
 800c1b4:	f000 fcce 	bl	800cb54 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c1b8:	2001      	movs	r0, #1
 800c1ba:	f000 f825 	bl	800c208 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c1be:	4b0e      	ldr	r3, [pc, #56]	; (800c1f8 <TlInit+0x54>)
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800c1c4:	4b0d      	ldr	r3, [pc, #52]	; (800c1fc <TlInit+0x58>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d00c      	beq.n	800c1e6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c1d0:	4b0b      	ldr	r3, [pc, #44]	; (800c200 <TlInit+0x5c>)
 800c1d2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c1d4:	4b0b      	ldr	r3, [pc, #44]	; (800c204 <TlInit+0x60>)
 800c1d6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800c1d8:	4b08      	ldr	r3, [pc, #32]	; (800c1fc <TlInit+0x58>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f107 020c 	add.w	r2, r7, #12
 800c1e0:	4610      	mov	r0, r2
 800c1e2:	4798      	blx	r3
  }

  return;
 800c1e4:	bf00      	nop
 800c1e6:	bf00      	nop
}
 800c1e8:	3718      	adds	r7, #24
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
 800c1ee:	bf00      	nop
 800c1f0:	200003b0 	.word	0x200003b0
 800c1f4:	200003a4 	.word	0x200003a4
 800c1f8:	200003b4 	.word	0x200003b4
 800c1fc:	2000041c 	.word	0x2000041c
 800c200:	0800c259 	.word	0x0800c259
 800c204:	0800c271 	.word	0x0800c271

0800c208 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b082      	sub	sp, #8
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	4603      	mov	r3, r0
 800c210:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c212:	79fb      	ldrb	r3, [r7, #7]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d10b      	bne.n	800c230 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800c218:	4b0d      	ldr	r3, [pc, #52]	; (800c250 <Cmd_SetStatus+0x48>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d003      	beq.n	800c228 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c220:	4b0b      	ldr	r3, [pc, #44]	; (800c250 <Cmd_SetStatus+0x48>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	2000      	movs	r0, #0
 800c226:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c228:	4b0a      	ldr	r3, [pc, #40]	; (800c254 <Cmd_SetStatus+0x4c>)
 800c22a:	2200      	movs	r2, #0
 800c22c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800c22e:	e00b      	b.n	800c248 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c230:	4b08      	ldr	r3, [pc, #32]	; (800c254 <Cmd_SetStatus+0x4c>)
 800c232:	2201      	movs	r2, #1
 800c234:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c236:	4b06      	ldr	r3, [pc, #24]	; (800c250 <Cmd_SetStatus+0x48>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d004      	beq.n	800c248 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c23e:	4b04      	ldr	r3, [pc, #16]	; (800c250 <Cmd_SetStatus+0x48>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	2001      	movs	r0, #1
 800c244:	4798      	blx	r3
  return;
 800c246:	bf00      	nop
 800c248:	bf00      	nop
}
 800c24a:	3708      	adds	r7, #8
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	2000043c 	.word	0x2000043c
 800c254:	200003ac 	.word	0x200003ac

0800c258 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b082      	sub	sp, #8
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c260:	2000      	movs	r0, #0
 800c262:	f7f5 fee9 	bl	8002038 <shci_cmd_resp_release>

  return;
 800c266:	bf00      	nop
}
 800c268:	3708      	adds	r7, #8
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
	...

0800c270 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c278:	6879      	ldr	r1, [r7, #4]
 800c27a:	4805      	ldr	r0, [pc, #20]	; (800c290 <TlUserEvtReceived+0x20>)
 800c27c:	f000 fcbe 	bl	800cbfc <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c280:	4803      	ldr	r0, [pc, #12]	; (800c290 <TlUserEvtReceived+0x20>)
 800c282:	f7f5 fec9 	bl	8002018 <shci_notify_asynch_evt>

  return;
 800c286:	bf00      	nop
}
 800c288:	3708      	adds	r7, #8
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	200003a4 	.word	0x200003a4

0800c294 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800c294:	b480      	push	{r7}
 800c296:	b083      	sub	sp, #12
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a05      	ldr	r2, [pc, #20]	; (800c2b4 <shci_register_io_bus+0x20>)
 800c2a0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	4a04      	ldr	r2, [pc, #16]	; (800c2b8 <shci_register_io_bus+0x24>)
 800c2a6:	611a      	str	r2, [r3, #16]

  return;
 800c2a8:	bf00      	nop
}
 800c2aa:	370c      	adds	r7, #12
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b2:	4770      	bx	lr
 800c2b4:	0800c451 	.word	0x0800c451
 800c2b8:	0800c4a5 	.word	0x0800c4a5

0800c2bc <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800c2c0:	f7f5 fb7e 	bl	80019c0 <HW_IPCC_Enable>

  return;
 800c2c4:	bf00      	nop
}
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <TL_Init>:


void TL_Init( void )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800c2cc:	4b10      	ldr	r3, [pc, #64]	; (800c310 <TL_Init+0x48>)
 800c2ce:	4a11      	ldr	r2, [pc, #68]	; (800c314 <TL_Init+0x4c>)
 800c2d0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800c2d2:	4b0f      	ldr	r3, [pc, #60]	; (800c310 <TL_Init+0x48>)
 800c2d4:	4a10      	ldr	r2, [pc, #64]	; (800c318 <TL_Init+0x50>)
 800c2d6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800c2d8:	4b0d      	ldr	r3, [pc, #52]	; (800c310 <TL_Init+0x48>)
 800c2da:	4a10      	ldr	r2, [pc, #64]	; (800c31c <TL_Init+0x54>)
 800c2dc:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800c2de:	4b0c      	ldr	r3, [pc, #48]	; (800c310 <TL_Init+0x48>)
 800c2e0:	4a0f      	ldr	r2, [pc, #60]	; (800c320 <TL_Init+0x58>)
 800c2e2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_lld_ble_table = &TL_LldBleTable;
 800c2e4:	4b0a      	ldr	r3, [pc, #40]	; (800c310 <TL_Init+0x48>)
 800c2e6:	4a0f      	ldr	r2, [pc, #60]	; (800c324 <TL_Init+0x5c>)
 800c2e8:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800c2ea:	4b09      	ldr	r3, [pc, #36]	; (800c310 <TL_Init+0x48>)
 800c2ec:	4a0e      	ldr	r2, [pc, #56]	; (800c328 <TL_Init+0x60>)
 800c2ee:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800c2f0:	4b07      	ldr	r3, [pc, #28]	; (800c310 <TL_Init+0x48>)
 800c2f2:	4a0e      	ldr	r2, [pc, #56]	; (800c32c <TL_Init+0x64>)
 800c2f4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800c2f6:	4b06      	ldr	r3, [pc, #24]	; (800c310 <TL_Init+0x48>)
 800c2f8:	4a0d      	ldr	r2, [pc, #52]	; (800c330 <TL_Init+0x68>)
 800c2fa:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800c2fc:	4b04      	ldr	r3, [pc, #16]	; (800c310 <TL_Init+0x48>)
 800c2fe:	4a0d      	ldr	r2, [pc, #52]	; (800c334 <TL_Init+0x6c>)
 800c300:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800c302:	4b03      	ldr	r3, [pc, #12]	; (800c310 <TL_Init+0x48>)
 800c304:	4a0c      	ldr	r2, [pc, #48]	; (800c338 <TL_Init+0x70>)
 800c306:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800c308:	f7f5 fb6e 	bl	80019e8 <HW_IPCC_Init>

  return;
 800c30c:	bf00      	nop
}
 800c30e:	bd80      	pop	{r7, pc}
 800c310:	20030000 	.word	0x20030000
 800c314:	20030134 	.word	0x20030134
 800c318:	20030154 	.word	0x20030154
 800c31c:	20030164 	.word	0x20030164
 800c320:	20030170 	.word	0x20030170
 800c324:	20030178 	.word	0x20030178
 800c328:	20030180 	.word	0x20030180
 800c32c:	20030188 	.word	0x20030188
 800c330:	200301a4 	.word	0x200301a4
 800c334:	200301a8 	.word	0x200301a8
 800c338:	200301b4 	.word	0x200301b4

0800c33c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800c348:	4811      	ldr	r0, [pc, #68]	; (800c390 <TL_BLE_Init+0x54>)
 800c34a:	f000 fc03 	bl	800cb54 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800c34e:	4b11      	ldr	r3, [pc, #68]	; (800c394 <TL_BLE_Init+0x58>)
 800c350:	685b      	ldr	r3, [r3, #4]
 800c352:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	689a      	ldr	r2, [r3, #8]
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	68da      	ldr	r2, [r3, #12]
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	4a0c      	ldr	r2, [pc, #48]	; (800c398 <TL_BLE_Init+0x5c>)
 800c368:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	4a08      	ldr	r2, [pc, #32]	; (800c390 <TL_BLE_Init+0x54>)
 800c36e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800c370:	f7f5 fb50 	bl	8001a14 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	4a08      	ldr	r2, [pc, #32]	; (800c39c <TL_BLE_Init+0x60>)
 800c37a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	4a07      	ldr	r2, [pc, #28]	; (800c3a0 <TL_BLE_Init+0x64>)
 800c382:	6013      	str	r3, [r2, #0]

  return 0;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	3710      	adds	r7, #16
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	200301d0 	.word	0x200301d0
 800c394:	20030000 	.word	0x20030000
 800c398:	20030a48 	.word	0x20030a48
 800c39c:	20000448 	.word	0x20000448
 800c3a0:	2000044c 	.word	0x2000044c

0800c3a4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b082      	sub	sp, #8
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800c3b0:	4b09      	ldr	r3, [pc, #36]	; (800c3d8 <TL_BLE_SendCmd+0x34>)
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800c3ba:	4b07      	ldr	r3, [pc, #28]	; (800c3d8 <TL_BLE_SendCmd+0x34>)
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	2001      	movs	r0, #1
 800c3c4:	f000 f96c 	bl	800c6a0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800c3c8:	f7f5 fb2e 	bl	8001a28 <HW_IPCC_BLE_SendCmd>

  return 0;
 800c3cc:	2300      	movs	r3, #0
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3708      	adds	r7, #8
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}
 800c3d6:	bf00      	nop
 800c3d8:	20030000 	.word	0x20030000

0800c3dc <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b082      	sub	sp, #8
 800c3e0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800c3e2:	e01c      	b.n	800c41e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800c3e4:	1d3b      	adds	r3, r7, #4
 800c3e6:	4619      	mov	r1, r3
 800c3e8:	4812      	ldr	r0, [pc, #72]	; (800c434 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800c3ea:	f000 fc4a 	bl	800cc82 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	7a5b      	ldrb	r3, [r3, #9]
 800c3f2:	2b0f      	cmp	r3, #15
 800c3f4:	d003      	beq.n	800c3fe <HW_IPCC_BLE_RxEvtNot+0x22>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	7a5b      	ldrb	r3, [r3, #9]
 800c3fa:	2b0e      	cmp	r3, #14
 800c3fc:	d105      	bne.n	800c40a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	4619      	mov	r1, r3
 800c402:	2002      	movs	r0, #2
 800c404:	f000 f94c 	bl	800c6a0 <OutputDbgTrace>
 800c408:	e004      	b.n	800c414 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	4619      	mov	r1, r3
 800c40e:	2003      	movs	r0, #3
 800c410:	f000 f946 	bl	800c6a0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800c414:	4b08      	ldr	r3, [pc, #32]	; (800c438 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	687a      	ldr	r2, [r7, #4]
 800c41a:	4610      	mov	r0, r2
 800c41c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c41e:	4805      	ldr	r0, [pc, #20]	; (800c434 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800c420:	f000 fba8 	bl	800cb74 <LST_is_empty>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d0dc      	beq.n	800c3e4 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800c42a:	bf00      	nop
}
 800c42c:	3708      	adds	r7, #8
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}
 800c432:	bf00      	nop
 800c434:	200301d0 	.word	0x200301d0
 800c438:	20000448 	.word	0x20000448

0800c43c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800c440:	4b02      	ldr	r3, [pc, #8]	; (800c44c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	4798      	blx	r3

  return;
 800c446:	bf00      	nop
}
 800c448:	bd80      	pop	{r7, pc}
 800c44a:	bf00      	nop
 800c44c:	2000044c 	.word	0x2000044c

0800c450 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800c45c:	480d      	ldr	r0, [pc, #52]	; (800c494 <TL_SYS_Init+0x44>)
 800c45e:	f000 fb79 	bl	800cb54 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800c462:	4b0d      	ldr	r3, [pc, #52]	; (800c498 <TL_SYS_Init+0x48>)
 800c464:	68db      	ldr	r3, [r3, #12]
 800c466:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	689a      	ldr	r2, [r3, #8]
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	4a08      	ldr	r2, [pc, #32]	; (800c494 <TL_SYS_Init+0x44>)
 800c474:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800c476:	f7f5 faf9 	bl	8001a6c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	4a07      	ldr	r2, [pc, #28]	; (800c49c <TL_SYS_Init+0x4c>)
 800c480:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	685b      	ldr	r3, [r3, #4]
 800c486:	4a06      	ldr	r2, [pc, #24]	; (800c4a0 <TL_SYS_Init+0x50>)
 800c488:	6013      	str	r3, [r2, #0]

  return 0;
 800c48a:	2300      	movs	r3, #0
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}
 800c494:	200301d8 	.word	0x200301d8
 800c498:	20030000 	.word	0x20030000
 800c49c:	20000450 	.word	0x20000450
 800c4a0:	20000454 	.word	0x20000454

0800c4a4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b082      	sub	sp, #8
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800c4b0:	4b09      	ldr	r3, [pc, #36]	; (800c4d8 <TL_SYS_SendCmd+0x34>)
 800c4b2:	68db      	ldr	r3, [r3, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	2210      	movs	r2, #16
 800c4b8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800c4ba:	4b07      	ldr	r3, [pc, #28]	; (800c4d8 <TL_SYS_SendCmd+0x34>)
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	2004      	movs	r0, #4
 800c4c4:	f000 f8ec 	bl	800c6a0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800c4c8:	f7f5 fada 	bl	8001a80 <HW_IPCC_SYS_SendCmd>

  return 0;
 800c4cc:	2300      	movs	r3, #0
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3708      	adds	r7, #8
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}
 800c4d6:	bf00      	nop
 800c4d8:	20030000 	.word	0x20030000

0800c4dc <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c4e0:	4b07      	ldr	r3, [pc, #28]	; (800c500 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	2005      	movs	r0, #5
 800c4ea:	f000 f8d9 	bl	800c6a0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c4ee:	4b05      	ldr	r3, [pc, #20]	; (800c504 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	4a03      	ldr	r2, [pc, #12]	; (800c500 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800c4f4:	68d2      	ldr	r2, [r2, #12]
 800c4f6:	6812      	ldr	r2, [r2, #0]
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	4798      	blx	r3

  return;
 800c4fc:	bf00      	nop
}
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	20030000 	.word	0x20030000
 800c504:	20000450 	.word	0x20000450

0800c508 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b082      	sub	sp, #8
 800c50c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c50e:	e00e      	b.n	800c52e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800c510:	1d3b      	adds	r3, r7, #4
 800c512:	4619      	mov	r1, r3
 800c514:	480b      	ldr	r0, [pc, #44]	; (800c544 <HW_IPCC_SYS_EvtNot+0x3c>)
 800c516:	f000 fbb4 	bl	800cc82 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	4619      	mov	r1, r3
 800c51e:	2006      	movs	r0, #6
 800c520:	f000 f8be 	bl	800c6a0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800c524:	4b08      	ldr	r3, [pc, #32]	; (800c548 <HW_IPCC_SYS_EvtNot+0x40>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	687a      	ldr	r2, [r7, #4]
 800c52a:	4610      	mov	r0, r2
 800c52c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c52e:	4805      	ldr	r0, [pc, #20]	; (800c544 <HW_IPCC_SYS_EvtNot+0x3c>)
 800c530:	f000 fb20 	bl	800cb74 <LST_is_empty>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d0ea      	beq.n	800c510 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800c53a:	bf00      	nop
}
 800c53c:	3708      	adds	r7, #8
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	200301d8 	.word	0x200301d8
 800c548:	20000454 	.word	0x20000454

0800c54c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b082      	sub	sp, #8
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800c554:	4817      	ldr	r0, [pc, #92]	; (800c5b4 <TL_MM_Init+0x68>)
 800c556:	f000 fafd 	bl	800cb54 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c55a:	4817      	ldr	r0, [pc, #92]	; (800c5b8 <TL_MM_Init+0x6c>)
 800c55c:	f000 fafa 	bl	800cb54 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c560:	4b16      	ldr	r3, [pc, #88]	; (800c5bc <TL_MM_Init+0x70>)
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	4a16      	ldr	r2, [pc, #88]	; (800c5c0 <TL_MM_Init+0x74>)
 800c566:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c568:	4b15      	ldr	r3, [pc, #84]	; (800c5c0 <TL_MM_Init+0x74>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	6892      	ldr	r2, [r2, #8]
 800c570:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c572:	4b13      	ldr	r3, [pc, #76]	; (800c5c0 <TL_MM_Init+0x74>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	68d2      	ldr	r2, [r2, #12]
 800c57a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c57c:	4b10      	ldr	r3, [pc, #64]	; (800c5c0 <TL_MM_Init+0x74>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a0c      	ldr	r2, [pc, #48]	; (800c5b4 <TL_MM_Init+0x68>)
 800c582:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c584:	4b0e      	ldr	r3, [pc, #56]	; (800c5c0 <TL_MM_Init+0x74>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	687a      	ldr	r2, [r7, #4]
 800c58a:	6812      	ldr	r2, [r2, #0]
 800c58c:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c58e:	4b0c      	ldr	r3, [pc, #48]	; (800c5c0 <TL_MM_Init+0x74>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	6852      	ldr	r2, [r2, #4]
 800c596:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c598:	4b09      	ldr	r3, [pc, #36]	; (800c5c0 <TL_MM_Init+0x74>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	6912      	ldr	r2, [r2, #16]
 800c5a0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c5a2:	4b07      	ldr	r3, [pc, #28]	; (800c5c0 <TL_MM_Init+0x74>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	6952      	ldr	r2, [r2, #20]
 800c5aa:	619a      	str	r2, [r3, #24]

  return;
 800c5ac:	bf00      	nop
}
 800c5ae:	3708      	adds	r7, #8
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	200301c0 	.word	0x200301c0
 800c5b8:	20000440 	.word	0x20000440
 800c5bc:	20030000 	.word	0x20030000
 800c5c0:	20000458 	.word	0x20000458

0800c5c4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b082      	sub	sp, #8
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c5cc:	6879      	ldr	r1, [r7, #4]
 800c5ce:	4807      	ldr	r0, [pc, #28]	; (800c5ec <TL_MM_EvtDone+0x28>)
 800c5d0:	f000 fb14 	bl	800cbfc <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800c5d4:	6879      	ldr	r1, [r7, #4]
 800c5d6:	2000      	movs	r0, #0
 800c5d8:	f000 f862 	bl	800c6a0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c5dc:	4804      	ldr	r0, [pc, #16]	; (800c5f0 <TL_MM_EvtDone+0x2c>)
 800c5de:	f7f5 fa75 	bl	8001acc <HW_IPCC_MM_SendFreeBuf>

  return;
 800c5e2:	bf00      	nop
}
 800c5e4:	3708      	adds	r7, #8
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
 800c5ea:	bf00      	nop
 800c5ec:	20000440 	.word	0x20000440
 800c5f0:	0800c5f5 	.word	0x0800c5f5

0800c5f4 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c5fa:	e00c      	b.n	800c616 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c5fc:	1d3b      	adds	r3, r7, #4
 800c5fe:	4619      	mov	r1, r3
 800c600:	480a      	ldr	r0, [pc, #40]	; (800c62c <SendFreeBuf+0x38>)
 800c602:	f000 fb3e 	bl	800cc82 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c606:	4b0a      	ldr	r3, [pc, #40]	; (800c630 <SendFreeBuf+0x3c>)
 800c608:	691b      	ldr	r3, [r3, #16]
 800c60a:	691b      	ldr	r3, [r3, #16]
 800c60c:	687a      	ldr	r2, [r7, #4]
 800c60e:	4611      	mov	r1, r2
 800c610:	4618      	mov	r0, r3
 800c612:	f000 faf3 	bl	800cbfc <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c616:	4805      	ldr	r0, [pc, #20]	; (800c62c <SendFreeBuf+0x38>)
 800c618:	f000 faac 	bl	800cb74 <LST_is_empty>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d0ec      	beq.n	800c5fc <SendFreeBuf+0x8>
  }

  return;
 800c622:	bf00      	nop
}
 800c624:	3708      	adds	r7, #8
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
 800c62a:	bf00      	nop
 800c62c:	20000440 	.word	0x20000440
 800c630:	20030000 	.word	0x20030000

0800c634 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800c634:	b580      	push	{r7, lr}
 800c636:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800c638:	4805      	ldr	r0, [pc, #20]	; (800c650 <TL_TRACES_Init+0x1c>)
 800c63a:	f000 fa8b 	bl	800cb54 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800c63e:	4b05      	ldr	r3, [pc, #20]	; (800c654 <TL_TRACES_Init+0x20>)
 800c640:	695b      	ldr	r3, [r3, #20]
 800c642:	4a03      	ldr	r2, [pc, #12]	; (800c650 <TL_TRACES_Init+0x1c>)
 800c644:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800c646:	f7f5 fa77 	bl	8001b38 <HW_IPCC_TRACES_Init>

  return;
 800c64a:	bf00      	nop
}
 800c64c:	bd80      	pop	{r7, pc}
 800c64e:	bf00      	nop
 800c650:	200301c8 	.word	0x200301c8
 800c654:	20030000 	.word	0x20030000

0800c658 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b082      	sub	sp, #8
 800c65c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c65e:	e008      	b.n	800c672 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800c660:	1d3b      	adds	r3, r7, #4
 800c662:	4619      	mov	r1, r3
 800c664:	4808      	ldr	r0, [pc, #32]	; (800c688 <HW_IPCC_TRACES_EvtNot+0x30>)
 800c666:	f000 fb0c 	bl	800cc82 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	4618      	mov	r0, r3
 800c66e:	f000 f80d 	bl	800c68c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c672:	4805      	ldr	r0, [pc, #20]	; (800c688 <HW_IPCC_TRACES_EvtNot+0x30>)
 800c674:	f000 fa7e 	bl	800cb74 <LST_is_empty>
 800c678:	4603      	mov	r3, r0
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d0f0      	beq.n	800c660 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800c67e:	bf00      	nop
}
 800c680:	3708      	adds	r7, #8
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}
 800c686:	bf00      	nop
 800c688:	200301c8 	.word	0x200301c8

0800c68c <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800c68c:	b480      	push	{r7}
 800c68e:	b083      	sub	sp, #12
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800c694:	bf00      	nop
 800c696:	370c      	adds	r7, #12
 800c698:	46bd      	mov	sp, r7
 800c69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69e:	4770      	bx	lr

0800c6a0 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b085      	sub	sp, #20
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	6039      	str	r1, [r7, #0]
 800c6aa:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800c6ac:	79fb      	ldrb	r3, [r7, #7]
 800c6ae:	2b06      	cmp	r3, #6
 800c6b0:	d849      	bhi.n	800c746 <OutputDbgTrace+0xa6>
 800c6b2:	a201      	add	r2, pc, #4	; (adr r2, 800c6b8 <OutputDbgTrace+0x18>)
 800c6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6b8:	0800c6d5 	.word	0x0800c6d5
 800c6bc:	0800c6f7 	.word	0x0800c6f7
 800c6c0:	0800c6fd 	.word	0x0800c6fd
 800c6c4:	0800c717 	.word	0x0800c717
 800c6c8:	0800c723 	.word	0x0800c723
 800c6cc:	0800c729 	.word	0x0800c729
 800c6d0:	0800c73b 	.word	0x0800c73b
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	7a5b      	ldrb	r3, [r3, #9]
 800c6dc:	2b0f      	cmp	r3, #15
 800c6de:	d004      	beq.n	800c6ea <OutputDbgTrace+0x4a>
 800c6e0:	2bff      	cmp	r3, #255	; 0xff
 800c6e2:	d004      	beq.n	800c6ee <OutputDbgTrace+0x4e>
 800c6e4:	2b0e      	cmp	r3, #14
 800c6e6:	d004      	beq.n	800c6f2 <OutputDbgTrace+0x52>
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800c6e8:	e004      	b.n	800c6f4 <OutputDbgTrace+0x54>
          break;
 800c6ea:	bf00      	nop
 800c6ec:	e02c      	b.n	800c748 <OutputDbgTrace+0xa8>
          break;
 800c6ee:	bf00      	nop
 800c6f0:	e02a      	b.n	800c748 <OutputDbgTrace+0xa8>
          break;
 800c6f2:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800c6f4:	e028      	b.n	800c748 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c6fa:	e025      	b.n	800c748 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	7a5b      	ldrb	r3, [r3, #9]
 800c704:	2b0e      	cmp	r3, #14
 800c706:	d002      	beq.n	800c70e <OutputDbgTrace+0x6e>
 800c708:	2b0f      	cmp	r3, #15
 800c70a:	d002      	beq.n	800c712 <OutputDbgTrace+0x72>
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c70c:	e002      	b.n	800c714 <OutputDbgTrace+0x74>
          break;
 800c70e:	bf00      	nop
 800c710:	e01a      	b.n	800c748 <OutputDbgTrace+0xa8>
          break;
 800c712:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c714:	e018      	b.n	800c748 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	7a5b      	ldrb	r3, [r3, #9]
 800c71e:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c720:	e012      	b.n	800c748 <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c726:	e00f      	b.n	800c748 <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	7a5b      	ldrb	r3, [r3, #9]
 800c730:	2b0e      	cmp	r3, #14
 800c732:	d000      	beq.n	800c736 <OutputDbgTrace+0x96>
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c734:	e000      	b.n	800c738 <OutputDbgTrace+0x98>
          break;
 800c736:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c738:	e006      	b.n	800c748 <OutputDbgTrace+0xa8>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	7a5b      	ldrb	r3, [r3, #9]
 800c742:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c744:	e000      	b.n	800c748 <OutputDbgTrace+0xa8>

    default:
      break;
 800c746:	bf00      	nop
  }

  return;
 800c748:	bf00      	nop
}
 800c74a:	3714      	adds	r7, #20
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b08a      	sub	sp, #40	; 0x28
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800c75c:	2300      	movs	r3, #0
 800c75e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	3301      	adds	r3, #1
 800c766:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800c768:	6a3b      	ldr	r3, [r7, #32]
 800c76a:	781b      	ldrb	r3, [r3, #0]
 800c76c:	2bff      	cmp	r3, #255	; 0xff
 800c76e:	d000      	beq.n	800c772 <PeerToPeer_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800c770:	e04a      	b.n	800c808 <PeerToPeer_Event_Handler+0xb4>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800c772:	6a3b      	ldr	r3, [r7, #32]
 800c774:	3302      	adds	r3, #2
 800c776:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800c778:	69fb      	ldr	r3, [r7, #28]
 800c77a:	881b      	ldrh	r3, [r3, #0]
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	461a      	mov	r2, r3
 800c780:	f640 4301 	movw	r3, #3073	; 0xc01
 800c784:	429a      	cmp	r2, r3
 800c786:	d000      	beq.n	800c78a <PeerToPeer_Event_Handler+0x36>
          break;
 800c788:	e03d      	b.n	800c806 <PeerToPeer_Event_Handler+0xb2>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800c78a:	69fb      	ldr	r3, [r7, #28]
 800c78c:	3302      	adds	r3, #2
 800c78e:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800c790:	69bb      	ldr	r3, [r7, #24]
 800c792:	885b      	ldrh	r3, [r3, #2]
 800c794:	b29b      	uxth	r3, r3
 800c796:	461a      	mov	r2, r3
 800c798:	4b1e      	ldr	r3, [pc, #120]	; (800c814 <PeerToPeer_Event_Handler+0xc0>)
 800c79a:	889b      	ldrh	r3, [r3, #4]
 800c79c:	3302      	adds	r3, #2
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d118      	bne.n	800c7d4 <PeerToPeer_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800c7a8:	69bb      	ldr	r3, [r7, #24]
 800c7aa:	7a1b      	ldrb	r3, [r3, #8]
 800c7ac:	f003 0301 	and.w	r3, r3, #1
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d007      	beq.n	800c7c4 <PeerToPeer_Event_Handler+0x70>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800c7b8:	f107 0308 	add.w	r3, r7, #8
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f7f4 fe87 	bl	80014d0 <P2PS_STM_App_Notification>
        break;
 800c7c2:	e01f      	b.n	800c804 <PeerToPeer_Event_Handler+0xb0>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800c7c8:	f107 0308 	add.w	r3, r7, #8
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7f4 fe7f 	bl	80014d0 <P2PS_STM_App_Notification>
        break;
 800c7d2:	e017      	b.n	800c804 <PeerToPeer_Event_Handler+0xb0>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800c7d4:	69bb      	ldr	r3, [r7, #24]
 800c7d6:	885b      	ldrh	r3, [r3, #2]
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	461a      	mov	r2, r3
 800c7dc:	4b0d      	ldr	r3, [pc, #52]	; (800c814 <PeerToPeer_Event_Handler+0xc0>)
 800c7de:	885b      	ldrh	r3, [r3, #2]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d10e      	bne.n	800c804 <PeerToPeer_Event_Handler+0xb0>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800c7e6:	2303      	movs	r3, #3
 800c7e8:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800c7ea:	69bb      	ldr	r3, [r7, #24]
 800c7ec:	88db      	ldrh	r3, [r3, #6]
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	b2db      	uxtb	r3, r3
 800c7f2:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	3308      	adds	r3, #8
 800c7f8:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);
 800c7fa:	f107 0308 	add.w	r3, r7, #8
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7f4 fe66 	bl	80014d0 <P2PS_STM_App_Notification>
        break;
 800c804:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800c806:	bf00      	nop
  }

  return(return_value);
 800c808:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800c80c:	4618      	mov	r0, r3
 800c80e:	3728      	adds	r7, #40	; 0x28
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}
 800c814:	2000039c 	.word	0x2000039c

0800c818 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b08a      	sub	sp, #40	; 0x28
 800c81c:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800c81e:	484a      	ldr	r0, [pc, #296]	; (800c948 <P2PS_STM_Init+0x130>)
 800c820:	f7fe fa30 	bl	800ac84 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800c824:	238f      	movs	r3, #143	; 0x8f
 800c826:	703b      	strb	r3, [r7, #0]
 800c828:	23e5      	movs	r3, #229	; 0xe5
 800c82a:	707b      	strb	r3, [r7, #1]
 800c82c:	23b3      	movs	r3, #179	; 0xb3
 800c82e:	70bb      	strb	r3, [r7, #2]
 800c830:	23d5      	movs	r3, #213	; 0xd5
 800c832:	70fb      	strb	r3, [r7, #3]
 800c834:	232e      	movs	r3, #46	; 0x2e
 800c836:	713b      	strb	r3, [r7, #4]
 800c838:	237f      	movs	r3, #127	; 0x7f
 800c83a:	717b      	strb	r3, [r7, #5]
 800c83c:	234a      	movs	r3, #74	; 0x4a
 800c83e:	71bb      	strb	r3, [r7, #6]
 800c840:	2398      	movs	r3, #152	; 0x98
 800c842:	71fb      	strb	r3, [r7, #7]
 800c844:	232a      	movs	r3, #42	; 0x2a
 800c846:	723b      	strb	r3, [r7, #8]
 800c848:	2348      	movs	r3, #72	; 0x48
 800c84a:	727b      	strb	r3, [r7, #9]
 800c84c:	237a      	movs	r3, #122	; 0x7a
 800c84e:	72bb      	strb	r3, [r7, #10]
 800c850:	23cc      	movs	r3, #204	; 0xcc
 800c852:	72fb      	strb	r3, [r7, #11]
 800c854:	2340      	movs	r3, #64	; 0x40
 800c856:	733b      	strb	r3, [r7, #12]
 800c858:	23fe      	movs	r3, #254	; 0xfe
 800c85a:	737b      	strb	r3, [r7, #13]
 800c85c:	2300      	movs	r3, #0
 800c85e:	73bb      	strb	r3, [r7, #14]
 800c860:	2300      	movs	r3, #0
 800c862:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800c864:	4639      	mov	r1, r7
 800c866:	4b39      	ldr	r3, [pc, #228]	; (800c94c <P2PS_STM_Init+0x134>)
 800c868:	9300      	str	r3, [sp, #0]
 800c86a:	2308      	movs	r3, #8
 800c86c:	2201      	movs	r2, #1
 800c86e:	2002      	movs	r0, #2
 800c870:	f7fe fe39 	bl	800b4e6 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800c874:	2319      	movs	r3, #25
 800c876:	703b      	strb	r3, [r7, #0]
 800c878:	23ed      	movs	r3, #237	; 0xed
 800c87a:	707b      	strb	r3, [r7, #1]
 800c87c:	2382      	movs	r3, #130	; 0x82
 800c87e:	70bb      	strb	r3, [r7, #2]
 800c880:	23ae      	movs	r3, #174	; 0xae
 800c882:	70fb      	strb	r3, [r7, #3]
 800c884:	23ed      	movs	r3, #237	; 0xed
 800c886:	713b      	strb	r3, [r7, #4]
 800c888:	2321      	movs	r3, #33	; 0x21
 800c88a:	717b      	strb	r3, [r7, #5]
 800c88c:	234c      	movs	r3, #76	; 0x4c
 800c88e:	71bb      	strb	r3, [r7, #6]
 800c890:	239d      	movs	r3, #157	; 0x9d
 800c892:	71fb      	strb	r3, [r7, #7]
 800c894:	2341      	movs	r3, #65	; 0x41
 800c896:	723b      	strb	r3, [r7, #8]
 800c898:	2345      	movs	r3, #69	; 0x45
 800c89a:	727b      	strb	r3, [r7, #9]
 800c89c:	2322      	movs	r3, #34	; 0x22
 800c89e:	72bb      	strb	r3, [r7, #10]
 800c8a0:	238e      	movs	r3, #142	; 0x8e
 800c8a2:	72fb      	strb	r3, [r7, #11]
 800c8a4:	2341      	movs	r3, #65	; 0x41
 800c8a6:	733b      	strb	r3, [r7, #12]
 800c8a8:	23fe      	movs	r3, #254	; 0xfe
 800c8aa:	737b      	strb	r3, [r7, #13]
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	73bb      	strb	r3, [r7, #14]
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800c8b4:	4b25      	ldr	r3, [pc, #148]	; (800c94c <P2PS_STM_Init+0x134>)
 800c8b6:	8818      	ldrh	r0, [r3, #0]
 800c8b8:	463a      	mov	r2, r7
 800c8ba:	4b25      	ldr	r3, [pc, #148]	; (800c950 <P2PS_STM_Init+0x138>)
 800c8bc:	9305      	str	r3, [sp, #20]
 800c8be:	2301      	movs	r3, #1
 800c8c0:	9304      	str	r3, [sp, #16]
 800c8c2:	230a      	movs	r3, #10
 800c8c4:	9303      	str	r3, [sp, #12]
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	9302      	str	r3, [sp, #8]
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	9301      	str	r3, [sp, #4]
 800c8ce:	2306      	movs	r3, #6
 800c8d0:	9300      	str	r3, [sp, #0]
 800c8d2:	2314      	movs	r3, #20
 800c8d4:	2102      	movs	r1, #2
 800c8d6:	f7fe feb5 	bl	800b644 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800c8da:	2319      	movs	r3, #25
 800c8dc:	703b      	strb	r3, [r7, #0]
 800c8de:	23ed      	movs	r3, #237	; 0xed
 800c8e0:	707b      	strb	r3, [r7, #1]
 800c8e2:	2382      	movs	r3, #130	; 0x82
 800c8e4:	70bb      	strb	r3, [r7, #2]
 800c8e6:	23ae      	movs	r3, #174	; 0xae
 800c8e8:	70fb      	strb	r3, [r7, #3]
 800c8ea:	23ed      	movs	r3, #237	; 0xed
 800c8ec:	713b      	strb	r3, [r7, #4]
 800c8ee:	2321      	movs	r3, #33	; 0x21
 800c8f0:	717b      	strb	r3, [r7, #5]
 800c8f2:	234c      	movs	r3, #76	; 0x4c
 800c8f4:	71bb      	strb	r3, [r7, #6]
 800c8f6:	239d      	movs	r3, #157	; 0x9d
 800c8f8:	71fb      	strb	r3, [r7, #7]
 800c8fa:	2341      	movs	r3, #65	; 0x41
 800c8fc:	723b      	strb	r3, [r7, #8]
 800c8fe:	2345      	movs	r3, #69	; 0x45
 800c900:	727b      	strb	r3, [r7, #9]
 800c902:	2322      	movs	r3, #34	; 0x22
 800c904:	72bb      	strb	r3, [r7, #10]
 800c906:	238e      	movs	r3, #142	; 0x8e
 800c908:	72fb      	strb	r3, [r7, #11]
 800c90a:	2342      	movs	r3, #66	; 0x42
 800c90c:	733b      	strb	r3, [r7, #12]
 800c90e:	23fe      	movs	r3, #254	; 0xfe
 800c910:	737b      	strb	r3, [r7, #13]
 800c912:	2300      	movs	r3, #0
 800c914:	73bb      	strb	r3, [r7, #14]
 800c916:	2300      	movs	r3, #0
 800c918:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800c91a:	4b0c      	ldr	r3, [pc, #48]	; (800c94c <P2PS_STM_Init+0x134>)
 800c91c:	8818      	ldrh	r0, [r3, #0]
 800c91e:	463a      	mov	r2, r7
 800c920:	4b0c      	ldr	r3, [pc, #48]	; (800c954 <P2PS_STM_Init+0x13c>)
 800c922:	9305      	str	r3, [sp, #20]
 800c924:	2301      	movs	r3, #1
 800c926:	9304      	str	r3, [sp, #16]
 800c928:	230a      	movs	r3, #10
 800c92a:	9303      	str	r3, [sp, #12]
 800c92c:	2301      	movs	r3, #1
 800c92e:	9302      	str	r3, [sp, #8]
 800c930:	2300      	movs	r3, #0
 800c932:	9301      	str	r3, [sp, #4]
 800c934:	2310      	movs	r3, #16
 800c936:	9300      	str	r3, [sp, #0]
 800c938:	2314      	movs	r3, #20
 800c93a:	2102      	movs	r1, #2
 800c93c:	f7fe fe82 	bl	800b644 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif


  return;
 800c940:	bf00      	nop
}
 800c942:	3710      	adds	r7, #16
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}
 800c948:	0800c755 	.word	0x0800c755
 800c94c:	2000039c 	.word	0x2000039c
 800c950:	2000039e 	.word	0x2000039e
 800c954:	200003a0 	.word	0x200003a0

0800c958 <P2PS_STM_App_Update_Int8>:

  return result;
}

tBleStatus P2PS_STM_App_Update_Int8(uint16_t UUID, uint8_t *pPayload, uint8_t num_bytes)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b086      	sub	sp, #24
 800c95c:	af02      	add	r7, sp, #8
 800c95e:	4603      	mov	r3, r0
 800c960:	6039      	str	r1, [r7, #0]
 800c962:	80fb      	strh	r3, [r7, #6]
 800c964:	4613      	mov	r3, r2
 800c966:	717b      	strb	r3, [r7, #5]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800c968:	2342      	movs	r3, #66	; 0x42
 800c96a:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800c96c:	88fb      	ldrh	r3, [r7, #6]
 800c96e:	f64f 6242 	movw	r2, #65090	; 0xfe42
 800c972:	4293      	cmp	r3, r2
 800c974:	d000      	beq.n	800c978 <P2PS_STM_App_Update_Int8+0x20>
                             (uint8_t *)  pPayload);

      break;

    default:
      break;
 800c976:	e00d      	b.n	800c994 <P2PS_STM_App_Update_Int8+0x3c>
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800c978:	4b09      	ldr	r3, [pc, #36]	; (800c9a0 <P2PS_STM_App_Update_Int8+0x48>)
 800c97a:	8818      	ldrh	r0, [r3, #0]
 800c97c:	4b08      	ldr	r3, [pc, #32]	; (800c9a0 <P2PS_STM_App_Update_Int8+0x48>)
 800c97e:	8899      	ldrh	r1, [r3, #4]
 800c980:	797a      	ldrb	r2, [r7, #5]
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	9300      	str	r3, [sp, #0]
 800c986:	4613      	mov	r3, r2
 800c988:	2200      	movs	r2, #0
 800c98a:	f7fe ff45 	bl	800b818 <aci_gatt_update_char_value>
 800c98e:	4603      	mov	r3, r0
 800c990:	73fb      	strb	r3, [r7, #15]
      break;
 800c992:	bf00      	nop
  }

  return result;
 800c994:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800c996:	4618      	mov	r0, r3
 800c998:	3710      	adds	r7, #16
 800c99a:	46bd      	mov	sp, r7
 800c99c:	bd80      	pop	{r7, pc}
 800c99e:	bf00      	nop
 800c9a0:	2000039c 	.word	0x2000039c

0800c9a4 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b086      	sub	sp, #24
 800c9a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9aa:	f3ef 8310 	mrs	r3, PRIMASK
 800c9ae:	60fb      	str	r3, [r7, #12]
  return(result);
 800c9b0:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800c9b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c9b4:	b672      	cpsid	i

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800c9b6:	1cbb      	adds	r3, r7, #2
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	4812      	ldr	r0, [pc, #72]	; (800ca04 <DbgTrace_TxCpltCallback+0x60>)
 800c9bc:	f000 fbd7 	bl	800d16e <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800c9c0:	1cbb      	adds	r3, r7, #2
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	480f      	ldr	r0, [pc, #60]	; (800ca04 <DbgTrace_TxCpltCallback+0x60>)
 800c9c6:	f000 fcc6 	bl	800d356 <CircularQueue_Sense>
 800c9ca:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d00b      	beq.n	800c9ea <DbgTrace_TxCpltCallback+0x46>
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800c9dc:	887b      	ldrh	r3, [r7, #2]
 800c9de:	4a0a      	ldr	r2, [pc, #40]	; (800ca08 <DbgTrace_TxCpltCallback+0x64>)
 800c9e0:	4619      	mov	r1, r3
 800c9e2:	6938      	ldr	r0, [r7, #16]
 800c9e4:	f7f5 fa1c 	bl	8001e20 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800c9e8:	e007      	b.n	800c9fa <DbgTrace_TxCpltCallback+0x56>
    DbgTracePeripheralReady = SET;
 800c9ea:	4b08      	ldr	r3, [pc, #32]	; (800ca0c <DbgTrace_TxCpltCallback+0x68>)
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	701a      	strb	r2, [r3, #0]
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	607b      	str	r3, [r7, #4]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f383 8810 	msr	PRIMASK, r3
}
 800c9fa:	bf00      	nop
 800c9fc:	3718      	adds	r7, #24
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}
 800ca02:	bf00      	nop
 800ca04:	2000045c 	.word	0x2000045c
 800ca08:	0800c9a5 	.word	0x0800c9a5
 800ca0c:	2000001d 	.word	0x2000001d

0800ca10 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b082      	sub	sp, #8
 800ca14:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800ca16:	f7f5 f9fc 	bl	8001e12 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800ca1a:	2302      	movs	r3, #2
 800ca1c:	9300      	str	r3, [sp, #0]
 800ca1e:	2300      	movs	r3, #0
 800ca20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ca24:	4903      	ldr	r1, [pc, #12]	; (800ca34 <DbgTraceInit+0x24>)
 800ca26:	4804      	ldr	r0, [pc, #16]	; (800ca38 <DbgTraceInit+0x28>)
 800ca28:	f000 f948 	bl	800ccbc <CircularQueue_Init>
#endif 
#endif
  return;
 800ca2c:	bf00      	nop
}
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	bd80      	pop	{r7, pc}
 800ca32:	bf00      	nop
 800ca34:	2000047c 	.word	0x2000047c
 800ca38:	2000045c 	.word	0x2000045c

0800ca3c <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	68b9      	ldr	r1, [r7, #8]
 800ca4c:	68f8      	ldr	r0, [r7, #12]
 800ca4e:	f000 f805 	bl	800ca5c <DbgTraceWrite>
 800ca52:	4603      	mov	r3, r0
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b08a      	sub	sp, #40	; 0x28
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	60f8      	str	r0, [r7, #12]
 800ca64:	60b9      	str	r1, [r7, #8]
 800ca66:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca6c:	f3ef 8310 	mrs	r3, PRIMASK
 800ca70:	61bb      	str	r3, [r7, #24]
  return(result);
 800ca72:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800ca74:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7c:	d102      	bne.n	800ca84 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	627b      	str	r3, [r7, #36]	; 0x24
 800ca82:	e034      	b.n	800caee <DbgTraceWrite+0x92>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2b01      	cmp	r3, #1
 800ca88:	d006      	beq.n	800ca98 <DbgTraceWrite+0x3c>
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	2b02      	cmp	r3, #2
 800ca8e:	d003      	beq.n	800ca98 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800ca90:	f04f 33ff 	mov.w	r3, #4294967295
 800ca94:	627b      	str	r3, [r7, #36]	; 0x24
 800ca96:	e02a      	b.n	800caee <DbgTraceWrite+0x92>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d027      	beq.n	800caee <DbgTraceWrite+0x92>
  {
    chars_written = bufSize;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800caa2:	b672      	cpsid	i
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	b29a      	uxth	r2, r3
 800caa8:	2301      	movs	r3, #1
 800caaa:	68b9      	ldr	r1, [r7, #8]
 800caac:	4812      	ldr	r0, [pc, #72]	; (800caf8 <DbgTraceWrite+0x9c>)
 800caae:	f000 f937 	bl	800cd20 <CircularQueue_Add>
 800cab2:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800cab4:	69fb      	ldr	r3, [r7, #28]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d014      	beq.n	800cae4 <DbgTraceWrite+0x88>
 800caba:	4b10      	ldr	r3, [pc, #64]	; (800cafc <DbgTraceWrite+0xa0>)
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d00f      	beq.n	800cae4 <DbgTraceWrite+0x88>
    {
      DbgTracePeripheralReady = RESET;
 800cac4:	4b0d      	ldr	r3, [pc, #52]	; (800cafc <DbgTraceWrite+0xa0>)
 800cac6:	2200      	movs	r2, #0
 800cac8:	701a      	strb	r2, [r3, #0]
 800caca:	6a3b      	ldr	r3, [r7, #32]
 800cacc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cace:	697b      	ldr	r3, [r7, #20]
 800cad0:	f383 8810 	msr	PRIMASK, r3
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	4a09      	ldr	r2, [pc, #36]	; (800cb00 <DbgTraceWrite+0xa4>)
 800cada:	4619      	mov	r1, r3
 800cadc:	69f8      	ldr	r0, [r7, #28]
 800cade:	f7f5 f99f 	bl	8001e20 <DbgOutputTraces>
 800cae2:	e004      	b.n	800caee <DbgTraceWrite+0x92>
 800cae4:	6a3b      	ldr	r3, [r7, #32]
 800cae6:	613b      	str	r3, [r7, #16]
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	f383 8810 	msr	PRIMASK, r3
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800caee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3728      	adds	r7, #40	; 0x28
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}
 800caf8:	2000045c 	.word	0x2000045c
 800cafc:	2000001d 	.word	0x2000001d
 800cb00:	0800c9a5 	.word	0x0800c9a5

0800cb04 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800cb04:	b480      	push	{r7}
 800cb06:	b085      	sub	sp, #20
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800cb0e:	4b0f      	ldr	r3, [pc, #60]	; (800cb4c <OTP_Read+0x48>)
 800cb10:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800cb12:	e002      	b.n	800cb1a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	3b08      	subs	r3, #8
 800cb18:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	3307      	adds	r3, #7
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	79fa      	ldrb	r2, [r7, #7]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d003      	beq.n	800cb2e <OTP_Read+0x2a>
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	4a09      	ldr	r2, [pc, #36]	; (800cb50 <OTP_Read+0x4c>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d1f2      	bne.n	800cb14 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	3307      	adds	r3, #7
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	79fa      	ldrb	r2, [r7, #7]
 800cb36:	429a      	cmp	r2, r3
 800cb38:	d001      	beq.n	800cb3e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
}
 800cb40:	4618      	mov	r0, r3
 800cb42:	3714      	adds	r7, #20
 800cb44:	46bd      	mov	sp, r7
 800cb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb4a:	4770      	bx	lr
 800cb4c:	1fff73f8 	.word	0x1fff73f8
 800cb50:	1fff7000 	.word	0x1fff7000

0800cb54 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b083      	sub	sp, #12
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	687a      	ldr	r2, [r7, #4]
 800cb66:	605a      	str	r2, [r3, #4]
}
 800cb68:	bf00      	nop
 800cb6a:	370c      	adds	r7, #12
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b087      	sub	sp, #28
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb7c:	f3ef 8310 	mrs	r3, PRIMASK
 800cb80:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb82:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb86:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d102      	bne.n	800cb98 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 800cb92:	2301      	movs	r3, #1
 800cb94:	75fb      	strb	r3, [r7, #23]
 800cb96:	e001      	b.n	800cb9c <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	75fb      	strb	r3, [r7, #23]
 800cb9c:	693b      	ldr	r3, [r7, #16]
 800cb9e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800cba6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	371c      	adds	r7, #28
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr

0800cbb4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b087      	sub	sp, #28
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
 800cbbc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbbe:	f3ef 8310 	mrs	r3, PRIMASK
 800cbc2:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cbc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbc8:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681a      	ldr	r2, [r3, #0]
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	687a      	ldr	r2, [r7, #4]
 800cbd6:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	683a      	ldr	r2, [r7, #0]
 800cbdc:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	605a      	str	r2, [r3, #4]
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cbf0:	bf00      	nop
 800cbf2:	371c      	adds	r7, #28
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfa:	4770      	bx	lr

0800cbfc <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b087      	sub	sp, #28
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc06:	f3ef 8310 	mrs	r3, PRIMASK
 800cc0a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc0c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cc0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc10:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	685a      	ldr	r2, [r3, #4]
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	683a      	ldr	r2, [r7, #0]
 800cc24:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	683a      	ldr	r2, [r7, #0]
 800cc2c:	601a      	str	r2, [r3, #0]
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc32:	693b      	ldr	r3, [r7, #16]
 800cc34:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc38:	bf00      	nop
 800cc3a:	371c      	adds	r7, #28
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc42:	4770      	bx	lr

0800cc44 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b087      	sub	sp, #28
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc4c:	f3ef 8310 	mrs	r3, PRIMASK
 800cc50:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc52:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cc54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc56:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	6812      	ldr	r2, [r2, #0]
 800cc60:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	687a      	ldr	r2, [r7, #4]
 800cc68:	6852      	ldr	r2, [r2, #4]
 800cc6a:	605a      	str	r2, [r3, #4]
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc70:	693b      	ldr	r3, [r7, #16]
 800cc72:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc76:	bf00      	nop
 800cc78:	371c      	adds	r7, #28
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc80:	4770      	bx	lr

0800cc82 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b086      	sub	sp, #24
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	6078      	str	r0, [r7, #4]
 800cc8a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc8c:	f3ef 8310 	mrs	r3, PRIMASK
 800cc90:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc92:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cc94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc96:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681a      	ldr	r2, [r3, #0]
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4618      	mov	r0, r3
 800cca6:	f7ff ffcd 	bl	800cc44 <LST_remove_node>
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ccb4:	bf00      	nop
 800ccb6:	3718      	adds	r7, #24
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}

0800ccbc <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b085      	sub	sp, #20
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	60f8      	str	r0, [r7, #12]
 800ccc4:	60b9      	str	r1, [r7, #8]
 800ccc6:	607a      	str	r2, [r7, #4]
 800ccc8:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	68ba      	ldr	r2, [r7, #8]
 800ccce:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	2200      	movs	r2, #0
 800cce0:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2200      	movs	r2, #0
 800cce6:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	687a      	ldr	r2, [r7, #4]
 800ccec:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	887a      	ldrh	r2, [r7, #2]
 800ccf2:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	7e3a      	ldrb	r2, [r7, #24]
 800ccf8:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800ccfa:	7e3b      	ldrb	r3, [r7, #24]
 800ccfc:	f003 0302 	and.w	r3, r3, #2
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d006      	beq.n	800cd12 <CircularQueue_Init+0x56>
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	891b      	ldrh	r3, [r3, #8]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d002      	beq.n	800cd12 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800cd0c:	f04f 33ff 	mov.w	r3, #4294967295
 800cd10:	e000      	b.n	800cd14 <CircularQueue_Init+0x58>
  }
  return 0;
 800cd12:	2300      	movs	r3, #0
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3714      	adds	r7, #20
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1e:	4770      	bx	lr

0800cd20 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b08e      	sub	sp, #56	; 0x38
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	60f8      	str	r0, [r7, #12]
 800cd28:	60b9      	str	r1, [r7, #8]
 800cd2a:	603b      	str	r3, [r7, #0]
 800cd2c:	4613      	mov	r3, r2
 800cd2e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800cd30:	2300      	movs	r3, #0
 800cd32:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800cd34:	2300      	movs	r3, #0
 800cd36:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800cd38:	2300      	movs	r3, #0
 800cd3a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	62bb      	str	r3, [r7, #40]	; 0x28
 800cd40:	2300      	movs	r3, #0
 800cd42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800cd44:	2300      	movs	r3, #0
 800cd46:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800cd48:	2300      	movs	r3, #0
 800cd4a:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	891b      	ldrh	r3, [r3, #8]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <CircularQueue_Add+0x38>
 800cd54:	2302      	movs	r3, #2
 800cd56:	e000      	b.n	800cd5a <CircularQueue_Add+0x3a>
 800cd58:	2300      	movs	r3, #0
 800cd5a:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	695b      	ldr	r3, [r3, #20]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d02a      	beq.n	800cdba <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	891b      	ldrh	r3, [r3, #8]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d123      	bne.n	800cdb4 <CircularQueue_Add+0x94>
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	691b      	ldr	r3, [r3, #16]
 800cd74:	4413      	add	r3, r2
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	b29a      	uxth	r2, r3
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	6819      	ldr	r1, [r3, #0]
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	1c58      	adds	r0, r3, #1
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	4298      	cmp	r0, r3
 800cd8a:	d306      	bcc.n	800cd9a <CircularQueue_Add+0x7a>
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	6918      	ldr	r0, [r3, #16]
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	685b      	ldr	r3, [r3, #4]
 800cd94:	1ac3      	subs	r3, r0, r3
 800cd96:	3301      	adds	r3, #1
 800cd98:	e002      	b.n	800cda0 <CircularQueue_Add+0x80>
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	691b      	ldr	r3, [r3, #16]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	440b      	add	r3, r1
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	021b      	lsls	r3, r3, #8
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	4413      	add	r3, r2
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	3302      	adds	r3, #2
 800cdb0:	b29b      	uxth	r3, r3
 800cdb2:	e001      	b.n	800cdb8 <CircularQueue_Add+0x98>
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	891b      	ldrh	r3, [r3, #8]
 800cdb8:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	891b      	ldrh	r3, [r3, #8]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d002      	beq.n	800cdc8 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	891b      	ldrh	r3, [r3, #8]
 800cdc6:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	691a      	ldr	r2, [r3, #16]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	68db      	ldr	r3, [r3, #12]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d307      	bcc.n	800cde4 <CircularQueue_Add+0xc4>
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	685a      	ldr	r2, [r3, #4]
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	6919      	ldr	r1, [r3, #16]
 800cddc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cdde:	440b      	add	r3, r1
 800cde0:	1ad3      	subs	r3, r2, r3
 800cde2:	e000      	b.n	800cde6 <CircularQueue_Add+0xc6>
 800cde4:	2300      	movs	r3, #0
 800cde6:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800cde8:	88fa      	ldrh	r2, [r7, #6]
 800cdea:	7ffb      	ldrb	r3, [r7, #31]
 800cdec:	4413      	add	r3, r2
 800cdee:	461a      	mov	r2, r3
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	fb03 f302 	mul.w	r3, r3, r2
 800cdf6:	69ba      	ldr	r2, [r7, #24]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d80b      	bhi.n	800ce14 <CircularQueue_Add+0xf4>
 800cdfc:	88fa      	ldrh	r2, [r7, #6]
 800cdfe:	7ffb      	ldrb	r3, [r7, #31]
 800ce00:	4413      	add	r3, r2
 800ce02:	461a      	mov	r2, r3
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce0a:	fb02 f201 	mul.w	r2, r2, r1
 800ce0e:	1a9b      	subs	r3, r3, r2
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	e000      	b.n	800ce16 <CircularQueue_Add+0xf6>
 800ce14:	2300      	movs	r3, #0
 800ce16:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800ce18:	7dfa      	ldrb	r2, [r7, #23]
 800ce1a:	7ffb      	ldrb	r3, [r7, #31]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	bf8c      	ite	hi
 800ce20:	2301      	movhi	r3, #1
 800ce22:	2300      	movls	r3, #0
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800ce28:	7fbb      	ldrb	r3, [r7, #30]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d008      	beq.n	800ce40 <CircularQueue_Add+0x120>
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	7f1b      	ldrb	r3, [r3, #28]
 800ce32:	f003 0301 	and.w	r3, r3, #1
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d002      	beq.n	800ce40 <CircularQueue_Add+0x120>
 800ce3a:	7dfb      	ldrb	r3, [r7, #23]
 800ce3c:	b29b      	uxth	r3, r3
 800ce3e:	e000      	b.n	800ce42 <CircularQueue_Add+0x122>
 800ce40:	8bbb      	ldrh	r3, [r7, #28]
 800ce42:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800ce44:	7fbb      	ldrb	r3, [r7, #30]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d008      	beq.n	800ce5c <CircularQueue_Add+0x13c>
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	7f1b      	ldrb	r3, [r3, #28]
 800ce4e:	f003 0302 	and.w	r3, r3, #2
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d002      	beq.n	800ce5c <CircularQueue_Add+0x13c>
 800ce56:	7ffb      	ldrb	r3, [r7, #31]
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	e000      	b.n	800ce5e <CircularQueue_Add+0x13e>
 800ce5c:	8bbb      	ldrh	r3, [r7, #28]
 800ce5e:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800ce60:	88fb      	ldrh	r3, [r7, #6]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	f000 817e 	beq.w	800d164 <CircularQueue_Add+0x444>
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	695a      	ldr	r2, [r3, #20]
 800ce6c:	88f9      	ldrh	r1, [r7, #6]
 800ce6e:	7ffb      	ldrb	r3, [r7, #31]
 800ce70:	440b      	add	r3, r1
 800ce72:	4619      	mov	r1, r3
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	fb03 f301 	mul.w	r3, r3, r1
 800ce7a:	441a      	add	r2, r3
 800ce7c:	8bbb      	ldrh	r3, [r7, #28]
 800ce7e:	441a      	add	r2, r3
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	685b      	ldr	r3, [r3, #4]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	f200 816d 	bhi.w	800d164 <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ce8e:	e14a      	b.n	800d126 <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	691a      	ldr	r2, [r3, #16]
 800ce94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce96:	441a      	add	r2, r3
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	d307      	bcc.n	800ceb0 <CircularQueue_Add+0x190>
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	691a      	ldr	r2, [r3, #16]
 800cea4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cea6:	441a      	add	r2, r3
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	685b      	ldr	r3, [r3, #4]
 800ceac:	1ad3      	subs	r3, r2, r3
 800ceae:	e003      	b.n	800ceb8 <CircularQueue_Add+0x198>
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	691a      	ldr	r2, [r3, #16]
 800ceb4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ceb6:	4413      	add	r3, r2
 800ceb8:	68fa      	ldr	r2, [r7, #12]
 800ceba:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	691b      	ldr	r3, [r3, #16]
 800cec0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	891b      	ldrh	r3, [r3, #8]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d130      	bne.n	800cf2c <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	681a      	ldr	r2, [r3, #0]
 800cece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ced0:	1c59      	adds	r1, r3, #1
 800ced2:	6339      	str	r1, [r7, #48]	; 0x30
 800ced4:	4413      	add	r3, r2
 800ced6:	88fa      	ldrh	r2, [r7, #6]
 800ced8:	b2d2      	uxtb	r2, r2
 800ceda:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d304      	bcc.n	800cef0 <CircularQueue_Add+0x1d0>
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	685b      	ldr	r3, [r3, #4]
 800ceea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ceec:	1ad3      	subs	r3, r2, r3
 800ceee:	e000      	b.n	800cef2 <CircularQueue_Add+0x1d2>
 800cef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cef2:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800cef4:	88fb      	ldrh	r3, [r7, #6]
 800cef6:	0a1b      	lsrs	r3, r3, #8
 800cef8:	b298      	uxth	r0, r3
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf00:	1c59      	adds	r1, r3, #1
 800cf02:	6339      	str	r1, [r7, #48]	; 0x30
 800cf04:	4413      	add	r3, r2
 800cf06:	b2c2      	uxtb	r2, r0
 800cf08:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d304      	bcc.n	800cf1e <CircularQueue_Add+0x1fe>
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf1a:	1ad3      	subs	r3, r2, r3
 800cf1c:	e000      	b.n	800cf20 <CircularQueue_Add+0x200>
 800cf1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf20:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	695b      	ldr	r3, [r3, #20]
 800cf26:	1c9a      	adds	r2, r3, #2
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800cf2c:	88fa      	ldrh	r2, [r7, #6]
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6859      	ldr	r1, [r3, #4]
 800cf32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf34:	1acb      	subs	r3, r1, r3
 800cf36:	4293      	cmp	r3, r2
 800cf38:	bf28      	it	cs
 800cf3a:	4613      	movcs	r3, r2
 800cf3c:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800cf3e:	88fb      	ldrh	r3, [r7, #6]
 800cf40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d007      	beq.n	800cf56 <CircularQueue_Add+0x236>
 800cf46:	88fb      	ldrh	r3, [r7, #6]
 800cf48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d225      	bcs.n	800cf9a <CircularQueue_Add+0x27a>
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	7f1b      	ldrb	r3, [r3, #28]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d121      	bne.n	800cf9a <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681a      	ldr	r2, [r3, #0]
 800cf5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf5c:	18d0      	adds	r0, r2, r3
 800cf5e:	88fb      	ldrh	r3, [r7, #6]
 800cf60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf62:	fb02 f303 	mul.w	r3, r2, r3
 800cf66:	68ba      	ldr	r2, [r7, #8]
 800cf68:	4413      	add	r3, r2
 800cf6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	f004 fccd 	bl	801190c <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	695a      	ldr	r2, [r3, #20]
 800cf76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf78:	441a      	add	r2, r3
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800cf7e:	2300      	movs	r3, #0
 800cf80:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800cf82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf84:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800cf86:	88fa      	ldrh	r2, [r7, #6]
 800cf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf8a:	1ad3      	subs	r3, r2, r3
 800cf8c:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800cf8e:	7ffb      	ldrb	r3, [r7, #31]
 800cf90:	b29a      	uxth	r2, r3
 800cf92:	88fb      	ldrh	r3, [r7, #6]
 800cf94:	4413      	add	r3, r2
 800cf96:	86fb      	strh	r3, [r7, #54]	; 0x36
 800cf98:	e0a4      	b.n	800d0e4 <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800cf9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	f000 80a1 	beq.w	800d0e4 <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	7f1b      	ldrb	r3, [r3, #28]
 800cfa6:	f003 0301 	and.w	r3, r3, #1
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d03a      	beq.n	800d024 <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	891b      	ldrh	r3, [r3, #8]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d10d      	bne.n	800cfd2 <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681a      	ldr	r2, [r3, #0]
 800cfba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfbc:	3b02      	subs	r3, #2
 800cfbe:	4413      	add	r3, r2
 800cfc0:	22ff      	movs	r2, #255	; 0xff
 800cfc2:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	681a      	ldr	r2, [r3, #0]
 800cfc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	4413      	add	r3, r2
 800cfce:	22ff      	movs	r2, #255	; 0xff
 800cfd0:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	695a      	ldr	r2, [r3, #20]
 800cfd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd8:	441a      	add	r2, r3
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800cfde:	2300      	movs	r3, #0
 800cfe0:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800cfe2:	88fb      	ldrh	r3, [r7, #6]
 800cfe4:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	891b      	ldrh	r3, [r3, #8]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d16f      	bne.n	800d0d2 <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff8:	1c59      	adds	r1, r3, #1
 800cffa:	6339      	str	r1, [r7, #48]	; 0x30
 800cffc:	4413      	add	r3, r2
 800cffe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d000:	b2d2      	uxtb	r2, r2
 800d002:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800d004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d006:	0a18      	lsrs	r0, r3, #8
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	681a      	ldr	r2, [r3, #0]
 800d00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d00e:	1c59      	adds	r1, r3, #1
 800d010:	6339      	str	r1, [r7, #48]	; 0x30
 800d012:	4413      	add	r3, r2
 800d014:	b2c2      	uxtb	r2, r0
 800d016:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	695b      	ldr	r3, [r3, #20]
 800d01c:	1c9a      	adds	r2, r3, #2
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	615a      	str	r2, [r3, #20]
 800d022:	e056      	b.n	800d0d2 <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	7f1b      	ldrb	r3, [r3, #28]
 800d028:	f003 0302 	and.w	r3, r3, #2
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d050      	beq.n	800d0d2 <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	891b      	ldrh	r3, [r3, #8]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d14a      	bne.n	800d0ce <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681a      	ldr	r2, [r3, #0]
 800d03c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d03e:	3b02      	subs	r3, #2
 800d040:	4413      	add	r3, r2
 800d042:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d044:	b2d2      	uxtb	r2, r2
 800d046:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800d048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d04a:	0a19      	lsrs	r1, r3, #8
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	681a      	ldr	r2, [r3, #0]
 800d050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d052:	3b01      	subs	r3, #1
 800d054:	4413      	add	r3, r2
 800d056:	b2ca      	uxtb	r2, r1
 800d058:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681a      	ldr	r2, [r3, #0]
 800d05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d060:	18d0      	adds	r0, r2, r3
 800d062:	88fb      	ldrh	r3, [r7, #6]
 800d064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d066:	fb02 f303 	mul.w	r3, r2, r3
 800d06a:	68ba      	ldr	r2, [r7, #8]
 800d06c:	4413      	add	r3, r2
 800d06e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d070:	4619      	mov	r1, r3
 800d072:	f004 fc4b 	bl	801190c <memcpy>
             q->byteCount += NbBytesToCopy; 
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	695a      	ldr	r2, [r3, #20]
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	441a      	add	r2, r3
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800d082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d084:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800d086:	88fa      	ldrh	r2, [r7, #6]
 800d088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08a:	1ad3      	subs	r3, r2, r3
 800d08c:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	699b      	ldr	r3, [r3, #24]
 800d092:	1c5a      	adds	r2, r3, #1
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800d098:	2300      	movs	r3, #0
 800d09a:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681a      	ldr	r2, [r3, #0]
 800d0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0a2:	1c59      	adds	r1, r3, #1
 800d0a4:	6339      	str	r1, [r7, #48]	; 0x30
 800d0a6:	4413      	add	r3, r2
 800d0a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0aa:	b2d2      	uxtb	r2, r2
 800d0ac:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800d0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0b0:	0a18      	lsrs	r0, r3, #8
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	681a      	ldr	r2, [r3, #0]
 800d0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0b8:	1c59      	adds	r1, r3, #1
 800d0ba:	6339      	str	r1, [r7, #48]	; 0x30
 800d0bc:	4413      	add	r3, r2
 800d0be:	b2c2      	uxtb	r2, r0
 800d0c0:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	695b      	ldr	r3, [r3, #20]
 800d0c6:	1c9a      	adds	r2, r3, #2
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	615a      	str	r2, [r3, #20]
 800d0cc:	e001      	b.n	800d0d2 <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	e049      	b.n	800d166 <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800d0d2:	7ffb      	ldrb	r3, [r7, #31]
 800d0d4:	b29a      	uxth	r2, r3
 800d0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0d8:	b29b      	uxth	r3, r3
 800d0da:	4413      	add	r3, r2
 800d0dc:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800d0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d015      	beq.n	800d116 <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0f0:	18d0      	adds	r0, r2, r3
 800d0f2:	88fb      	ldrh	r3, [r7, #6]
 800d0f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d0f6:	fb02 f203 	mul.w	r2, r2, r3
 800d0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fc:	4413      	add	r3, r2
 800d0fe:	68ba      	ldr	r2, [r7, #8]
 800d100:	4413      	add	r3, r2
 800d102:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d104:	4619      	mov	r1, r3
 800d106:	f004 fc01 	bl	801190c <memcpy>
        q->byteCount += NbBytesToCopy;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	695a      	ldr	r2, [r3, #20]
 800d10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d110:	441a      	add	r2, r3
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	699b      	ldr	r3, [r3, #24]
 800d11a:	1c5a      	adds	r2, r3, #1
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800d120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d122:	3301      	adds	r3, #1
 800d124:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d126:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	429a      	cmp	r2, r3
 800d12c:	f4ff aeb0 	bcc.w	800ce90 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681a      	ldr	r2, [r3, #0]
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	6919      	ldr	r1, [r3, #16]
 800d138:	7ffb      	ldrb	r3, [r7, #31]
 800d13a:	4419      	add	r1, r3
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	685b      	ldr	r3, [r3, #4]
 800d140:	4299      	cmp	r1, r3
 800d142:	d307      	bcc.n	800d154 <CircularQueue_Add+0x434>
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	6919      	ldr	r1, [r3, #16]
 800d148:	7ffb      	ldrb	r3, [r7, #31]
 800d14a:	4419      	add	r1, r3
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	1acb      	subs	r3, r1, r3
 800d152:	e003      	b.n	800d15c <CircularQueue_Add+0x43c>
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	6919      	ldr	r1, [r3, #16]
 800d158:	7ffb      	ldrb	r3, [r7, #31]
 800d15a:	440b      	add	r3, r1
 800d15c:	4413      	add	r3, r2
 800d15e:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800d160:	6a3b      	ldr	r3, [r7, #32]
 800d162:	e000      	b.n	800d166 <CircularQueue_Add+0x446>
    return NULL;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3738      	adds	r7, #56	; 0x38
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}

0800d16e <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed  
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800d16e:	b480      	push	{r7}
 800d170:	b085      	sub	sp, #20
 800d172:	af00      	add	r7, sp, #0
 800d174:	6078      	str	r0, [r7, #4]
 800d176:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800d178:	2300      	movs	r3, #0
 800d17a:	72fb      	strb	r3, [r7, #11]
  uint8_t* ptr= NULL;
 800d17c:	2300      	movs	r3, #0
 800d17e:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	891b      	ldrh	r3, [r3, #8]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d101      	bne.n	800d18c <CircularQueue_Remove+0x1e>
 800d188:	2302      	movs	r3, #2
 800d18a:	e000      	b.n	800d18e <CircularQueue_Remove+0x20>
 800d18c:	2300      	movs	r3, #0
 800d18e:	72fb      	strb	r3, [r7, #11]
  *elementSize = 0;
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	2200      	movs	r2, #0
 800d194:	801a      	strh	r2, [r3, #0]
  if (q->byteCount > 0) 
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	695b      	ldr	r3, [r3, #20]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	f000 80d4 	beq.w	800d348 <CircularQueue_Remove+0x1da>
  {
    /* retreive element Size */
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	891b      	ldrh	r3, [r3, #8]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d121      	bne.n	800d1ec <CircularQueue_Remove+0x7e>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681a      	ldr	r2, [r3, #0]
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	68db      	ldr	r3, [r3, #12]
 800d1b0:	4413      	add	r3, r2
 800d1b2:	781b      	ldrb	r3, [r3, #0]
 800d1b4:	b29a      	uxth	r2, r3
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6819      	ldr	r1, [r3, #0]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	68db      	ldr	r3, [r3, #12]
 800d1be:	1c58      	adds	r0, r3, #1
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	4298      	cmp	r0, r3
 800d1c6:	d306      	bcc.n	800d1d6 <CircularQueue_Remove+0x68>
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	68d8      	ldr	r0, [r3, #12]
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	1ac3      	subs	r3, r0, r3
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	e002      	b.n	800d1dc <CircularQueue_Remove+0x6e>
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	68db      	ldr	r3, [r3, #12]
 800d1da:	3301      	adds	r3, #1
 800d1dc:	440b      	add	r3, r1
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	021b      	lsls	r3, r3, #8
 800d1e4:	b29b      	uxth	r3, r3
 800d1e6:	4413      	add	r3, r2
 800d1e8:	b29b      	uxth	r3, r3
 800d1ea:	e001      	b.n	800d1f0 <CircularQueue_Remove+0x82>
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	891b      	ldrh	r3, [r3, #8]
 800d1f0:	683a      	ldr	r2, [r7, #0]
 800d1f2:	8013      	strh	r3, [r2, #0]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	7f1b      	ldrb	r3, [r3, #28]
 800d1f8:	f003 0301 	and.w	r3, r3, #1
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d059      	beq.n	800d2b4 <CircularQueue_Remove+0x146>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	7f1b      	ldrb	r3, [r3, #28]
 800d204:	f003 0302 	and.w	r3, r3, #2
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d153      	bne.n	800d2b4 <CircularQueue_Remove+0x146>
     {
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	881b      	ldrh	r3, [r3, #0]
 800d210:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d214:	4293      	cmp	r3, r2
 800d216:	d103      	bne.n	800d220 <CircularQueue_Remove+0xb2>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	891b      	ldrh	r3, [r3, #8]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d012      	beq.n	800d246 <CircularQueue_Remove+0xd8>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	68da      	ldr	r2, [r3, #12]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	691b      	ldr	r3, [r3, #16]
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800d228:	429a      	cmp	r2, r3
 800d22a:	d943      	bls.n	800d2b4 <CircularQueue_Remove+0x146>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	891b      	ldrh	r3, [r3, #8]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d03f      	beq.n	800d2b4 <CircularQueue_Remove+0x146>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	685a      	ldr	r2, [r3, #4]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	68db      	ldr	r3, [r3, #12]
 800d23c:	1ad3      	subs	r3, r2, r3
 800d23e:	687a      	ldr	r2, [r7, #4]
 800d240:	8912      	ldrh	r2, [r2, #8]
 800d242:	4293      	cmp	r3, r2
 800d244:	d236      	bcs.n	800d2b4 <CircularQueue_Remove+0x146>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	695a      	ldr	r2, [r3, #20]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	68d9      	ldr	r1, [r3, #12]
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	685b      	ldr	r3, [r3, #4]
 800d252:	1acb      	subs	r3, r1, r3
 800d254:	441a      	add	r2, r3
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2200      	movs	r2, #0
 800d25e:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	891b      	ldrh	r3, [r3, #8]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d121      	bne.n	800d2ac <CircularQueue_Remove+0x13e>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681a      	ldr	r2, [r3, #0]
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	68db      	ldr	r3, [r3, #12]
 800d270:	4413      	add	r3, r2
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	b29a      	uxth	r2, r3
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6819      	ldr	r1, [r3, #0]
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	68db      	ldr	r3, [r3, #12]
 800d27e:	1c58      	adds	r0, r3, #1
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	4298      	cmp	r0, r3
 800d286:	d306      	bcc.n	800d296 <CircularQueue_Remove+0x128>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	68d8      	ldr	r0, [r3, #12]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	1ac3      	subs	r3, r0, r3
 800d292:	3301      	adds	r3, #1
 800d294:	e002      	b.n	800d29c <CircularQueue_Remove+0x12e>
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	3301      	adds	r3, #1
 800d29c:	440b      	add	r3, r1
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	b29b      	uxth	r3, r3
 800d2a2:	021b      	lsls	r3, r3, #8
 800d2a4:	b29b      	uxth	r3, r3
 800d2a6:	4413      	add	r3, r2
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	e001      	b.n	800d2b0 <CircularQueue_Remove+0x142>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	891b      	ldrh	r3, [r3, #8]
 800d2b0:	683a      	ldr	r2, [r7, #0]
 800d2b2:	8013      	strh	r3, [r2, #0]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	68d9      	ldr	r1, [r3, #12]
 800d2bc:	7afb      	ldrb	r3, [r7, #11]
 800d2be:	4419      	add	r1, r3
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	685b      	ldr	r3, [r3, #4]
 800d2c4:	4299      	cmp	r1, r3
 800d2c6:	d307      	bcc.n	800d2d8 <CircularQueue_Remove+0x16a>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	68d9      	ldr	r1, [r3, #12]
 800d2cc:	7afb      	ldrb	r3, [r7, #11]
 800d2ce:	4419      	add	r1, r3
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	1acb      	subs	r3, r1, r3
 800d2d6:	e003      	b.n	800d2e0 <CircularQueue_Remove+0x172>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	68d9      	ldr	r1, [r3, #12]
 800d2dc:	7afb      	ldrb	r3, [r7, #11]
 800d2de:	440b      	add	r3, r1
 800d2e0:	4413      	add	r3, r2
 800d2e2:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (*elementSize + elemSizeStorageRoom) ;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	695b      	ldr	r3, [r3, #20]
 800d2e8:	683a      	ldr	r2, [r7, #0]
 800d2ea:	8812      	ldrh	r2, [r2, #0]
 800d2ec:	4611      	mov	r1, r2
 800d2ee:	7afa      	ldrb	r2, [r7, #11]
 800d2f0:	440a      	add	r2, r1
 800d2f2:	1a9a      	subs	r2, r3, r2
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	695b      	ldr	r3, [r3, #20]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d01e      	beq.n	800d33e <CircularQueue_Remove+0x1d0>
    {
      q->first = MOD((q->first+ *elementSize + elemSizeStorageRoom ), q->queueMaxSize);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	68db      	ldr	r3, [r3, #12]
 800d304:	683a      	ldr	r2, [r7, #0]
 800d306:	8812      	ldrh	r2, [r2, #0]
 800d308:	441a      	add	r2, r3
 800d30a:	7afb      	ldrb	r3, [r7, #11]
 800d30c:	441a      	add	r2, r3
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	685b      	ldr	r3, [r3, #4]
 800d312:	429a      	cmp	r2, r3
 800d314:	d30a      	bcc.n	800d32c <CircularQueue_Remove+0x1be>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	68db      	ldr	r3, [r3, #12]
 800d31a:	683a      	ldr	r2, [r7, #0]
 800d31c:	8812      	ldrh	r2, [r2, #0]
 800d31e:	441a      	add	r2, r3
 800d320:	7afb      	ldrb	r3, [r7, #11]
 800d322:	441a      	add	r2, r3
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	1ad3      	subs	r3, r2, r3
 800d32a:	e006      	b.n	800d33a <CircularQueue_Remove+0x1cc>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	68db      	ldr	r3, [r3, #12]
 800d330:	683a      	ldr	r2, [r7, #0]
 800d332:	8812      	ldrh	r2, [r2, #0]
 800d334:	441a      	add	r2, r3
 800d336:	7afb      	ldrb	r3, [r7, #11]
 800d338:	4413      	add	r3, r2
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	699b      	ldr	r3, [r3, #24]
 800d342:	1e5a      	subs	r2, r3, #1
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	619a      	str	r2, [r3, #24]
  }
  return ptr;
 800d348:	68fb      	ldr	r3, [r7, #12]
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3714      	adds	r7, #20
 800d34e:	46bd      	mov	sp, r7
 800d350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d354:	4770      	bx	lr

0800d356 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed  
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800d356:	b480      	push	{r7}
 800d358:	b087      	sub	sp, #28
 800d35a:	af00      	add	r7, sp, #0
 800d35c:	6078      	str	r0, [r7, #4]
 800d35e:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800d360:	2300      	movs	r3, #0
 800d362:	73fb      	strb	r3, [r7, #15]
  uint8_t* x= NULL;
 800d364:	2300      	movs	r3, #0
 800d366:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	891b      	ldrh	r3, [r3, #8]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d101      	bne.n	800d374 <CircularQueue_Sense+0x1e>
 800d370:	2302      	movs	r3, #2
 800d372:	e000      	b.n	800d376 <CircularQueue_Sense+0x20>
 800d374:	2300      	movs	r3, #0
 800d376:	73fb      	strb	r3, [r7, #15]
  *elementSize = 0;
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	2200      	movs	r2, #0
 800d37c:	801a      	strh	r2, [r3, #0]
  uint32_t FirstElemetPos = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	613b      	str	r3, [r7, #16]
    
  if (q->byteCount > 0) 
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	695b      	ldr	r3, [r3, #20]
 800d386:	2b00      	cmp	r3, #0
 800d388:	f000 8093 	beq.w	800d4b2 <CircularQueue_Sense+0x15c>
  {
    FirstElemetPos = q->first;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	68db      	ldr	r3, [r3, #12]
 800d390:	613b      	str	r3, [r7, #16]
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	891b      	ldrh	r3, [r3, #8]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d121      	bne.n	800d3de <CircularQueue_Sense+0x88>
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681a      	ldr	r2, [r3, #0]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	68db      	ldr	r3, [r3, #12]
 800d3a2:	4413      	add	r3, r2
 800d3a4:	781b      	ldrb	r3, [r3, #0]
 800d3a6:	b29a      	uxth	r2, r3
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6819      	ldr	r1, [r3, #0]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	68db      	ldr	r3, [r3, #12]
 800d3b0:	1c58      	adds	r0, r3, #1
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	4298      	cmp	r0, r3
 800d3b8:	d306      	bcc.n	800d3c8 <CircularQueue_Sense+0x72>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	68d8      	ldr	r0, [r3, #12]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	1ac3      	subs	r3, r0, r3
 800d3c4:	3301      	adds	r3, #1
 800d3c6:	e002      	b.n	800d3ce <CircularQueue_Sense+0x78>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	68db      	ldr	r3, [r3, #12]
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	440b      	add	r3, r1
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	b29b      	uxth	r3, r3
 800d3d4:	021b      	lsls	r3, r3, #8
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	4413      	add	r3, r2
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	e001      	b.n	800d3e2 <CircularQueue_Sense+0x8c>
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	891b      	ldrh	r3, [r3, #8]
 800d3e2:	683a      	ldr	r2, [r7, #0]
 800d3e4:	8013      	strh	r3, [r2, #0]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	7f1b      	ldrb	r3, [r3, #28]
 800d3ea:	f003 0301 	and.w	r3, r3, #1
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d04a      	beq.n	800d488 <CircularQueue_Sense+0x132>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	7f1b      	ldrb	r3, [r3, #28]
 800d3f6:	f003 0302 	and.w	r3, r3, #2
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d144      	bne.n	800d488 <CircularQueue_Sense+0x132>
    { 
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	881b      	ldrh	r3, [r3, #0]
 800d402:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d406:	4293      	cmp	r3, r2
 800d408:	d103      	bne.n	800d412 <CircularQueue_Sense+0xbc>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	891b      	ldrh	r3, [r3, #8]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d012      	beq.n	800d438 <CircularQueue_Sense+0xe2>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	68da      	ldr	r2, [r3, #12]
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	691b      	ldr	r3, [r3, #16]
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d934      	bls.n	800d488 <CircularQueue_Sense+0x132>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	891b      	ldrh	r3, [r3, #8]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d030      	beq.n	800d488 <CircularQueue_Sense+0x132>
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	685a      	ldr	r2, [r3, #4]
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	1ad3      	subs	r3, r2, r3
 800d430:	687a      	ldr	r2, [r7, #4]
 800d432:	8912      	ldrh	r2, [r2, #8]
 800d434:	4293      	cmp	r3, r2
 800d436:	d227      	bcs.n	800d488 <CircularQueue_Sense+0x132>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800d438:	2300      	movs	r3, #0
 800d43a:	613b      	str	r3, [r7, #16]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        *elementSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	891b      	ldrh	r3, [r3, #8]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d11d      	bne.n	800d480 <CircularQueue_Sense+0x12a>
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	4413      	add	r3, r2
 800d44c:	781b      	ldrb	r3, [r3, #0]
 800d44e:	b29a      	uxth	r2, r3
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6819      	ldr	r1, [r3, #0]
 800d454:	693b      	ldr	r3, [r7, #16]
 800d456:	1c58      	adds	r0, r3, #1
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	685b      	ldr	r3, [r3, #4]
 800d45c:	4298      	cmp	r0, r3
 800d45e:	d305      	bcc.n	800d46c <CircularQueue_Sense+0x116>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	6938      	ldr	r0, [r7, #16]
 800d466:	1ac3      	subs	r3, r0, r3
 800d468:	3301      	adds	r3, #1
 800d46a:	e001      	b.n	800d470 <CircularQueue_Sense+0x11a>
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	3301      	adds	r3, #1
 800d470:	440b      	add	r3, r1
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	b29b      	uxth	r3, r3
 800d476:	021b      	lsls	r3, r3, #8
 800d478:	b29b      	uxth	r3, r3
 800d47a:	4413      	add	r3, r2
 800d47c:	b29b      	uxth	r3, r3
 800d47e:	e001      	b.n	800d484 <CircularQueue_Sense+0x12e>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	891b      	ldrh	r3, [r3, #8]
 800d484:	683a      	ldr	r2, [r7, #0]
 800d486:	8013      	strh	r3, [r2, #0]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681a      	ldr	r2, [r3, #0]
 800d48c:	7bf9      	ldrb	r1, [r7, #15]
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	4419      	add	r1, r3
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	685b      	ldr	r3, [r3, #4]
 800d496:	4299      	cmp	r1, r3
 800d498:	d306      	bcc.n	800d4a8 <CircularQueue_Sense+0x152>
 800d49a:	7bf9      	ldrb	r1, [r7, #15]
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	4419      	add	r1, r3
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	1acb      	subs	r3, r1, r3
 800d4a6:	e002      	b.n	800d4ae <CircularQueue_Sense+0x158>
 800d4a8:	7bf9      	ldrb	r1, [r7, #15]
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	440b      	add	r3, r1
 800d4ae:	4413      	add	r3, r2
 800d4b0:	617b      	str	r3, [r7, #20]
  }
  return x;
 800d4b2:	697b      	ldr	r3, [r7, #20]
}
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	371c      	adds	r7, #28
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr

0800d4c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d4c0:	b480      	push	{r7}
 800d4c2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800d4c4:	bf00      	nop
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4cc:	4770      	bx	lr
	...

0800d4d0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d4d0:	b480      	push	{r7}
 800d4d2:	b085      	sub	sp, #20
 800d4d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d4d6:	f3ef 8305 	mrs	r3, IPSR
 800d4da:	60bb      	str	r3, [r7, #8]
  return(result);
 800d4dc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d10f      	bne.n	800d502 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4e2:	f3ef 8310 	mrs	r3, PRIMASK
 800d4e6:	607b      	str	r3, [r7, #4]
  return(result);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d105      	bne.n	800d4fa <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d4ee:	f3ef 8311 	mrs	r3, BASEPRI
 800d4f2:	603b      	str	r3, [r7, #0]
  return(result);
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d007      	beq.n	800d50a <osKernelInitialize+0x3a>
 800d4fa:	4b0e      	ldr	r3, [pc, #56]	; (800d534 <osKernelInitialize+0x64>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b02      	cmp	r3, #2
 800d500:	d103      	bne.n	800d50a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800d502:	f06f 0305 	mvn.w	r3, #5
 800d506:	60fb      	str	r3, [r7, #12]
 800d508:	e00c      	b.n	800d524 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d50a:	4b0a      	ldr	r3, [pc, #40]	; (800d534 <osKernelInitialize+0x64>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d105      	bne.n	800d51e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d512:	4b08      	ldr	r3, [pc, #32]	; (800d534 <osKernelInitialize+0x64>)
 800d514:	2201      	movs	r2, #1
 800d516:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d518:	2300      	movs	r3, #0
 800d51a:	60fb      	str	r3, [r7, #12]
 800d51c:	e002      	b.n	800d524 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800d51e:	f04f 33ff 	mov.w	r3, #4294967295
 800d522:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d524:	68fb      	ldr	r3, [r7, #12]
}
 800d526:	4618      	mov	r0, r3
 800d528:	3714      	adds	r7, #20
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	2000147c 	.word	0x2000147c

0800d538 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d538:	b580      	push	{r7, lr}
 800d53a:	b084      	sub	sp, #16
 800d53c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d53e:	f3ef 8305 	mrs	r3, IPSR
 800d542:	60bb      	str	r3, [r7, #8]
  return(result);
 800d544:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d546:	2b00      	cmp	r3, #0
 800d548:	d10f      	bne.n	800d56a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d54a:	f3ef 8310 	mrs	r3, PRIMASK
 800d54e:	607b      	str	r3, [r7, #4]
  return(result);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d105      	bne.n	800d562 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d556:	f3ef 8311 	mrs	r3, BASEPRI
 800d55a:	603b      	str	r3, [r7, #0]
  return(result);
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d007      	beq.n	800d572 <osKernelStart+0x3a>
 800d562:	4b0f      	ldr	r3, [pc, #60]	; (800d5a0 <osKernelStart+0x68>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	2b02      	cmp	r3, #2
 800d568:	d103      	bne.n	800d572 <osKernelStart+0x3a>
    stat = osErrorISR;
 800d56a:	f06f 0305 	mvn.w	r3, #5
 800d56e:	60fb      	str	r3, [r7, #12]
 800d570:	e010      	b.n	800d594 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d572:	4b0b      	ldr	r3, [pc, #44]	; (800d5a0 <osKernelStart+0x68>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	2b01      	cmp	r3, #1
 800d578:	d109      	bne.n	800d58e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d57a:	f7ff ffa1 	bl	800d4c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d57e:	4b08      	ldr	r3, [pc, #32]	; (800d5a0 <osKernelStart+0x68>)
 800d580:	2202      	movs	r2, #2
 800d582:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d584:	f002 fd5a 	bl	801003c <vTaskStartScheduler>
      stat = osOK;
 800d588:	2300      	movs	r3, #0
 800d58a:	60fb      	str	r3, [r7, #12]
 800d58c:	e002      	b.n	800d594 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800d58e:	f04f 33ff 	mov.w	r3, #4294967295
 800d592:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d594:	68fb      	ldr	r3, [r7, #12]
}
 800d596:	4618      	mov	r0, r3
 800d598:	3710      	adds	r7, #16
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	2000147c 	.word	0x2000147c

0800d5a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b090      	sub	sp, #64	; 0x40
 800d5a8:	af04      	add	r7, sp, #16
 800d5aa:	60f8      	str	r0, [r7, #12]
 800d5ac:	60b9      	str	r1, [r7, #8]
 800d5ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d5b4:	f3ef 8305 	mrs	r3, IPSR
 800d5b8:	61fb      	str	r3, [r7, #28]
  return(result);
 800d5ba:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f040 808f 	bne.w	800d6e0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5c2:	f3ef 8310 	mrs	r3, PRIMASK
 800d5c6:	61bb      	str	r3, [r7, #24]
  return(result);
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d105      	bne.n	800d5da <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d5ce:	f3ef 8311 	mrs	r3, BASEPRI
 800d5d2:	617b      	str	r3, [r7, #20]
  return(result);
 800d5d4:	697b      	ldr	r3, [r7, #20]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d003      	beq.n	800d5e2 <osThreadNew+0x3e>
 800d5da:	4b44      	ldr	r3, [pc, #272]	; (800d6ec <osThreadNew+0x148>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d07e      	beq.n	800d6e0 <osThreadNew+0x13c>
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d07b      	beq.n	800d6e0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800d5e8:	2380      	movs	r3, #128	; 0x80
 800d5ea:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800d5ec:	2318      	movs	r3, #24
 800d5ee:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800d5f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d5f8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d045      	beq.n	800d68c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d002      	beq.n	800d60e <osThreadNew+0x6a>
        name = attr->name;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	699b      	ldr	r3, [r3, #24]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d002      	beq.n	800d61c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	699b      	ldr	r3, [r3, #24]
 800d61a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d008      	beq.n	800d634 <osThreadNew+0x90>
 800d622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d624:	2b38      	cmp	r3, #56	; 0x38
 800d626:	d805      	bhi.n	800d634 <osThreadNew+0x90>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	685b      	ldr	r3, [r3, #4]
 800d62c:	f003 0301 	and.w	r3, r3, #1
 800d630:	2b00      	cmp	r3, #0
 800d632:	d001      	beq.n	800d638 <osThreadNew+0x94>
        return (NULL);
 800d634:	2300      	movs	r3, #0
 800d636:	e054      	b.n	800d6e2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	695b      	ldr	r3, [r3, #20]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d003      	beq.n	800d648 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	695b      	ldr	r3, [r3, #20]
 800d644:	089b      	lsrs	r3, r3, #2
 800d646:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	689b      	ldr	r3, [r3, #8]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d00e      	beq.n	800d66e <osThreadNew+0xca>
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	2b5b      	cmp	r3, #91	; 0x5b
 800d656:	d90a      	bls.n	800d66e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d006      	beq.n	800d66e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	695b      	ldr	r3, [r3, #20]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d002      	beq.n	800d66e <osThreadNew+0xca>
        mem = 1;
 800d668:	2301      	movs	r3, #1
 800d66a:	623b      	str	r3, [r7, #32]
 800d66c:	e010      	b.n	800d690 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d10c      	bne.n	800d690 <osThreadNew+0xec>
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d108      	bne.n	800d690 <osThreadNew+0xec>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	691b      	ldr	r3, [r3, #16]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d104      	bne.n	800d690 <osThreadNew+0xec>
          mem = 0;
 800d686:	2300      	movs	r3, #0
 800d688:	623b      	str	r3, [r7, #32]
 800d68a:	e001      	b.n	800d690 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800d68c:	2300      	movs	r3, #0
 800d68e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800d690:	6a3b      	ldr	r3, [r7, #32]
 800d692:	2b01      	cmp	r3, #1
 800d694:	d110      	bne.n	800d6b8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800d69a:	687a      	ldr	r2, [r7, #4]
 800d69c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d69e:	9202      	str	r2, [sp, #8]
 800d6a0:	9301      	str	r3, [sp, #4]
 800d6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a4:	9300      	str	r3, [sp, #0]
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d6ac:	68f8      	ldr	r0, [r7, #12]
 800d6ae:	f002 faf3 	bl	800fc98 <xTaskCreateStatic>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	613b      	str	r3, [r7, #16]
 800d6b6:	e013      	b.n	800d6e0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800d6b8:	6a3b      	ldr	r3, [r7, #32]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d110      	bne.n	800d6e0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6c0:	b29a      	uxth	r2, r3
 800d6c2:	f107 0310 	add.w	r3, r7, #16
 800d6c6:	9301      	str	r3, [sp, #4]
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ca:	9300      	str	r3, [sp, #0]
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d6d0:	68f8      	ldr	r0, [r7, #12]
 800d6d2:	f002 fb3b 	bl	800fd4c <xTaskCreate>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2b01      	cmp	r3, #1
 800d6da:	d001      	beq.n	800d6e0 <osThreadNew+0x13c>
          hTask = NULL;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d6e0:	693b      	ldr	r3, [r7, #16]
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3730      	adds	r7, #48	; 0x30
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	2000147c 	.word	0x2000147c

0800d6f0 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b08a      	sub	sp, #40	; 0x28
 800d6f4:	af02      	add	r7, sp, #8
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800d6fe:	69fb      	ldr	r3, [r7, #28]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d002      	beq.n	800d70a <osThreadFlagsSet+0x1a>
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	da03      	bge.n	800d712 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800d70a:	f06f 0303 	mvn.w	r3, #3
 800d70e:	60fb      	str	r3, [r7, #12]
 800d710:	e046      	b.n	800d7a0 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 800d712:	f04f 33ff 	mov.w	r3, #4294967295
 800d716:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d718:	f3ef 8305 	mrs	r3, IPSR
 800d71c:	61bb      	str	r3, [r7, #24]
  return(result);
 800d71e:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 800d720:	2b00      	cmp	r3, #0
 800d722:	d10f      	bne.n	800d744 <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d724:	f3ef 8310 	mrs	r3, PRIMASK
 800d728:	617b      	str	r3, [r7, #20]
  return(result);
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d105      	bne.n	800d73c <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d730:	f3ef 8311 	mrs	r3, BASEPRI
 800d734:	613b      	str	r3, [r7, #16]
  return(result);
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d024      	beq.n	800d786 <osThreadFlagsSet+0x96>
 800d73c:	4b1b      	ldr	r3, [pc, #108]	; (800d7ac <osThreadFlagsSet+0xbc>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	2b02      	cmp	r3, #2
 800d742:	d120      	bne.n	800d786 <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 800d744:	2300      	movs	r3, #0
 800d746:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800d748:	f107 0308 	add.w	r3, r7, #8
 800d74c:	9300      	str	r3, [sp, #0]
 800d74e:	2300      	movs	r3, #0
 800d750:	2201      	movs	r2, #1
 800d752:	6839      	ldr	r1, [r7, #0]
 800d754:	69f8      	ldr	r0, [r7, #28]
 800d756:	f003 fbf5 	bl	8010f44 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800d75a:	f107 020c 	add.w	r2, r7, #12
 800d75e:	2300      	movs	r3, #0
 800d760:	9300      	str	r3, [sp, #0]
 800d762:	4613      	mov	r3, r2
 800d764:	2200      	movs	r2, #0
 800d766:	2100      	movs	r1, #0
 800d768:	69f8      	ldr	r0, [r7, #28]
 800d76a:	f003 fbeb 	bl	8010f44 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d015      	beq.n	800d7a0 <osThreadFlagsSet+0xb0>
 800d774:	4b0e      	ldr	r3, [pc, #56]	; (800d7b0 <osThreadFlagsSet+0xc0>)
 800d776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d77a:	601a      	str	r2, [r3, #0]
 800d77c:	f3bf 8f4f 	dsb	sy
 800d780:	f3bf 8f6f 	isb	sy
 800d784:	e00c      	b.n	800d7a0 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800d786:	2300      	movs	r3, #0
 800d788:	2201      	movs	r2, #1
 800d78a:	6839      	ldr	r1, [r7, #0]
 800d78c:	69f8      	ldr	r0, [r7, #28]
 800d78e:	f003 fb23 	bl	8010dd8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800d792:	f107 030c 	add.w	r3, r7, #12
 800d796:	2200      	movs	r2, #0
 800d798:	2100      	movs	r1, #0
 800d79a:	69f8      	ldr	r0, [r7, #28]
 800d79c:	f003 fb1c 	bl	8010dd8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3720      	adds	r7, #32
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
 800d7aa:	bf00      	nop
 800d7ac:	2000147c 	.word	0x2000147c
 800d7b0:	e000ed04 	.word	0xe000ed04

0800d7b4 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b08e      	sub	sp, #56	; 0x38
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	60b9      	str	r1, [r7, #8]
 800d7be:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7c0:	f3ef 8305 	mrs	r3, IPSR
 800d7c4:	61fb      	str	r3, [r7, #28]
  return(result);
 800d7c6:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d10f      	bne.n	800d7ec <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7cc:	f3ef 8310 	mrs	r3, PRIMASK
 800d7d0:	61bb      	str	r3, [r7, #24]
  return(result);
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d105      	bne.n	800d7e4 <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d7d8:	f3ef 8311 	mrs	r3, BASEPRI
 800d7dc:	617b      	str	r3, [r7, #20]
  return(result);
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d007      	beq.n	800d7f4 <osThreadFlagsWait+0x40>
 800d7e4:	4b3c      	ldr	r3, [pc, #240]	; (800d8d8 <osThreadFlagsWait+0x124>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	2b02      	cmp	r3, #2
 800d7ea:	d103      	bne.n	800d7f4 <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 800d7ec:	f06f 0305 	mvn.w	r3, #5
 800d7f0:	637b      	str	r3, [r7, #52]	; 0x34
 800d7f2:	e06b      	b.n	800d8cc <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	da03      	bge.n	800d802 <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 800d7fa:	f06f 0303 	mvn.w	r3, #3
 800d7fe:	637b      	str	r3, [r7, #52]	; 0x34
 800d800:	e064      	b.n	800d8cc <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	f003 0302 	and.w	r3, r3, #2
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d002      	beq.n	800d812 <osThreadFlagsWait+0x5e>
      clear = 0U;
 800d80c:	2300      	movs	r3, #0
 800d80e:	633b      	str	r3, [r7, #48]	; 0x30
 800d810:	e001      	b.n	800d816 <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 800d816:	2300      	movs	r3, #0
 800d818:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 800d81e:	f002 fd53 	bl	80102c8 <xTaskGetTickCount>
 800d822:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800d824:	f107 0210 	add.w	r2, r7, #16
 800d828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d82a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d82c:	2000      	movs	r0, #0
 800d82e:	f003 fa79 	bl	8010d24 <xTaskNotifyWait>
 800d832:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 800d834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d836:	2b01      	cmp	r3, #1
 800d838:	d137      	bne.n	800d8aa <osThreadFlagsWait+0xf6>
        rflags &= flags;
 800d83a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	4013      	ands	r3, r2
 800d840:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 800d842:	693b      	ldr	r3, [r7, #16]
 800d844:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d846:	4313      	orrs	r3, r2
 800d848:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	f003 0301 	and.w	r3, r3, #1
 800d850:	2b00      	cmp	r3, #0
 800d852:	d00c      	beq.n	800d86e <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 800d854:	68fa      	ldr	r2, [r7, #12]
 800d856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d858:	4013      	ands	r3, r2
 800d85a:	68fa      	ldr	r2, [r7, #12]
 800d85c:	429a      	cmp	r2, r3
 800d85e:	d032      	beq.n	800d8c6 <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d10f      	bne.n	800d886 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800d866:	f06f 0302 	mvn.w	r3, #2
 800d86a:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800d86c:	e02e      	b.n	800d8cc <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800d86e:	68fa      	ldr	r2, [r7, #12]
 800d870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d872:	4013      	ands	r3, r2
 800d874:	2b00      	cmp	r3, #0
 800d876:	d128      	bne.n	800d8ca <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d103      	bne.n	800d886 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800d87e:	f06f 0302 	mvn.w	r3, #2
 800d882:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800d884:	e022      	b.n	800d8cc <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800d886:	f002 fd1f 	bl	80102c8 <xTaskGetTickCount>
 800d88a:	4602      	mov	r2, r0
 800d88c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d88e:	1ad3      	subs	r3, r2, r3
 800d890:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 800d892:	6a3a      	ldr	r2, [r7, #32]
 800d894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d896:	429a      	cmp	r2, r3
 800d898:	d902      	bls.n	800d8a0 <osThreadFlagsWait+0xec>
          tout  = 0;
 800d89a:	2300      	movs	r3, #0
 800d89c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d89e:	e00e      	b.n	800d8be <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 800d8a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8a2:	6a3b      	ldr	r3, [r7, #32]
 800d8a4:	1ad3      	subs	r3, r2, r3
 800d8a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d8a8:	e009      	b.n	800d8be <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d103      	bne.n	800d8b8 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 800d8b0:	f06f 0302 	mvn.w	r3, #2
 800d8b4:	637b      	str	r3, [r7, #52]	; 0x34
 800d8b6:	e002      	b.n	800d8be <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800d8b8:	f06f 0301 	mvn.w	r3, #1
 800d8bc:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 800d8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d1af      	bne.n	800d824 <osThreadFlagsWait+0x70>
 800d8c4:	e002      	b.n	800d8cc <osThreadFlagsWait+0x118>
            break;
 800d8c6:	bf00      	nop
 800d8c8:	e000      	b.n	800d8cc <osThreadFlagsWait+0x118>
            break;
 800d8ca:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800d8cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3738      	adds	r7, #56	; 0x38
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	2000147c 	.word	0x2000147c

0800d8dc <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b086      	sub	sp, #24
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8e4:	f3ef 8305 	mrs	r3, IPSR
 800d8e8:	613b      	str	r3, [r7, #16]
  return(result);
 800d8ea:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d10f      	bne.n	800d910 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8f0:	f3ef 8310 	mrs	r3, PRIMASK
 800d8f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d105      	bne.n	800d908 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d8fc:	f3ef 8311 	mrs	r3, BASEPRI
 800d900:	60bb      	str	r3, [r7, #8]
  return(result);
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d007      	beq.n	800d918 <osDelay+0x3c>
 800d908:	4b0a      	ldr	r3, [pc, #40]	; (800d934 <osDelay+0x58>)
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	2b02      	cmp	r3, #2
 800d90e:	d103      	bne.n	800d918 <osDelay+0x3c>
    stat = osErrorISR;
 800d910:	f06f 0305 	mvn.w	r3, #5
 800d914:	617b      	str	r3, [r7, #20]
 800d916:	e007      	b.n	800d928 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800d918:	2300      	movs	r3, #0
 800d91a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d002      	beq.n	800d928 <osDelay+0x4c>
      vTaskDelay(ticks);
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f002 fb56 	bl	800ffd4 <vTaskDelay>
    }
  }

  return (stat);
 800d928:	697b      	ldr	r3, [r7, #20]
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3718      	adds	r7, #24
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
 800d932:	bf00      	nop
 800d934:	2000147c 	.word	0x2000147c

0800d938 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800d938:	b580      	push	{r7, lr}
 800d93a:	b08a      	sub	sp, #40	; 0x28
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800d940:	2300      	movs	r3, #0
 800d942:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d944:	f3ef 8305 	mrs	r3, IPSR
 800d948:	613b      	str	r3, [r7, #16]
  return(result);
 800d94a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	f040 8085 	bne.w	800da5c <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d952:	f3ef 8310 	mrs	r3, PRIMASK
 800d956:	60fb      	str	r3, [r7, #12]
  return(result);
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d105      	bne.n	800d96a <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d95e:	f3ef 8311 	mrs	r3, BASEPRI
 800d962:	60bb      	str	r3, [r7, #8]
  return(result);
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d003      	beq.n	800d972 <osMutexNew+0x3a>
 800d96a:	4b3f      	ldr	r3, [pc, #252]	; (800da68 <osMutexNew+0x130>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	2b02      	cmp	r3, #2
 800d970:	d074      	beq.n	800da5c <osMutexNew+0x124>
    if (attr != NULL) {
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d003      	beq.n	800d980 <osMutexNew+0x48>
      type = attr->attr_bits;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	623b      	str	r3, [r7, #32]
 800d97e:	e001      	b.n	800d984 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800d980:	2300      	movs	r3, #0
 800d982:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800d984:	6a3b      	ldr	r3, [r7, #32]
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d002      	beq.n	800d994 <osMutexNew+0x5c>
      rmtx = 1U;
 800d98e:	2301      	movs	r3, #1
 800d990:	61fb      	str	r3, [r7, #28]
 800d992:	e001      	b.n	800d998 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800d994:	2300      	movs	r3, #0
 800d996:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800d998:	6a3b      	ldr	r3, [r7, #32]
 800d99a:	f003 0308 	and.w	r3, r3, #8
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d15c      	bne.n	800da5c <osMutexNew+0x124>
      mem = -1;
 800d9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800d9a6:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d015      	beq.n	800d9da <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	689b      	ldr	r3, [r3, #8]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d006      	beq.n	800d9c4 <osMutexNew+0x8c>
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	68db      	ldr	r3, [r3, #12]
 800d9ba:	2b4f      	cmp	r3, #79	; 0x4f
 800d9bc:	d902      	bls.n	800d9c4 <osMutexNew+0x8c>
          mem = 1;
 800d9be:	2301      	movs	r3, #1
 800d9c0:	61bb      	str	r3, [r7, #24]
 800d9c2:	e00c      	b.n	800d9de <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	689b      	ldr	r3, [r3, #8]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d108      	bne.n	800d9de <osMutexNew+0xa6>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d104      	bne.n	800d9de <osMutexNew+0xa6>
            mem = 0;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	61bb      	str	r3, [r7, #24]
 800d9d8:	e001      	b.n	800d9de <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800d9de:	69bb      	ldr	r3, [r7, #24]
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	d112      	bne.n	800da0a <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d007      	beq.n	800d9fa <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	689b      	ldr	r3, [r3, #8]
 800d9ee:	4619      	mov	r1, r3
 800d9f0:	2004      	movs	r0, #4
 800d9f2:	f001 fa1e 	bl	800ee32 <xQueueCreateMutexStatic>
 800d9f6:	6278      	str	r0, [r7, #36]	; 0x24
 800d9f8:	e016      	b.n	800da28 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	689b      	ldr	r3, [r3, #8]
 800d9fe:	4619      	mov	r1, r3
 800da00:	2001      	movs	r0, #1
 800da02:	f001 fa16 	bl	800ee32 <xQueueCreateMutexStatic>
 800da06:	6278      	str	r0, [r7, #36]	; 0x24
 800da08:	e00e      	b.n	800da28 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800da0a:	69bb      	ldr	r3, [r7, #24]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d10b      	bne.n	800da28 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800da10:	69fb      	ldr	r3, [r7, #28]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d004      	beq.n	800da20 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800da16:	2004      	movs	r0, #4
 800da18:	f001 f9f3 	bl	800ee02 <xQueueCreateMutex>
 800da1c:	6278      	str	r0, [r7, #36]	; 0x24
 800da1e:	e003      	b.n	800da28 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800da20:	2001      	movs	r0, #1
 800da22:	f001 f9ee 	bl	800ee02 <xQueueCreateMutex>
 800da26:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800da28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d00c      	beq.n	800da48 <osMutexNew+0x110>
        if (attr != NULL) {
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d003      	beq.n	800da3c <osMutexNew+0x104>
          name = attr->name;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	617b      	str	r3, [r7, #20]
 800da3a:	e001      	b.n	800da40 <osMutexNew+0x108>
        } else {
          name = NULL;
 800da3c:	2300      	movs	r3, #0
 800da3e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800da40:	6979      	ldr	r1, [r7, #20]
 800da42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da44:	f002 f8a2 	bl	800fb8c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800da48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d006      	beq.n	800da5c <osMutexNew+0x124>
 800da4e:	69fb      	ldr	r3, [r7, #28]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d003      	beq.n	800da5c <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800da54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da56:	f043 0301 	orr.w	r3, r3, #1
 800da5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800da5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3728      	adds	r7, #40	; 0x28
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
 800da66:	bf00      	nop
 800da68:	2000147c 	.word	0x2000147c

0800da6c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b088      	sub	sp, #32
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
 800da74:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f023 0301 	bic.w	r3, r3, #1
 800da7c:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f003 0301 	and.w	r3, r3, #1
 800da84:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800da86:	2300      	movs	r3, #0
 800da88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da8a:	f3ef 8305 	mrs	r3, IPSR
 800da8e:	613b      	str	r3, [r7, #16]
  return(result);
 800da90:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800da92:	2b00      	cmp	r3, #0
 800da94:	d10f      	bne.n	800dab6 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da96:	f3ef 8310 	mrs	r3, PRIMASK
 800da9a:	60fb      	str	r3, [r7, #12]
  return(result);
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d105      	bne.n	800daae <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800daa2:	f3ef 8311 	mrs	r3, BASEPRI
 800daa6:	60bb      	str	r3, [r7, #8]
  return(result);
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d007      	beq.n	800dabe <osMutexAcquire+0x52>
 800daae:	4b1d      	ldr	r3, [pc, #116]	; (800db24 <osMutexAcquire+0xb8>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	2b02      	cmp	r3, #2
 800dab4:	d103      	bne.n	800dabe <osMutexAcquire+0x52>
    stat = osErrorISR;
 800dab6:	f06f 0305 	mvn.w	r3, #5
 800daba:	61fb      	str	r3, [r7, #28]
 800dabc:	e02c      	b.n	800db18 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800dabe:	69bb      	ldr	r3, [r7, #24]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d103      	bne.n	800dacc <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800dac4:	f06f 0303 	mvn.w	r3, #3
 800dac8:	61fb      	str	r3, [r7, #28]
 800daca:	e025      	b.n	800db18 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d011      	beq.n	800daf6 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800dad2:	6839      	ldr	r1, [r7, #0]
 800dad4:	69b8      	ldr	r0, [r7, #24]
 800dad6:	f001 f9fa 	bl	800eece <xQueueTakeMutexRecursive>
 800dada:	4603      	mov	r3, r0
 800dadc:	2b01      	cmp	r3, #1
 800dade:	d01b      	beq.n	800db18 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d003      	beq.n	800daee <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800dae6:	f06f 0301 	mvn.w	r3, #1
 800daea:	61fb      	str	r3, [r7, #28]
 800daec:	e014      	b.n	800db18 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800daee:	f06f 0302 	mvn.w	r3, #2
 800daf2:	61fb      	str	r3, [r7, #28]
 800daf4:	e010      	b.n	800db18 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800daf6:	6839      	ldr	r1, [r7, #0]
 800daf8:	69b8      	ldr	r0, [r7, #24]
 800dafa:	f001 fd77 	bl	800f5ec <xQueueSemaphoreTake>
 800dafe:	4603      	mov	r3, r0
 800db00:	2b01      	cmp	r3, #1
 800db02:	d009      	beq.n	800db18 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d003      	beq.n	800db12 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800db0a:	f06f 0301 	mvn.w	r3, #1
 800db0e:	61fb      	str	r3, [r7, #28]
 800db10:	e002      	b.n	800db18 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800db12:	f06f 0302 	mvn.w	r3, #2
 800db16:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800db18:	69fb      	ldr	r3, [r7, #28]
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3720      	adds	r7, #32
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	2000147c 	.word	0x2000147c

0800db28 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800db28:	b580      	push	{r7, lr}
 800db2a:	b088      	sub	sp, #32
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f023 0301 	bic.w	r3, r3, #1
 800db36:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f003 0301 	and.w	r3, r3, #1
 800db3e:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800db40:	2300      	movs	r3, #0
 800db42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db44:	f3ef 8305 	mrs	r3, IPSR
 800db48:	613b      	str	r3, [r7, #16]
  return(result);
 800db4a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d10f      	bne.n	800db70 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db50:	f3ef 8310 	mrs	r3, PRIMASK
 800db54:	60fb      	str	r3, [r7, #12]
  return(result);
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d105      	bne.n	800db68 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800db5c:	f3ef 8311 	mrs	r3, BASEPRI
 800db60:	60bb      	str	r3, [r7, #8]
  return(result);
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d007      	beq.n	800db78 <osMutexRelease+0x50>
 800db68:	4b16      	ldr	r3, [pc, #88]	; (800dbc4 <osMutexRelease+0x9c>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b02      	cmp	r3, #2
 800db6e:	d103      	bne.n	800db78 <osMutexRelease+0x50>
    stat = osErrorISR;
 800db70:	f06f 0305 	mvn.w	r3, #5
 800db74:	61fb      	str	r3, [r7, #28]
 800db76:	e01f      	b.n	800dbb8 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800db78:	69bb      	ldr	r3, [r7, #24]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d103      	bne.n	800db86 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800db7e:	f06f 0303 	mvn.w	r3, #3
 800db82:	61fb      	str	r3, [r7, #28]
 800db84:	e018      	b.n	800dbb8 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d009      	beq.n	800dba0 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800db8c:	69b8      	ldr	r0, [r7, #24]
 800db8e:	f001 f96b 	bl	800ee68 <xQueueGiveMutexRecursive>
 800db92:	4603      	mov	r3, r0
 800db94:	2b01      	cmp	r3, #1
 800db96:	d00f      	beq.n	800dbb8 <osMutexRelease+0x90>
        stat = osErrorResource;
 800db98:	f06f 0302 	mvn.w	r3, #2
 800db9c:	61fb      	str	r3, [r7, #28]
 800db9e:	e00b      	b.n	800dbb8 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800dba0:	2300      	movs	r3, #0
 800dba2:	2200      	movs	r2, #0
 800dba4:	2100      	movs	r1, #0
 800dba6:	69b8      	ldr	r0, [r7, #24]
 800dba8:	f001 fa2c 	bl	800f004 <xQueueGenericSend>
 800dbac:	4603      	mov	r3, r0
 800dbae:	2b01      	cmp	r3, #1
 800dbb0:	d002      	beq.n	800dbb8 <osMutexRelease+0x90>
        stat = osErrorResource;
 800dbb2:	f06f 0302 	mvn.w	r3, #2
 800dbb6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800dbb8:	69fb      	ldr	r3, [r7, #28]
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3720      	adds	r7, #32
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	2000147c 	.word	0x2000147c

0800dbc8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b08c      	sub	sp, #48	; 0x30
 800dbcc:	af02      	add	r7, sp, #8
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	60b9      	str	r1, [r7, #8]
 800dbd2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dbd8:	f3ef 8305 	mrs	r3, IPSR
 800dbdc:	61bb      	str	r3, [r7, #24]
  return(result);
 800dbde:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f040 8087 	bne.w	800dcf4 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbe6:	f3ef 8310 	mrs	r3, PRIMASK
 800dbea:	617b      	str	r3, [r7, #20]
  return(result);
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d105      	bne.n	800dbfe <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dbf2:	f3ef 8311 	mrs	r3, BASEPRI
 800dbf6:	613b      	str	r3, [r7, #16]
  return(result);
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d003      	beq.n	800dc06 <osSemaphoreNew+0x3e>
 800dbfe:	4b40      	ldr	r3, [pc, #256]	; (800dd00 <osSemaphoreNew+0x138>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2b02      	cmp	r3, #2
 800dc04:	d076      	beq.n	800dcf4 <osSemaphoreNew+0x12c>
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d073      	beq.n	800dcf4 <osSemaphoreNew+0x12c>
 800dc0c:	68ba      	ldr	r2, [r7, #8]
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d86f      	bhi.n	800dcf4 <osSemaphoreNew+0x12c>
    mem = -1;
 800dc14:	f04f 33ff 	mov.w	r3, #4294967295
 800dc18:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d015      	beq.n	800dc4c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	689b      	ldr	r3, [r3, #8]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d006      	beq.n	800dc36 <osSemaphoreNew+0x6e>
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	68db      	ldr	r3, [r3, #12]
 800dc2c:	2b4f      	cmp	r3, #79	; 0x4f
 800dc2e:	d902      	bls.n	800dc36 <osSemaphoreNew+0x6e>
        mem = 1;
 800dc30:	2301      	movs	r3, #1
 800dc32:	623b      	str	r3, [r7, #32]
 800dc34:	e00c      	b.n	800dc50 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	689b      	ldr	r3, [r3, #8]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d108      	bne.n	800dc50 <osSemaphoreNew+0x88>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d104      	bne.n	800dc50 <osSemaphoreNew+0x88>
          mem = 0;
 800dc46:	2300      	movs	r3, #0
 800dc48:	623b      	str	r3, [r7, #32]
 800dc4a:	e001      	b.n	800dc50 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800dc50:	6a3b      	ldr	r3, [r7, #32]
 800dc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc56:	d04d      	beq.n	800dcf4 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d129      	bne.n	800dcb2 <osSemaphoreNew+0xea>
        if (mem == 1) {
 800dc5e:	6a3b      	ldr	r3, [r7, #32]
 800dc60:	2b01      	cmp	r3, #1
 800dc62:	d10b      	bne.n	800dc7c <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	689a      	ldr	r2, [r3, #8]
 800dc68:	2303      	movs	r3, #3
 800dc6a:	9300      	str	r3, [sp, #0]
 800dc6c:	4613      	mov	r3, r2
 800dc6e:	2200      	movs	r2, #0
 800dc70:	2100      	movs	r1, #0
 800dc72:	2001      	movs	r0, #1
 800dc74:	f000 ffd6 	bl	800ec24 <xQueueGenericCreateStatic>
 800dc78:	6278      	str	r0, [r7, #36]	; 0x24
 800dc7a:	e005      	b.n	800dc88 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800dc7c:	2203      	movs	r2, #3
 800dc7e:	2100      	movs	r1, #0
 800dc80:	2001      	movs	r0, #1
 800dc82:	f001 f842 	bl	800ed0a <xQueueGenericCreate>
 800dc86:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800dc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d022      	beq.n	800dcd4 <osSemaphoreNew+0x10c>
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d01f      	beq.n	800dcd4 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800dc94:	2300      	movs	r3, #0
 800dc96:	2200      	movs	r2, #0
 800dc98:	2100      	movs	r1, #0
 800dc9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc9c:	f001 f9b2 	bl	800f004 <xQueueGenericSend>
 800dca0:	4603      	mov	r3, r0
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d016      	beq.n	800dcd4 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800dca6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dca8:	f001 fe25 	bl	800f8f6 <vQueueDelete>
            hSemaphore = NULL;
 800dcac:	2300      	movs	r3, #0
 800dcae:	627b      	str	r3, [r7, #36]	; 0x24
 800dcb0:	e010      	b.n	800dcd4 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800dcb2:	6a3b      	ldr	r3, [r7, #32]
 800dcb4:	2b01      	cmp	r3, #1
 800dcb6:	d108      	bne.n	800dcca <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	689b      	ldr	r3, [r3, #8]
 800dcbc:	461a      	mov	r2, r3
 800dcbe:	68b9      	ldr	r1, [r7, #8]
 800dcc0:	68f8      	ldr	r0, [r7, #12]
 800dcc2:	f001 f939 	bl	800ef38 <xQueueCreateCountingSemaphoreStatic>
 800dcc6:	6278      	str	r0, [r7, #36]	; 0x24
 800dcc8:	e004      	b.n	800dcd4 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800dcca:	68b9      	ldr	r1, [r7, #8]
 800dccc:	68f8      	ldr	r0, [r7, #12]
 800dcce:	f001 f968 	bl	800efa2 <xQueueCreateCountingSemaphore>
 800dcd2:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800dcd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d00c      	beq.n	800dcf4 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d003      	beq.n	800dce8 <osSemaphoreNew+0x120>
          name = attr->name;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	61fb      	str	r3, [r7, #28]
 800dce6:	e001      	b.n	800dcec <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 800dce8:	2300      	movs	r3, #0
 800dcea:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800dcec:	69f9      	ldr	r1, [r7, #28]
 800dcee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcf0:	f001 ff4c 	bl	800fb8c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	3728      	adds	r7, #40	; 0x28
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	bd80      	pop	{r7, pc}
 800dcfe:	bf00      	nop
 800dd00:	2000147c 	.word	0x2000147c

0800dd04 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b088      	sub	sp, #32
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800dd12:	2300      	movs	r3, #0
 800dd14:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d103      	bne.n	800dd24 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800dd1c:	f06f 0303 	mvn.w	r3, #3
 800dd20:	61fb      	str	r3, [r7, #28]
 800dd22:	e04b      	b.n	800ddbc <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dd24:	f3ef 8305 	mrs	r3, IPSR
 800dd28:	617b      	str	r3, [r7, #20]
  return(result);
 800dd2a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d10f      	bne.n	800dd50 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd30:	f3ef 8310 	mrs	r3, PRIMASK
 800dd34:	613b      	str	r3, [r7, #16]
  return(result);
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d105      	bne.n	800dd48 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dd3c:	f3ef 8311 	mrs	r3, BASEPRI
 800dd40:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d026      	beq.n	800dd96 <osSemaphoreAcquire+0x92>
 800dd48:	4b1f      	ldr	r3, [pc, #124]	; (800ddc8 <osSemaphoreAcquire+0xc4>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	2b02      	cmp	r3, #2
 800dd4e:	d122      	bne.n	800dd96 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d003      	beq.n	800dd5e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800dd56:	f06f 0303 	mvn.w	r3, #3
 800dd5a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800dd5c:	e02d      	b.n	800ddba <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800dd62:	f107 0308 	add.w	r3, r7, #8
 800dd66:	461a      	mov	r2, r3
 800dd68:	2100      	movs	r1, #0
 800dd6a:	69b8      	ldr	r0, [r7, #24]
 800dd6c:	f001 fd46 	bl	800f7fc <xQueueReceiveFromISR>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b01      	cmp	r3, #1
 800dd74:	d003      	beq.n	800dd7e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800dd76:	f06f 0302 	mvn.w	r3, #2
 800dd7a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800dd7c:	e01d      	b.n	800ddba <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d01a      	beq.n	800ddba <osSemaphoreAcquire+0xb6>
 800dd84:	4b11      	ldr	r3, [pc, #68]	; (800ddcc <osSemaphoreAcquire+0xc8>)
 800dd86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd8a:	601a      	str	r2, [r3, #0]
 800dd8c:	f3bf 8f4f 	dsb	sy
 800dd90:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800dd94:	e011      	b.n	800ddba <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800dd96:	6839      	ldr	r1, [r7, #0]
 800dd98:	69b8      	ldr	r0, [r7, #24]
 800dd9a:	f001 fc27 	bl	800f5ec <xQueueSemaphoreTake>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	2b01      	cmp	r3, #1
 800dda2:	d00b      	beq.n	800ddbc <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d003      	beq.n	800ddb2 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800ddaa:	f06f 0301 	mvn.w	r3, #1
 800ddae:	61fb      	str	r3, [r7, #28]
 800ddb0:	e004      	b.n	800ddbc <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800ddb2:	f06f 0302 	mvn.w	r3, #2
 800ddb6:	61fb      	str	r3, [r7, #28]
 800ddb8:	e000      	b.n	800ddbc <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800ddba:	bf00      	nop
      }
    }
  }

  return (stat);
 800ddbc:	69fb      	ldr	r3, [r7, #28]
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3720      	adds	r7, #32
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	2000147c 	.word	0x2000147c
 800ddcc:	e000ed04 	.word	0xe000ed04

0800ddd0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b088      	sub	sp, #32
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800dddc:	2300      	movs	r3, #0
 800ddde:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800dde0:	69bb      	ldr	r3, [r7, #24]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d103      	bne.n	800ddee <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800dde6:	f06f 0303 	mvn.w	r3, #3
 800ddea:	61fb      	str	r3, [r7, #28]
 800ddec:	e03e      	b.n	800de6c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddee:	f3ef 8305 	mrs	r3, IPSR
 800ddf2:	617b      	str	r3, [r7, #20]
  return(result);
 800ddf4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d10f      	bne.n	800de1a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddfa:	f3ef 8310 	mrs	r3, PRIMASK
 800ddfe:	613b      	str	r3, [r7, #16]
  return(result);
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d105      	bne.n	800de12 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800de06:	f3ef 8311 	mrs	r3, BASEPRI
 800de0a:	60fb      	str	r3, [r7, #12]
  return(result);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d01e      	beq.n	800de50 <osSemaphoreRelease+0x80>
 800de12:	4b19      	ldr	r3, [pc, #100]	; (800de78 <osSemaphoreRelease+0xa8>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	2b02      	cmp	r3, #2
 800de18:	d11a      	bne.n	800de50 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800de1a:	2300      	movs	r3, #0
 800de1c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800de1e:	f107 0308 	add.w	r3, r7, #8
 800de22:	4619      	mov	r1, r3
 800de24:	69b8      	ldr	r0, [r7, #24]
 800de26:	f001 fa7b 	bl	800f320 <xQueueGiveFromISR>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b01      	cmp	r3, #1
 800de2e:	d003      	beq.n	800de38 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800de30:	f06f 0302 	mvn.w	r3, #2
 800de34:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800de36:	e018      	b.n	800de6a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d015      	beq.n	800de6a <osSemaphoreRelease+0x9a>
 800de3e:	4b0f      	ldr	r3, [pc, #60]	; (800de7c <osSemaphoreRelease+0xac>)
 800de40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de44:	601a      	str	r2, [r3, #0]
 800de46:	f3bf 8f4f 	dsb	sy
 800de4a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800de4e:	e00c      	b.n	800de6a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800de50:	2300      	movs	r3, #0
 800de52:	2200      	movs	r2, #0
 800de54:	2100      	movs	r1, #0
 800de56:	69b8      	ldr	r0, [r7, #24]
 800de58:	f001 f8d4 	bl	800f004 <xQueueGenericSend>
 800de5c:	4603      	mov	r3, r0
 800de5e:	2b01      	cmp	r3, #1
 800de60:	d004      	beq.n	800de6c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800de62:	f06f 0302 	mvn.w	r3, #2
 800de66:	61fb      	str	r3, [r7, #28]
 800de68:	e000      	b.n	800de6c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800de6a:	bf00      	nop
    }
  }

  return (stat);
 800de6c:	69fb      	ldr	r3, [r7, #28]
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3720      	adds	r7, #32
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}
 800de76:	bf00      	nop
 800de78:	2000147c 	.word	0x2000147c
 800de7c:	e000ed04 	.word	0xe000ed04

0800de80 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800de80:	b580      	push	{r7, lr}
 800de82:	b08c      	sub	sp, #48	; 0x30
 800de84:	af02      	add	r7, sp, #8
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800de8c:	2300      	movs	r3, #0
 800de8e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de90:	f3ef 8305 	mrs	r3, IPSR
 800de94:	61bb      	str	r3, [r7, #24]
  return(result);
 800de96:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d170      	bne.n	800df7e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de9c:	f3ef 8310 	mrs	r3, PRIMASK
 800dea0:	617b      	str	r3, [r7, #20]
  return(result);
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d105      	bne.n	800deb4 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dea8:	f3ef 8311 	mrs	r3, BASEPRI
 800deac:	613b      	str	r3, [r7, #16]
  return(result);
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d003      	beq.n	800debc <osMessageQueueNew+0x3c>
 800deb4:	4b34      	ldr	r3, [pc, #208]	; (800df88 <osMessageQueueNew+0x108>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2b02      	cmp	r3, #2
 800deba:	d060      	beq.n	800df7e <osMessageQueueNew+0xfe>
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d05d      	beq.n	800df7e <osMessageQueueNew+0xfe>
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d05a      	beq.n	800df7e <osMessageQueueNew+0xfe>
    mem = -1;
 800dec8:	f04f 33ff 	mov.w	r3, #4294967295
 800decc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d029      	beq.n	800df28 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	689b      	ldr	r3, [r3, #8]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d012      	beq.n	800df02 <osMessageQueueNew+0x82>
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	2b4f      	cmp	r3, #79	; 0x4f
 800dee2:	d90e      	bls.n	800df02 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d00a      	beq.n	800df02 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	695a      	ldr	r2, [r3, #20]
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	68b9      	ldr	r1, [r7, #8]
 800def4:	fb01 f303 	mul.w	r3, r1, r3
 800def8:	429a      	cmp	r2, r3
 800defa:	d302      	bcc.n	800df02 <osMessageQueueNew+0x82>
        mem = 1;
 800defc:	2301      	movs	r3, #1
 800defe:	623b      	str	r3, [r7, #32]
 800df00:	e014      	b.n	800df2c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d110      	bne.n	800df2c <osMessageQueueNew+0xac>
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d10c      	bne.n	800df2c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800df16:	2b00      	cmp	r3, #0
 800df18:	d108      	bne.n	800df2c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	695b      	ldr	r3, [r3, #20]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d104      	bne.n	800df2c <osMessageQueueNew+0xac>
          mem = 0;
 800df22:	2300      	movs	r3, #0
 800df24:	623b      	str	r3, [r7, #32]
 800df26:	e001      	b.n	800df2c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800df28:	2300      	movs	r3, #0
 800df2a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800df2c:	6a3b      	ldr	r3, [r7, #32]
 800df2e:	2b01      	cmp	r3, #1
 800df30:	d10c      	bne.n	800df4c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	691a      	ldr	r2, [r3, #16]
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6899      	ldr	r1, [r3, #8]
 800df3a:	2300      	movs	r3, #0
 800df3c:	9300      	str	r3, [sp, #0]
 800df3e:	460b      	mov	r3, r1
 800df40:	68b9      	ldr	r1, [r7, #8]
 800df42:	68f8      	ldr	r0, [r7, #12]
 800df44:	f000 fe6e 	bl	800ec24 <xQueueGenericCreateStatic>
 800df48:	6278      	str	r0, [r7, #36]	; 0x24
 800df4a:	e008      	b.n	800df5e <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800df4c:	6a3b      	ldr	r3, [r7, #32]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d105      	bne.n	800df5e <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800df52:	2200      	movs	r2, #0
 800df54:	68b9      	ldr	r1, [r7, #8]
 800df56:	68f8      	ldr	r0, [r7, #12]
 800df58:	f000 fed7 	bl	800ed0a <xQueueGenericCreate>
 800df5c:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800df5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df60:	2b00      	cmp	r3, #0
 800df62:	d00c      	beq.n	800df7e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d003      	beq.n	800df72 <osMessageQueueNew+0xf2>
        name = attr->name;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	61fb      	str	r3, [r7, #28]
 800df70:	e001      	b.n	800df76 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800df72:	2300      	movs	r3, #0
 800df74:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800df76:	69f9      	ldr	r1, [r7, #28]
 800df78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df7a:	f001 fe07 	bl	800fb8c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800df7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800df80:	4618      	mov	r0, r3
 800df82:	3728      	adds	r7, #40	; 0x28
 800df84:	46bd      	mov	sp, r7
 800df86:	bd80      	pop	{r7, pc}
 800df88:	2000147c 	.word	0x2000147c

0800df8c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b08a      	sub	sp, #40	; 0x28
 800df90:	af00      	add	r7, sp, #0
 800df92:	60f8      	str	r0, [r7, #12]
 800df94:	60b9      	str	r1, [r7, #8]
 800df96:	603b      	str	r3, [r7, #0]
 800df98:	4613      	mov	r3, r2
 800df9a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dfa4:	f3ef 8305 	mrs	r3, IPSR
 800dfa8:	61fb      	str	r3, [r7, #28]
  return(result);
 800dfaa:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10f      	bne.n	800dfd0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfb0:	f3ef 8310 	mrs	r3, PRIMASK
 800dfb4:	61bb      	str	r3, [r7, #24]
  return(result);
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d105      	bne.n	800dfc8 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dfbc:	f3ef 8311 	mrs	r3, BASEPRI
 800dfc0:	617b      	str	r3, [r7, #20]
  return(result);
 800dfc2:	697b      	ldr	r3, [r7, #20]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d02c      	beq.n	800e022 <osMessageQueuePut+0x96>
 800dfc8:	4b28      	ldr	r3, [pc, #160]	; (800e06c <osMessageQueuePut+0xe0>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	2b02      	cmp	r3, #2
 800dfce:	d128      	bne.n	800e022 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dfd0:	6a3b      	ldr	r3, [r7, #32]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d005      	beq.n	800dfe2 <osMessageQueuePut+0x56>
 800dfd6:	68bb      	ldr	r3, [r7, #8]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d002      	beq.n	800dfe2 <osMessageQueuePut+0x56>
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d003      	beq.n	800dfea <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800dfe2:	f06f 0303 	mvn.w	r3, #3
 800dfe6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dfe8:	e039      	b.n	800e05e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800dfea:	2300      	movs	r3, #0
 800dfec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800dfee:	f107 0210 	add.w	r2, r7, #16
 800dff2:	2300      	movs	r3, #0
 800dff4:	68b9      	ldr	r1, [r7, #8]
 800dff6:	6a38      	ldr	r0, [r7, #32]
 800dff8:	f001 f8fe 	bl	800f1f8 <xQueueGenericSendFromISR>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d003      	beq.n	800e00a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800e002:	f06f 0302 	mvn.w	r3, #2
 800e006:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e008:	e029      	b.n	800e05e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d026      	beq.n	800e05e <osMessageQueuePut+0xd2>
 800e010:	4b17      	ldr	r3, [pc, #92]	; (800e070 <osMessageQueuePut+0xe4>)
 800e012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e016:	601a      	str	r2, [r3, #0]
 800e018:	f3bf 8f4f 	dsb	sy
 800e01c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e020:	e01d      	b.n	800e05e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e022:	6a3b      	ldr	r3, [r7, #32]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <osMessageQueuePut+0xa2>
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d103      	bne.n	800e036 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800e02e:	f06f 0303 	mvn.w	r3, #3
 800e032:	627b      	str	r3, [r7, #36]	; 0x24
 800e034:	e014      	b.n	800e060 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e036:	2300      	movs	r3, #0
 800e038:	683a      	ldr	r2, [r7, #0]
 800e03a:	68b9      	ldr	r1, [r7, #8]
 800e03c:	6a38      	ldr	r0, [r7, #32]
 800e03e:	f000 ffe1 	bl	800f004 <xQueueGenericSend>
 800e042:	4603      	mov	r3, r0
 800e044:	2b01      	cmp	r3, #1
 800e046:	d00b      	beq.n	800e060 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d003      	beq.n	800e056 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800e04e:	f06f 0301 	mvn.w	r3, #1
 800e052:	627b      	str	r3, [r7, #36]	; 0x24
 800e054:	e004      	b.n	800e060 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800e056:	f06f 0302 	mvn.w	r3, #2
 800e05a:	627b      	str	r3, [r7, #36]	; 0x24
 800e05c:	e000      	b.n	800e060 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e05e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800e060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e062:	4618      	mov	r0, r3
 800e064:	3728      	adds	r7, #40	; 0x28
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	2000147c 	.word	0x2000147c
 800e070:	e000ed04 	.word	0xe000ed04

0800e074 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800e074:	b580      	push	{r7, lr}
 800e076:	b08a      	sub	sp, #40	; 0x28
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
 800e080:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e086:	2300      	movs	r3, #0
 800e088:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e08a:	f3ef 8305 	mrs	r3, IPSR
 800e08e:	61fb      	str	r3, [r7, #28]
  return(result);
 800e090:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800e092:	2b00      	cmp	r3, #0
 800e094:	d10f      	bne.n	800e0b6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e096:	f3ef 8310 	mrs	r3, PRIMASK
 800e09a:	61bb      	str	r3, [r7, #24]
  return(result);
 800e09c:	69bb      	ldr	r3, [r7, #24]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d105      	bne.n	800e0ae <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e0a2:	f3ef 8311 	mrs	r3, BASEPRI
 800e0a6:	617b      	str	r3, [r7, #20]
  return(result);
 800e0a8:	697b      	ldr	r3, [r7, #20]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d02c      	beq.n	800e108 <osMessageQueueGet+0x94>
 800e0ae:	4b28      	ldr	r3, [pc, #160]	; (800e150 <osMessageQueueGet+0xdc>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	2b02      	cmp	r3, #2
 800e0b4:	d128      	bne.n	800e108 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e0b6:	6a3b      	ldr	r3, [r7, #32]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d005      	beq.n	800e0c8 <osMessageQueueGet+0x54>
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d002      	beq.n	800e0c8 <osMessageQueueGet+0x54>
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d003      	beq.n	800e0d0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800e0c8:	f06f 0303 	mvn.w	r3, #3
 800e0cc:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e0ce:	e038      	b.n	800e142 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e0d4:	f107 0310 	add.w	r3, r7, #16
 800e0d8:	461a      	mov	r2, r3
 800e0da:	68b9      	ldr	r1, [r7, #8]
 800e0dc:	6a38      	ldr	r0, [r7, #32]
 800e0de:	f001 fb8d 	bl	800f7fc <xQueueReceiveFromISR>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	2b01      	cmp	r3, #1
 800e0e6:	d003      	beq.n	800e0f0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800e0e8:	f06f 0302 	mvn.w	r3, #2
 800e0ec:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e0ee:	e028      	b.n	800e142 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800e0f0:	693b      	ldr	r3, [r7, #16]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d025      	beq.n	800e142 <osMessageQueueGet+0xce>
 800e0f6:	4b17      	ldr	r3, [pc, #92]	; (800e154 <osMessageQueueGet+0xe0>)
 800e0f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0fc:	601a      	str	r2, [r3, #0]
 800e0fe:	f3bf 8f4f 	dsb	sy
 800e102:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e106:	e01c      	b.n	800e142 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e108:	6a3b      	ldr	r3, [r7, #32]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d002      	beq.n	800e114 <osMessageQueueGet+0xa0>
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d103      	bne.n	800e11c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800e114:	f06f 0303 	mvn.w	r3, #3
 800e118:	627b      	str	r3, [r7, #36]	; 0x24
 800e11a:	e013      	b.n	800e144 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e11c:	683a      	ldr	r2, [r7, #0]
 800e11e:	68b9      	ldr	r1, [r7, #8]
 800e120:	6a38      	ldr	r0, [r7, #32]
 800e122:	f001 f987 	bl	800f434 <xQueueReceive>
 800e126:	4603      	mov	r3, r0
 800e128:	2b01      	cmp	r3, #1
 800e12a:	d00b      	beq.n	800e144 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d003      	beq.n	800e13a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800e132:	f06f 0301 	mvn.w	r3, #1
 800e136:	627b      	str	r3, [r7, #36]	; 0x24
 800e138:	e004      	b.n	800e144 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800e13a:	f06f 0302 	mvn.w	r3, #2
 800e13e:	627b      	str	r3, [r7, #36]	; 0x24
 800e140:	e000      	b.n	800e144 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e142:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800e144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e146:	4618      	mov	r0, r3
 800e148:	3728      	adds	r7, #40	; 0x28
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
 800e14e:	bf00      	nop
 800e150:	2000147c 	.word	0x2000147c
 800e154:	e000ed04 	.word	0xe000ed04

0800e158 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e158:	b480      	push	{r7}
 800e15a:	b085      	sub	sp, #20
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	60f8      	str	r0, [r7, #12]
 800e160:	60b9      	str	r1, [r7, #8]
 800e162:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	4a07      	ldr	r2, [pc, #28]	; (800e184 <vApplicationGetIdleTaskMemory+0x2c>)
 800e168:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	4a06      	ldr	r2, [pc, #24]	; (800e188 <vApplicationGetIdleTaskMemory+0x30>)
 800e16e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2280      	movs	r2, #128	; 0x80
 800e174:	601a      	str	r2, [r3, #0]
}
 800e176:	bf00      	nop
 800e178:	3714      	adds	r7, #20
 800e17a:	46bd      	mov	sp, r7
 800e17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e180:	4770      	bx	lr
 800e182:	bf00      	nop
 800e184:	20001480 	.word	0x20001480
 800e188:	200014dc 	.word	0x200014dc

0800e18c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e18c:	b480      	push	{r7}
 800e18e:	b085      	sub	sp, #20
 800e190:	af00      	add	r7, sp, #0
 800e192:	60f8      	str	r0, [r7, #12]
 800e194:	60b9      	str	r1, [r7, #8]
 800e196:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	4a07      	ldr	r2, [pc, #28]	; (800e1b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800e19c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	4a06      	ldr	r2, [pc, #24]	; (800e1bc <vApplicationGetTimerTaskMemory+0x30>)
 800e1a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e1aa:	601a      	str	r2, [r3, #0]
}
 800e1ac:	bf00      	nop
 800e1ae:	3714      	adds	r7, #20
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b6:	4770      	bx	lr
 800e1b8:	200016dc 	.word	0x200016dc
 800e1bc:	20001738 	.word	0x20001738

0800e1c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b085      	sub	sp, #20
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	60f8      	str	r0, [r7, #12]
 800e1c8:	60b9      	str	r1, [r7, #8]
 800e1ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	3b04      	subs	r3, #4
 800e1d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e1d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	3b04      	subs	r3, #4
 800e1de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	f023 0201 	bic.w	r2, r3, #1
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	3b04      	subs	r3, #4
 800e1ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e1f0:	4a0c      	ldr	r2, [pc, #48]	; (800e224 <pxPortInitialiseStack+0x64>)
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	3b14      	subs	r3, #20
 800e1fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e1fc:	687a      	ldr	r2, [r7, #4]
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	3b04      	subs	r3, #4
 800e206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	f06f 0202 	mvn.w	r2, #2
 800e20e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	3b20      	subs	r3, #32
 800e214:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e216:	68fb      	ldr	r3, [r7, #12]
}
 800e218:	4618      	mov	r0, r3
 800e21a:	3714      	adds	r7, #20
 800e21c:	46bd      	mov	sp, r7
 800e21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e222:	4770      	bx	lr
 800e224:	0800e229 	.word	0x0800e229

0800e228 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e228:	b480      	push	{r7}
 800e22a:	b085      	sub	sp, #20
 800e22c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e22e:	2300      	movs	r3, #0
 800e230:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e232:	4b11      	ldr	r3, [pc, #68]	; (800e278 <prvTaskExitError+0x50>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23a:	d009      	beq.n	800e250 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e240:	f383 8811 	msr	BASEPRI, r3
 800e244:	f3bf 8f6f 	isb	sy
 800e248:	f3bf 8f4f 	dsb	sy
 800e24c:	60fb      	str	r3, [r7, #12]
 800e24e:	e7fe      	b.n	800e24e <prvTaskExitError+0x26>
 800e250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e254:	f383 8811 	msr	BASEPRI, r3
 800e258:	f3bf 8f6f 	isb	sy
 800e25c:	f3bf 8f4f 	dsb	sy
 800e260:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e262:	bf00      	nop
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d0fc      	beq.n	800e264 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e26a:	bf00      	nop
 800e26c:	3714      	adds	r7, #20
 800e26e:	46bd      	mov	sp, r7
 800e270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e274:	4770      	bx	lr
 800e276:	bf00      	nop
 800e278:	20000020 	.word	0x20000020
 800e27c:	00000000 	.word	0x00000000

0800e280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e280:	4b07      	ldr	r3, [pc, #28]	; (800e2a0 <pxCurrentTCBConst2>)
 800e282:	6819      	ldr	r1, [r3, #0]
 800e284:	6808      	ldr	r0, [r1, #0]
 800e286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e28a:	f380 8809 	msr	PSP, r0
 800e28e:	f3bf 8f6f 	isb	sy
 800e292:	f04f 0000 	mov.w	r0, #0
 800e296:	f380 8811 	msr	BASEPRI, r0
 800e29a:	4770      	bx	lr
 800e29c:	f3af 8000 	nop.w

0800e2a0 <pxCurrentTCBConst2>:
 800e2a0:	200055f0 	.word	0x200055f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e2a4:	bf00      	nop
 800e2a6:	bf00      	nop

0800e2a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e2a8:	4808      	ldr	r0, [pc, #32]	; (800e2cc <prvPortStartFirstTask+0x24>)
 800e2aa:	6800      	ldr	r0, [r0, #0]
 800e2ac:	6800      	ldr	r0, [r0, #0]
 800e2ae:	f380 8808 	msr	MSP, r0
 800e2b2:	f04f 0000 	mov.w	r0, #0
 800e2b6:	f380 8814 	msr	CONTROL, r0
 800e2ba:	b662      	cpsie	i
 800e2bc:	b661      	cpsie	f
 800e2be:	f3bf 8f4f 	dsb	sy
 800e2c2:	f3bf 8f6f 	isb	sy
 800e2c6:	df00      	svc	0
 800e2c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e2ca:	bf00      	nop
 800e2cc:	e000ed08 	.word	0xe000ed08

0800e2d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b086      	sub	sp, #24
 800e2d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e2d6:	4b44      	ldr	r3, [pc, #272]	; (800e3e8 <xPortStartScheduler+0x118>)
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	4a44      	ldr	r2, [pc, #272]	; (800e3ec <xPortStartScheduler+0x11c>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d109      	bne.n	800e2f4 <xPortStartScheduler+0x24>
 800e2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2e4:	f383 8811 	msr	BASEPRI, r3
 800e2e8:	f3bf 8f6f 	isb	sy
 800e2ec:	f3bf 8f4f 	dsb	sy
 800e2f0:	613b      	str	r3, [r7, #16]
 800e2f2:	e7fe      	b.n	800e2f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e2f4:	4b3c      	ldr	r3, [pc, #240]	; (800e3e8 <xPortStartScheduler+0x118>)
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	4a3d      	ldr	r2, [pc, #244]	; (800e3f0 <xPortStartScheduler+0x120>)
 800e2fa:	4293      	cmp	r3, r2
 800e2fc:	d109      	bne.n	800e312 <xPortStartScheduler+0x42>
 800e2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e302:	f383 8811 	msr	BASEPRI, r3
 800e306:	f3bf 8f6f 	isb	sy
 800e30a:	f3bf 8f4f 	dsb	sy
 800e30e:	60fb      	str	r3, [r7, #12]
 800e310:	e7fe      	b.n	800e310 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e312:	4b38      	ldr	r3, [pc, #224]	; (800e3f4 <xPortStartScheduler+0x124>)
 800e314:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e316:	697b      	ldr	r3, [r7, #20]
 800e318:	781b      	ldrb	r3, [r3, #0]
 800e31a:	b2db      	uxtb	r3, r3
 800e31c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e31e:	697b      	ldr	r3, [r7, #20]
 800e320:	22ff      	movs	r2, #255	; 0xff
 800e322:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	b2db      	uxtb	r3, r3
 800e32a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e32c:	78fb      	ldrb	r3, [r7, #3]
 800e32e:	b2db      	uxtb	r3, r3
 800e330:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e334:	b2da      	uxtb	r2, r3
 800e336:	4b30      	ldr	r3, [pc, #192]	; (800e3f8 <xPortStartScheduler+0x128>)
 800e338:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e33a:	4b30      	ldr	r3, [pc, #192]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e33c:	2207      	movs	r2, #7
 800e33e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e340:	e009      	b.n	800e356 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800e342:	4b2e      	ldr	r3, [pc, #184]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	3b01      	subs	r3, #1
 800e348:	4a2c      	ldr	r2, [pc, #176]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e34a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e34c:	78fb      	ldrb	r3, [r7, #3]
 800e34e:	b2db      	uxtb	r3, r3
 800e350:	005b      	lsls	r3, r3, #1
 800e352:	b2db      	uxtb	r3, r3
 800e354:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e356:	78fb      	ldrb	r3, [r7, #3]
 800e358:	b2db      	uxtb	r3, r3
 800e35a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e35e:	2b80      	cmp	r3, #128	; 0x80
 800e360:	d0ef      	beq.n	800e342 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e362:	4b26      	ldr	r3, [pc, #152]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	f1c3 0307 	rsb	r3, r3, #7
 800e36a:	2b04      	cmp	r3, #4
 800e36c:	d009      	beq.n	800e382 <xPortStartScheduler+0xb2>
 800e36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e372:	f383 8811 	msr	BASEPRI, r3
 800e376:	f3bf 8f6f 	isb	sy
 800e37a:	f3bf 8f4f 	dsb	sy
 800e37e:	60bb      	str	r3, [r7, #8]
 800e380:	e7fe      	b.n	800e380 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e382:	4b1e      	ldr	r3, [pc, #120]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	021b      	lsls	r3, r3, #8
 800e388:	4a1c      	ldr	r2, [pc, #112]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e38a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e38c:	4b1b      	ldr	r3, [pc, #108]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e394:	4a19      	ldr	r2, [pc, #100]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e396:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	b2da      	uxtb	r2, r3
 800e39c:	697b      	ldr	r3, [r7, #20]
 800e39e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e3a0:	4b17      	ldr	r3, [pc, #92]	; (800e400 <xPortStartScheduler+0x130>)
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	4a16      	ldr	r2, [pc, #88]	; (800e400 <xPortStartScheduler+0x130>)
 800e3a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e3aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e3ac:	4b14      	ldr	r3, [pc, #80]	; (800e400 <xPortStartScheduler+0x130>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	4a13      	ldr	r2, [pc, #76]	; (800e400 <xPortStartScheduler+0x130>)
 800e3b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e3b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e3b8:	f000 f8d6 	bl	800e568 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e3bc:	4b11      	ldr	r3, [pc, #68]	; (800e404 <xPortStartScheduler+0x134>)
 800e3be:	2200      	movs	r2, #0
 800e3c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e3c2:	f000 f8f5 	bl	800e5b0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e3c6:	4b10      	ldr	r3, [pc, #64]	; (800e408 <xPortStartScheduler+0x138>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4a0f      	ldr	r2, [pc, #60]	; (800e408 <xPortStartScheduler+0x138>)
 800e3cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e3d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e3d2:	f7ff ff69 	bl	800e2a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e3d6:	f002 f83f 	bl	8010458 <vTaskSwitchContext>
	prvTaskExitError();
 800e3da:	f7ff ff25 	bl	800e228 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e3de:	2300      	movs	r3, #0
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3718      	adds	r7, #24
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}
 800e3e8:	e000ed00 	.word	0xe000ed00
 800e3ec:	410fc271 	.word	0x410fc271
 800e3f0:	410fc270 	.word	0x410fc270
 800e3f4:	e000e400 	.word	0xe000e400
 800e3f8:	20001b38 	.word	0x20001b38
 800e3fc:	20001b3c 	.word	0x20001b3c
 800e400:	e000ed20 	.word	0xe000ed20
 800e404:	20000020 	.word	0x20000020
 800e408:	e000ef34 	.word	0xe000ef34

0800e40c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e40c:	b480      	push	{r7}
 800e40e:	b083      	sub	sp, #12
 800e410:	af00      	add	r7, sp, #0
 800e412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e416:	f383 8811 	msr	BASEPRI, r3
 800e41a:	f3bf 8f6f 	isb	sy
 800e41e:	f3bf 8f4f 	dsb	sy
 800e422:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e424:	4b0e      	ldr	r3, [pc, #56]	; (800e460 <vPortEnterCritical+0x54>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	3301      	adds	r3, #1
 800e42a:	4a0d      	ldr	r2, [pc, #52]	; (800e460 <vPortEnterCritical+0x54>)
 800e42c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e42e:	4b0c      	ldr	r3, [pc, #48]	; (800e460 <vPortEnterCritical+0x54>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	2b01      	cmp	r3, #1
 800e434:	d10e      	bne.n	800e454 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e436:	4b0b      	ldr	r3, [pc, #44]	; (800e464 <vPortEnterCritical+0x58>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d009      	beq.n	800e454 <vPortEnterCritical+0x48>
 800e440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e444:	f383 8811 	msr	BASEPRI, r3
 800e448:	f3bf 8f6f 	isb	sy
 800e44c:	f3bf 8f4f 	dsb	sy
 800e450:	603b      	str	r3, [r7, #0]
 800e452:	e7fe      	b.n	800e452 <vPortEnterCritical+0x46>
	}
}
 800e454:	bf00      	nop
 800e456:	370c      	adds	r7, #12
 800e458:	46bd      	mov	sp, r7
 800e45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45e:	4770      	bx	lr
 800e460:	20000020 	.word	0x20000020
 800e464:	e000ed04 	.word	0xe000ed04

0800e468 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e468:	b480      	push	{r7}
 800e46a:	b083      	sub	sp, #12
 800e46c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e46e:	4b11      	ldr	r3, [pc, #68]	; (800e4b4 <vPortExitCritical+0x4c>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d109      	bne.n	800e48a <vPortExitCritical+0x22>
 800e476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e47a:	f383 8811 	msr	BASEPRI, r3
 800e47e:	f3bf 8f6f 	isb	sy
 800e482:	f3bf 8f4f 	dsb	sy
 800e486:	607b      	str	r3, [r7, #4]
 800e488:	e7fe      	b.n	800e488 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800e48a:	4b0a      	ldr	r3, [pc, #40]	; (800e4b4 <vPortExitCritical+0x4c>)
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	3b01      	subs	r3, #1
 800e490:	4a08      	ldr	r2, [pc, #32]	; (800e4b4 <vPortExitCritical+0x4c>)
 800e492:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e494:	4b07      	ldr	r3, [pc, #28]	; (800e4b4 <vPortExitCritical+0x4c>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d104      	bne.n	800e4a6 <vPortExitCritical+0x3e>
 800e49c:	2300      	movs	r3, #0
 800e49e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800e4a6:	bf00      	nop
 800e4a8:	370c      	adds	r7, #12
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b0:	4770      	bx	lr
 800e4b2:	bf00      	nop
 800e4b4:	20000020 	.word	0x20000020
	...

0800e4c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e4c0:	f3ef 8009 	mrs	r0, PSP
 800e4c4:	f3bf 8f6f 	isb	sy
 800e4c8:	4b15      	ldr	r3, [pc, #84]	; (800e520 <pxCurrentTCBConst>)
 800e4ca:	681a      	ldr	r2, [r3, #0]
 800e4cc:	f01e 0f10 	tst.w	lr, #16
 800e4d0:	bf08      	it	eq
 800e4d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e4d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4da:	6010      	str	r0, [r2, #0]
 800e4dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e4e4:	f380 8811 	msr	BASEPRI, r0
 800e4e8:	f3bf 8f4f 	dsb	sy
 800e4ec:	f3bf 8f6f 	isb	sy
 800e4f0:	f001 ffb2 	bl	8010458 <vTaskSwitchContext>
 800e4f4:	f04f 0000 	mov.w	r0, #0
 800e4f8:	f380 8811 	msr	BASEPRI, r0
 800e4fc:	bc09      	pop	{r0, r3}
 800e4fe:	6819      	ldr	r1, [r3, #0]
 800e500:	6808      	ldr	r0, [r1, #0]
 800e502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e506:	f01e 0f10 	tst.w	lr, #16
 800e50a:	bf08      	it	eq
 800e50c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e510:	f380 8809 	msr	PSP, r0
 800e514:	f3bf 8f6f 	isb	sy
 800e518:	4770      	bx	lr
 800e51a:	bf00      	nop
 800e51c:	f3af 8000 	nop.w

0800e520 <pxCurrentTCBConst>:
 800e520:	200055f0 	.word	0x200055f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e524:	bf00      	nop
 800e526:	bf00      	nop

0800e528 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b082      	sub	sp, #8
 800e52c:	af00      	add	r7, sp, #0
	__asm volatile
 800e52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e532:	f383 8811 	msr	BASEPRI, r3
 800e536:	f3bf 8f6f 	isb	sy
 800e53a:	f3bf 8f4f 	dsb	sy
 800e53e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e540:	f001 fed2 	bl	80102e8 <xTaskIncrementTick>
 800e544:	4603      	mov	r3, r0
 800e546:	2b00      	cmp	r3, #0
 800e548:	d003      	beq.n	800e552 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e54a:	4b06      	ldr	r3, [pc, #24]	; (800e564 <SysTick_Handler+0x3c>)
 800e54c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e550:	601a      	str	r2, [r3, #0]
 800e552:	2300      	movs	r3, #0
 800e554:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800e55c:	bf00      	nop
 800e55e:	3708      	adds	r7, #8
 800e560:	46bd      	mov	sp, r7
 800e562:	bd80      	pop	{r7, pc}
 800e564:	e000ed04 	.word	0xe000ed04

0800e568 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e568:	b480      	push	{r7}
 800e56a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e56c:	4b0b      	ldr	r3, [pc, #44]	; (800e59c <vPortSetupTimerInterrupt+0x34>)
 800e56e:	2200      	movs	r2, #0
 800e570:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e572:	4b0b      	ldr	r3, [pc, #44]	; (800e5a0 <vPortSetupTimerInterrupt+0x38>)
 800e574:	2200      	movs	r2, #0
 800e576:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e578:	4b0a      	ldr	r3, [pc, #40]	; (800e5a4 <vPortSetupTimerInterrupt+0x3c>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	4a0a      	ldr	r2, [pc, #40]	; (800e5a8 <vPortSetupTimerInterrupt+0x40>)
 800e57e:	fba2 2303 	umull	r2, r3, r2, r3
 800e582:	099b      	lsrs	r3, r3, #6
 800e584:	4a09      	ldr	r2, [pc, #36]	; (800e5ac <vPortSetupTimerInterrupt+0x44>)
 800e586:	3b01      	subs	r3, #1
 800e588:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e58a:	4b04      	ldr	r3, [pc, #16]	; (800e59c <vPortSetupTimerInterrupt+0x34>)
 800e58c:	2207      	movs	r2, #7
 800e58e:	601a      	str	r2, [r3, #0]
}
 800e590:	bf00      	nop
 800e592:	46bd      	mov	sp, r7
 800e594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e598:	4770      	bx	lr
 800e59a:	bf00      	nop
 800e59c:	e000e010 	.word	0xe000e010
 800e5a0:	e000e018 	.word	0xe000e018
 800e5a4:	20000014 	.word	0x20000014
 800e5a8:	10624dd3 	.word	0x10624dd3
 800e5ac:	e000e014 	.word	0xe000e014

0800e5b0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e5b0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e5c0 <vPortEnableVFP+0x10>
 800e5b4:	6801      	ldr	r1, [r0, #0]
 800e5b6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e5ba:	6001      	str	r1, [r0, #0]
 800e5bc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e5be:	bf00      	nop
 800e5c0:	e000ed88 	.word	0xe000ed88

0800e5c4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b085      	sub	sp, #20
 800e5c8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e5ca:	f3ef 8305 	mrs	r3, IPSR
 800e5ce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2b0f      	cmp	r3, #15
 800e5d4:	d913      	bls.n	800e5fe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e5d6:	4a16      	ldr	r2, [pc, #88]	; (800e630 <vPortValidateInterruptPriority+0x6c>)
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	4413      	add	r3, r2
 800e5dc:	781b      	ldrb	r3, [r3, #0]
 800e5de:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e5e0:	4b14      	ldr	r3, [pc, #80]	; (800e634 <vPortValidateInterruptPriority+0x70>)
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	7afa      	ldrb	r2, [r7, #11]
 800e5e6:	429a      	cmp	r2, r3
 800e5e8:	d209      	bcs.n	800e5fe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800e5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	607b      	str	r3, [r7, #4]
 800e5fc:	e7fe      	b.n	800e5fc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e5fe:	4b0e      	ldr	r3, [pc, #56]	; (800e638 <vPortValidateInterruptPriority+0x74>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e606:	4b0d      	ldr	r3, [pc, #52]	; (800e63c <vPortValidateInterruptPriority+0x78>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d909      	bls.n	800e622 <vPortValidateInterruptPriority+0x5e>
 800e60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e612:	f383 8811 	msr	BASEPRI, r3
 800e616:	f3bf 8f6f 	isb	sy
 800e61a:	f3bf 8f4f 	dsb	sy
 800e61e:	603b      	str	r3, [r7, #0]
 800e620:	e7fe      	b.n	800e620 <vPortValidateInterruptPriority+0x5c>
	}
 800e622:	bf00      	nop
 800e624:	3714      	adds	r7, #20
 800e626:	46bd      	mov	sp, r7
 800e628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62c:	4770      	bx	lr
 800e62e:	bf00      	nop
 800e630:	e000e3f0 	.word	0xe000e3f0
 800e634:	20001b38 	.word	0x20001b38
 800e638:	e000ed0c 	.word	0xe000ed0c
 800e63c:	20001b3c 	.word	0x20001b3c

0800e640 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b08a      	sub	sp, #40	; 0x28
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e648:	2300      	movs	r3, #0
 800e64a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e64c:	f001 fd5a 	bl	8010104 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e650:	4b57      	ldr	r3, [pc, #348]	; (800e7b0 <pvPortMalloc+0x170>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d101      	bne.n	800e65c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e658:	f000 f90c 	bl	800e874 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e65c:	4b55      	ldr	r3, [pc, #340]	; (800e7b4 <pvPortMalloc+0x174>)
 800e65e:	681a      	ldr	r2, [r3, #0]
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	4013      	ands	r3, r2
 800e664:	2b00      	cmp	r3, #0
 800e666:	f040 808c 	bne.w	800e782 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d01c      	beq.n	800e6aa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800e670:	2208      	movs	r2, #8
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	4413      	add	r3, r2
 800e676:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f003 0307 	and.w	r3, r3, #7
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d013      	beq.n	800e6aa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f023 0307 	bic.w	r3, r3, #7
 800e688:	3308      	adds	r3, #8
 800e68a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f003 0307 	and.w	r3, r3, #7
 800e692:	2b00      	cmp	r3, #0
 800e694:	d009      	beq.n	800e6aa <pvPortMalloc+0x6a>
 800e696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69a:	f383 8811 	msr	BASEPRI, r3
 800e69e:	f3bf 8f6f 	isb	sy
 800e6a2:	f3bf 8f4f 	dsb	sy
 800e6a6:	617b      	str	r3, [r7, #20]
 800e6a8:	e7fe      	b.n	800e6a8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d068      	beq.n	800e782 <pvPortMalloc+0x142>
 800e6b0:	4b41      	ldr	r3, [pc, #260]	; (800e7b8 <pvPortMalloc+0x178>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	429a      	cmp	r2, r3
 800e6b8:	d863      	bhi.n	800e782 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e6ba:	4b40      	ldr	r3, [pc, #256]	; (800e7bc <pvPortMalloc+0x17c>)
 800e6bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e6be:	4b3f      	ldr	r3, [pc, #252]	; (800e7bc <pvPortMalloc+0x17c>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6c4:	e004      	b.n	800e6d0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800e6c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6d2:	685b      	ldr	r3, [r3, #4]
 800e6d4:	687a      	ldr	r2, [r7, #4]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d903      	bls.n	800e6e2 <pvPortMalloc+0xa2>
 800e6da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d1f1      	bne.n	800e6c6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e6e2:	4b33      	ldr	r3, [pc, #204]	; (800e7b0 <pvPortMalloc+0x170>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d04a      	beq.n	800e782 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e6ec:	6a3b      	ldr	r3, [r7, #32]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2208      	movs	r2, #8
 800e6f2:	4413      	add	r3, r2
 800e6f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6f8:	681a      	ldr	r2, [r3, #0]
 800e6fa:	6a3b      	ldr	r3, [r7, #32]
 800e6fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e700:	685a      	ldr	r2, [r3, #4]
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	1ad2      	subs	r2, r2, r3
 800e706:	2308      	movs	r3, #8
 800e708:	005b      	lsls	r3, r3, #1
 800e70a:	429a      	cmp	r2, r3
 800e70c:	d91e      	bls.n	800e74c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e70e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	4413      	add	r3, r2
 800e714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	f003 0307 	and.w	r3, r3, #7
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d009      	beq.n	800e734 <pvPortMalloc+0xf4>
 800e720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e724:	f383 8811 	msr	BASEPRI, r3
 800e728:	f3bf 8f6f 	isb	sy
 800e72c:	f3bf 8f4f 	dsb	sy
 800e730:	613b      	str	r3, [r7, #16]
 800e732:	e7fe      	b.n	800e732 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e736:	685a      	ldr	r2, [r3, #4]
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	1ad2      	subs	r2, r2, r3
 800e73c:	69bb      	ldr	r3, [r7, #24]
 800e73e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e742:	687a      	ldr	r2, [r7, #4]
 800e744:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e746:	69b8      	ldr	r0, [r7, #24]
 800e748:	f000 f8f6 	bl	800e938 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e74c:	4b1a      	ldr	r3, [pc, #104]	; (800e7b8 <pvPortMalloc+0x178>)
 800e74e:	681a      	ldr	r2, [r3, #0]
 800e750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e752:	685b      	ldr	r3, [r3, #4]
 800e754:	1ad3      	subs	r3, r2, r3
 800e756:	4a18      	ldr	r2, [pc, #96]	; (800e7b8 <pvPortMalloc+0x178>)
 800e758:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e75a:	4b17      	ldr	r3, [pc, #92]	; (800e7b8 <pvPortMalloc+0x178>)
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	4b18      	ldr	r3, [pc, #96]	; (800e7c0 <pvPortMalloc+0x180>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	429a      	cmp	r2, r3
 800e764:	d203      	bcs.n	800e76e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e766:	4b14      	ldr	r3, [pc, #80]	; (800e7b8 <pvPortMalloc+0x178>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	4a15      	ldr	r2, [pc, #84]	; (800e7c0 <pvPortMalloc+0x180>)
 800e76c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e76e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e770:	685a      	ldr	r2, [r3, #4]
 800e772:	4b10      	ldr	r3, [pc, #64]	; (800e7b4 <pvPortMalloc+0x174>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	431a      	orrs	r2, r3
 800e778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e77a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e77e:	2200      	movs	r2, #0
 800e780:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e782:	f001 fd05 	bl	8010190 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e786:	69fb      	ldr	r3, [r7, #28]
 800e788:	f003 0307 	and.w	r3, r3, #7
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d009      	beq.n	800e7a4 <pvPortMalloc+0x164>
 800e790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e794:	f383 8811 	msr	BASEPRI, r3
 800e798:	f3bf 8f6f 	isb	sy
 800e79c:	f3bf 8f4f 	dsb	sy
 800e7a0:	60fb      	str	r3, [r7, #12]
 800e7a2:	e7fe      	b.n	800e7a2 <pvPortMalloc+0x162>
	return pvReturn;
 800e7a4:	69fb      	ldr	r3, [r7, #28]
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3728      	adds	r7, #40	; 0x28
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}
 800e7ae:	bf00      	nop
 800e7b0:	200055e0 	.word	0x200055e0
 800e7b4:	200055ec 	.word	0x200055ec
 800e7b8:	200055e4 	.word	0x200055e4
 800e7bc:	200055d8 	.word	0x200055d8
 800e7c0:	200055e8 	.word	0x200055e8

0800e7c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b086      	sub	sp, #24
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d046      	beq.n	800e864 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e7d6:	2308      	movs	r3, #8
 800e7d8:	425b      	negs	r3, r3
 800e7da:	697a      	ldr	r2, [r7, #20]
 800e7dc:	4413      	add	r3, r2
 800e7de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	685a      	ldr	r2, [r3, #4]
 800e7e8:	4b20      	ldr	r3, [pc, #128]	; (800e86c <vPortFree+0xa8>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	4013      	ands	r3, r2
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d109      	bne.n	800e806 <vPortFree+0x42>
 800e7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7f6:	f383 8811 	msr	BASEPRI, r3
 800e7fa:	f3bf 8f6f 	isb	sy
 800e7fe:	f3bf 8f4f 	dsb	sy
 800e802:	60fb      	str	r3, [r7, #12]
 800e804:	e7fe      	b.n	800e804 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e806:	693b      	ldr	r3, [r7, #16]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d009      	beq.n	800e822 <vPortFree+0x5e>
 800e80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e812:	f383 8811 	msr	BASEPRI, r3
 800e816:	f3bf 8f6f 	isb	sy
 800e81a:	f3bf 8f4f 	dsb	sy
 800e81e:	60bb      	str	r3, [r7, #8]
 800e820:	e7fe      	b.n	800e820 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	685a      	ldr	r2, [r3, #4]
 800e826:	4b11      	ldr	r3, [pc, #68]	; (800e86c <vPortFree+0xa8>)
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	4013      	ands	r3, r2
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d019      	beq.n	800e864 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d115      	bne.n	800e864 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e838:	693b      	ldr	r3, [r7, #16]
 800e83a:	685a      	ldr	r2, [r3, #4]
 800e83c:	4b0b      	ldr	r3, [pc, #44]	; (800e86c <vPortFree+0xa8>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	43db      	mvns	r3, r3
 800e842:	401a      	ands	r2, r3
 800e844:	693b      	ldr	r3, [r7, #16]
 800e846:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e848:	f001 fc5c 	bl	8010104 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	685a      	ldr	r2, [r3, #4]
 800e850:	4b07      	ldr	r3, [pc, #28]	; (800e870 <vPortFree+0xac>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4413      	add	r3, r2
 800e856:	4a06      	ldr	r2, [pc, #24]	; (800e870 <vPortFree+0xac>)
 800e858:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e85a:	6938      	ldr	r0, [r7, #16]
 800e85c:	f000 f86c 	bl	800e938 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e860:	f001 fc96 	bl	8010190 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e864:	bf00      	nop
 800e866:	3718      	adds	r7, #24
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}
 800e86c:	200055ec 	.word	0x200055ec
 800e870:	200055e4 	.word	0x200055e4

0800e874 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e874:	b480      	push	{r7}
 800e876:	b085      	sub	sp, #20
 800e878:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e87a:	f643 2398 	movw	r3, #15000	; 0x3a98
 800e87e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e880:	4b27      	ldr	r3, [pc, #156]	; (800e920 <prvHeapInit+0xac>)
 800e882:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	f003 0307 	and.w	r3, r3, #7
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d00c      	beq.n	800e8a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	3307      	adds	r3, #7
 800e892:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f023 0307 	bic.w	r3, r3, #7
 800e89a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e89c:	68ba      	ldr	r2, [r7, #8]
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	1ad3      	subs	r3, r2, r3
 800e8a2:	4a1f      	ldr	r2, [pc, #124]	; (800e920 <prvHeapInit+0xac>)
 800e8a4:	4413      	add	r3, r2
 800e8a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e8ac:	4a1d      	ldr	r2, [pc, #116]	; (800e924 <prvHeapInit+0xb0>)
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e8b2:	4b1c      	ldr	r3, [pc, #112]	; (800e924 <prvHeapInit+0xb0>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	68ba      	ldr	r2, [r7, #8]
 800e8bc:	4413      	add	r3, r2
 800e8be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e8c0:	2208      	movs	r2, #8
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	1a9b      	subs	r3, r3, r2
 800e8c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	f023 0307 	bic.w	r3, r3, #7
 800e8ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	4a15      	ldr	r2, [pc, #84]	; (800e928 <prvHeapInit+0xb4>)
 800e8d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e8d6:	4b14      	ldr	r3, [pc, #80]	; (800e928 <prvHeapInit+0xb4>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e8de:	4b12      	ldr	r3, [pc, #72]	; (800e928 <prvHeapInit+0xb4>)
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	68fa      	ldr	r2, [r7, #12]
 800e8ee:	1ad2      	subs	r2, r2, r3
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e8f4:	4b0c      	ldr	r3, [pc, #48]	; (800e928 <prvHeapInit+0xb4>)
 800e8f6:	681a      	ldr	r2, [r3, #0]
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	685b      	ldr	r3, [r3, #4]
 800e900:	4a0a      	ldr	r2, [pc, #40]	; (800e92c <prvHeapInit+0xb8>)
 800e902:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	4a09      	ldr	r2, [pc, #36]	; (800e930 <prvHeapInit+0xbc>)
 800e90a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e90c:	4b09      	ldr	r3, [pc, #36]	; (800e934 <prvHeapInit+0xc0>)
 800e90e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e912:	601a      	str	r2, [r3, #0]
}
 800e914:	bf00      	nop
 800e916:	3714      	adds	r7, #20
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr
 800e920:	20001b40 	.word	0x20001b40
 800e924:	200055d8 	.word	0x200055d8
 800e928:	200055e0 	.word	0x200055e0
 800e92c:	200055e8 	.word	0x200055e8
 800e930:	200055e4 	.word	0x200055e4
 800e934:	200055ec 	.word	0x200055ec

0800e938 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e938:	b480      	push	{r7}
 800e93a:	b085      	sub	sp, #20
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e940:	4b28      	ldr	r3, [pc, #160]	; (800e9e4 <prvInsertBlockIntoFreeList+0xac>)
 800e942:	60fb      	str	r3, [r7, #12]
 800e944:	e002      	b.n	800e94c <prvInsertBlockIntoFreeList+0x14>
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	60fb      	str	r3, [r7, #12]
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	429a      	cmp	r2, r3
 800e954:	d8f7      	bhi.n	800e946 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	685b      	ldr	r3, [r3, #4]
 800e95e:	68ba      	ldr	r2, [r7, #8]
 800e960:	4413      	add	r3, r2
 800e962:	687a      	ldr	r2, [r7, #4]
 800e964:	429a      	cmp	r2, r3
 800e966:	d108      	bne.n	800e97a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	685a      	ldr	r2, [r3, #4]
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	685b      	ldr	r3, [r3, #4]
 800e970:	441a      	add	r2, r3
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	685b      	ldr	r3, [r3, #4]
 800e982:	68ba      	ldr	r2, [r7, #8]
 800e984:	441a      	add	r2, r3
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d118      	bne.n	800e9c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	681a      	ldr	r2, [r3, #0]
 800e992:	4b15      	ldr	r3, [pc, #84]	; (800e9e8 <prvInsertBlockIntoFreeList+0xb0>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	429a      	cmp	r2, r3
 800e998:	d00d      	beq.n	800e9b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	685a      	ldr	r2, [r3, #4]
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	441a      	add	r2, r3
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	681a      	ldr	r2, [r3, #0]
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	601a      	str	r2, [r3, #0]
 800e9b4:	e008      	b.n	800e9c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e9b6:	4b0c      	ldr	r3, [pc, #48]	; (800e9e8 <prvInsertBlockIntoFreeList+0xb0>)
 800e9b8:	681a      	ldr	r2, [r3, #0]
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	601a      	str	r2, [r3, #0]
 800e9be:	e003      	b.n	800e9c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e9c8:	68fa      	ldr	r2, [r7, #12]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d002      	beq.n	800e9d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	687a      	ldr	r2, [r7, #4]
 800e9d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e9d6:	bf00      	nop
 800e9d8:	3714      	adds	r7, #20
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e0:	4770      	bx	lr
 800e9e2:	bf00      	nop
 800e9e4:	200055d8 	.word	0x200055d8
 800e9e8:	200055e0 	.word	0x200055e0

0800e9ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b083      	sub	sp, #12
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f103 0208 	add.w	r2, r3, #8
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f04f 32ff 	mov.w	r2, #4294967295
 800ea04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f103 0208 	add.w	r2, r3, #8
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f103 0208 	add.w	r2, r3, #8
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2200      	movs	r2, #0
 800ea38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ea3a:	bf00      	nop
 800ea3c:	370c      	adds	r7, #12
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea44:	4770      	bx	lr

0800ea46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ea46:	b480      	push	{r7}
 800ea48:	b085      	sub	sp, #20
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	6078      	str	r0, [r7, #4]
 800ea4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	685b      	ldr	r3, [r3, #4]
 800ea54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	68fa      	ldr	r2, [r7, #12]
 800ea5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	689a      	ldr	r2, [r3, #8]
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	689b      	ldr	r3, [r3, #8]
 800ea68:	683a      	ldr	r2, [r7, #0]
 800ea6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	683a      	ldr	r2, [r7, #0]
 800ea70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	687a      	ldr	r2, [r7, #4]
 800ea76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	1c5a      	adds	r2, r3, #1
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	601a      	str	r2, [r3, #0]
}
 800ea82:	bf00      	nop
 800ea84:	3714      	adds	r7, #20
 800ea86:	46bd      	mov	sp, r7
 800ea88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8c:	4770      	bx	lr

0800ea8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ea8e:	b480      	push	{r7}
 800ea90:	b085      	sub	sp, #20
 800ea92:	af00      	add	r7, sp, #0
 800ea94:	6078      	str	r0, [r7, #4]
 800ea96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaa4:	d103      	bne.n	800eaae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	691b      	ldr	r3, [r3, #16]
 800eaaa:	60fb      	str	r3, [r7, #12]
 800eaac:	e00c      	b.n	800eac8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	3308      	adds	r3, #8
 800eab2:	60fb      	str	r3, [r7, #12]
 800eab4:	e002      	b.n	800eabc <vListInsert+0x2e>
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	685b      	ldr	r3, [r3, #4]
 800eaba:	60fb      	str	r3, [r7, #12]
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	685b      	ldr	r3, [r3, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	68ba      	ldr	r2, [r7, #8]
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d2f6      	bcs.n	800eab6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	685a      	ldr	r2, [r3, #4]
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ead0:	683b      	ldr	r3, [r7, #0]
 800ead2:	685b      	ldr	r3, [r3, #4]
 800ead4:	683a      	ldr	r2, [r7, #0]
 800ead6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	68fa      	ldr	r2, [r7, #12]
 800eadc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	683a      	ldr	r2, [r7, #0]
 800eae2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	1c5a      	adds	r2, r3, #1
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	601a      	str	r2, [r3, #0]
}
 800eaf4:	bf00      	nop
 800eaf6:	3714      	adds	r7, #20
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafe:	4770      	bx	lr

0800eb00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800eb00:	b480      	push	{r7}
 800eb02:	b085      	sub	sp, #20
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	691b      	ldr	r3, [r3, #16]
 800eb0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	685b      	ldr	r3, [r3, #4]
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	6892      	ldr	r2, [r2, #8]
 800eb16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	687a      	ldr	r2, [r7, #4]
 800eb1e:	6852      	ldr	r2, [r2, #4]
 800eb20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	685b      	ldr	r3, [r3, #4]
 800eb26:	687a      	ldr	r2, [r7, #4]
 800eb28:	429a      	cmp	r2, r3
 800eb2a:	d103      	bne.n	800eb34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	689a      	ldr	r2, [r3, #8]
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2200      	movs	r2, #0
 800eb38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	1e5a      	subs	r2, r3, #1
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	681b      	ldr	r3, [r3, #0]
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3714      	adds	r7, #20
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb52:	4770      	bx	lr

0800eb54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
 800eb5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d109      	bne.n	800eb7c <xQueueGenericReset+0x28>
 800eb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb6c:	f383 8811 	msr	BASEPRI, r3
 800eb70:	f3bf 8f6f 	isb	sy
 800eb74:	f3bf 8f4f 	dsb	sy
 800eb78:	60bb      	str	r3, [r7, #8]
 800eb7a:	e7fe      	b.n	800eb7a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800eb7c:	f7ff fc46 	bl	800e40c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681a      	ldr	r2, [r3, #0]
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb88:	68f9      	ldr	r1, [r7, #12]
 800eb8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800eb8c:	fb01 f303 	mul.w	r3, r1, r3
 800eb90:	441a      	add	r2, r3
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	681a      	ldr	r2, [r3, #0]
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	681a      	ldr	r2, [r3, #0]
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ebac:	3b01      	subs	r3, #1
 800ebae:	68f9      	ldr	r1, [r7, #12]
 800ebb0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ebb2:	fb01 f303 	mul.w	r3, r1, r3
 800ebb6:	441a      	add	r2, r3
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	22ff      	movs	r2, #255	; 0xff
 800ebc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	22ff      	movs	r2, #255	; 0xff
 800ebc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d114      	bne.n	800ebfc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	691b      	ldr	r3, [r3, #16]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d01a      	beq.n	800ec10 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	3310      	adds	r3, #16
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f001 fce4 	bl	80105ac <xTaskRemoveFromEventList>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d012      	beq.n	800ec10 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ebea:	4b0d      	ldr	r3, [pc, #52]	; (800ec20 <xQueueGenericReset+0xcc>)
 800ebec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebf0:	601a      	str	r2, [r3, #0]
 800ebf2:	f3bf 8f4f 	dsb	sy
 800ebf6:	f3bf 8f6f 	isb	sy
 800ebfa:	e009      	b.n	800ec10 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	3310      	adds	r3, #16
 800ec00:	4618      	mov	r0, r3
 800ec02:	f7ff fef3 	bl	800e9ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	3324      	adds	r3, #36	; 0x24
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f7ff feee 	bl	800e9ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ec10:	f7ff fc2a 	bl	800e468 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ec14:	2301      	movs	r3, #1
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3710      	adds	r7, #16
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}
 800ec1e:	bf00      	nop
 800ec20:	e000ed04 	.word	0xe000ed04

0800ec24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b08e      	sub	sp, #56	; 0x38
 800ec28:	af02      	add	r7, sp, #8
 800ec2a:	60f8      	str	r0, [r7, #12]
 800ec2c:	60b9      	str	r1, [r7, #8]
 800ec2e:	607a      	str	r2, [r7, #4]
 800ec30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d109      	bne.n	800ec4c <xQueueGenericCreateStatic+0x28>
 800ec38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec3c:	f383 8811 	msr	BASEPRI, r3
 800ec40:	f3bf 8f6f 	isb	sy
 800ec44:	f3bf 8f4f 	dsb	sy
 800ec48:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec4a:	e7fe      	b.n	800ec4a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d109      	bne.n	800ec66 <xQueueGenericCreateStatic+0x42>
 800ec52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec56:	f383 8811 	msr	BASEPRI, r3
 800ec5a:	f3bf 8f6f 	isb	sy
 800ec5e:	f3bf 8f4f 	dsb	sy
 800ec62:	627b      	str	r3, [r7, #36]	; 0x24
 800ec64:	e7fe      	b.n	800ec64 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d002      	beq.n	800ec72 <xQueueGenericCreateStatic+0x4e>
 800ec6c:	68bb      	ldr	r3, [r7, #8]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d001      	beq.n	800ec76 <xQueueGenericCreateStatic+0x52>
 800ec72:	2301      	movs	r3, #1
 800ec74:	e000      	b.n	800ec78 <xQueueGenericCreateStatic+0x54>
 800ec76:	2300      	movs	r3, #0
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d109      	bne.n	800ec90 <xQueueGenericCreateStatic+0x6c>
 800ec7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec80:	f383 8811 	msr	BASEPRI, r3
 800ec84:	f3bf 8f6f 	isb	sy
 800ec88:	f3bf 8f4f 	dsb	sy
 800ec8c:	623b      	str	r3, [r7, #32]
 800ec8e:	e7fe      	b.n	800ec8e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d102      	bne.n	800ec9c <xQueueGenericCreateStatic+0x78>
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d101      	bne.n	800eca0 <xQueueGenericCreateStatic+0x7c>
 800ec9c:	2301      	movs	r3, #1
 800ec9e:	e000      	b.n	800eca2 <xQueueGenericCreateStatic+0x7e>
 800eca0:	2300      	movs	r3, #0
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d109      	bne.n	800ecba <xQueueGenericCreateStatic+0x96>
 800eca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecaa:	f383 8811 	msr	BASEPRI, r3
 800ecae:	f3bf 8f6f 	isb	sy
 800ecb2:	f3bf 8f4f 	dsb	sy
 800ecb6:	61fb      	str	r3, [r7, #28]
 800ecb8:	e7fe      	b.n	800ecb8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ecba:	2350      	movs	r3, #80	; 0x50
 800ecbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ecbe:	697b      	ldr	r3, [r7, #20]
 800ecc0:	2b50      	cmp	r3, #80	; 0x50
 800ecc2:	d009      	beq.n	800ecd8 <xQueueGenericCreateStatic+0xb4>
 800ecc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecc8:	f383 8811 	msr	BASEPRI, r3
 800eccc:	f3bf 8f6f 	isb	sy
 800ecd0:	f3bf 8f4f 	dsb	sy
 800ecd4:	61bb      	str	r3, [r7, #24]
 800ecd6:	e7fe      	b.n	800ecd6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ecd8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ecde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d00d      	beq.n	800ed00 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ece4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ece6:	2201      	movs	r2, #1
 800ece8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ecec:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ecf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecf2:	9300      	str	r3, [sp, #0]
 800ecf4:	4613      	mov	r3, r2
 800ecf6:	687a      	ldr	r2, [r7, #4]
 800ecf8:	68b9      	ldr	r1, [r7, #8]
 800ecfa:	68f8      	ldr	r0, [r7, #12]
 800ecfc:	f000 f844 	bl	800ed88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ed00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3730      	adds	r7, #48	; 0x30
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bd80      	pop	{r7, pc}

0800ed0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ed0a:	b580      	push	{r7, lr}
 800ed0c:	b08a      	sub	sp, #40	; 0x28
 800ed0e:	af02      	add	r7, sp, #8
 800ed10:	60f8      	str	r0, [r7, #12]
 800ed12:	60b9      	str	r1, [r7, #8]
 800ed14:	4613      	mov	r3, r2
 800ed16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d109      	bne.n	800ed32 <xQueueGenericCreate+0x28>
 800ed1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed22:	f383 8811 	msr	BASEPRI, r3
 800ed26:	f3bf 8f6f 	isb	sy
 800ed2a:	f3bf 8f4f 	dsb	sy
 800ed2e:	613b      	str	r3, [r7, #16]
 800ed30:	e7fe      	b.n	800ed30 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ed32:	68bb      	ldr	r3, [r7, #8]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d102      	bne.n	800ed3e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	61fb      	str	r3, [r7, #28]
 800ed3c:	e004      	b.n	800ed48 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	68ba      	ldr	r2, [r7, #8]
 800ed42:	fb02 f303 	mul.w	r3, r2, r3
 800ed46:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ed48:	69fb      	ldr	r3, [r7, #28]
 800ed4a:	3350      	adds	r3, #80	; 0x50
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7ff fc77 	bl	800e640 <pvPortMalloc>
 800ed52:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ed54:	69bb      	ldr	r3, [r7, #24]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d011      	beq.n	800ed7e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	3350      	adds	r3, #80	; 0x50
 800ed62:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ed64:	69bb      	ldr	r3, [r7, #24]
 800ed66:	2200      	movs	r2, #0
 800ed68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ed6c:	79fa      	ldrb	r2, [r7, #7]
 800ed6e:	69bb      	ldr	r3, [r7, #24]
 800ed70:	9300      	str	r3, [sp, #0]
 800ed72:	4613      	mov	r3, r2
 800ed74:	697a      	ldr	r2, [r7, #20]
 800ed76:	68b9      	ldr	r1, [r7, #8]
 800ed78:	68f8      	ldr	r0, [r7, #12]
 800ed7a:	f000 f805 	bl	800ed88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ed7e:	69bb      	ldr	r3, [r7, #24]
	}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3720      	adds	r7, #32
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}

0800ed88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	60b9      	str	r1, [r7, #8]
 800ed92:	607a      	str	r2, [r7, #4]
 800ed94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d103      	bne.n	800eda4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ed9c:	69bb      	ldr	r3, [r7, #24]
 800ed9e:	69ba      	ldr	r2, [r7, #24]
 800eda0:	601a      	str	r2, [r3, #0]
 800eda2:	e002      	b.n	800edaa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800eda4:	69bb      	ldr	r3, [r7, #24]
 800eda6:	687a      	ldr	r2, [r7, #4]
 800eda8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800edaa:	69bb      	ldr	r3, [r7, #24]
 800edac:	68fa      	ldr	r2, [r7, #12]
 800edae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800edb0:	69bb      	ldr	r3, [r7, #24]
 800edb2:	68ba      	ldr	r2, [r7, #8]
 800edb4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800edb6:	2101      	movs	r1, #1
 800edb8:	69b8      	ldr	r0, [r7, #24]
 800edba:	f7ff fecb 	bl	800eb54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800edbe:	69bb      	ldr	r3, [r7, #24]
 800edc0:	78fa      	ldrb	r2, [r7, #3]
 800edc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800edc6:	bf00      	nop
 800edc8:	3710      	adds	r7, #16
 800edca:	46bd      	mov	sp, r7
 800edcc:	bd80      	pop	{r7, pc}

0800edce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800edce:	b580      	push	{r7, lr}
 800edd0:	b082      	sub	sp, #8
 800edd2:	af00      	add	r7, sp, #0
 800edd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d00e      	beq.n	800edfa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2200      	movs	r2, #0
 800ede0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	2200      	movs	r2, #0
 800ede6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2200      	movs	r2, #0
 800edec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800edee:	2300      	movs	r3, #0
 800edf0:	2200      	movs	r2, #0
 800edf2:	2100      	movs	r1, #0
 800edf4:	6878      	ldr	r0, [r7, #4]
 800edf6:	f000 f905 	bl	800f004 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800edfa:	bf00      	nop
 800edfc:	3708      	adds	r7, #8
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b086      	sub	sp, #24
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	4603      	mov	r3, r0
 800ee0a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	617b      	str	r3, [r7, #20]
 800ee10:	2300      	movs	r3, #0
 800ee12:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ee14:	79fb      	ldrb	r3, [r7, #7]
 800ee16:	461a      	mov	r2, r3
 800ee18:	6939      	ldr	r1, [r7, #16]
 800ee1a:	6978      	ldr	r0, [r7, #20]
 800ee1c:	f7ff ff75 	bl	800ed0a <xQueueGenericCreate>
 800ee20:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ee22:	68f8      	ldr	r0, [r7, #12]
 800ee24:	f7ff ffd3 	bl	800edce <prvInitialiseMutex>

		return xNewQueue;
 800ee28:	68fb      	ldr	r3, [r7, #12]
	}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3718      	adds	r7, #24
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}

0800ee32 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ee32:	b580      	push	{r7, lr}
 800ee34:	b088      	sub	sp, #32
 800ee36:	af02      	add	r7, sp, #8
 800ee38:	4603      	mov	r3, r0
 800ee3a:	6039      	str	r1, [r7, #0]
 800ee3c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ee3e:	2301      	movs	r3, #1
 800ee40:	617b      	str	r3, [r7, #20]
 800ee42:	2300      	movs	r3, #0
 800ee44:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ee46:	79fb      	ldrb	r3, [r7, #7]
 800ee48:	9300      	str	r3, [sp, #0]
 800ee4a:	683b      	ldr	r3, [r7, #0]
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	6939      	ldr	r1, [r7, #16]
 800ee50:	6978      	ldr	r0, [r7, #20]
 800ee52:	f7ff fee7 	bl	800ec24 <xQueueGenericCreateStatic>
 800ee56:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ee58:	68f8      	ldr	r0, [r7, #12]
 800ee5a:	f7ff ffb8 	bl	800edce <prvInitialiseMutex>

		return xNewQueue;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
	}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3718      	adds	r7, #24
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}

0800ee68 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800ee68:	b590      	push	{r4, r7, lr}
 800ee6a:	b087      	sub	sp, #28
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ee74:	693b      	ldr	r3, [r7, #16]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d109      	bne.n	800ee8e <xQueueGiveMutexRecursive+0x26>
 800ee7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee7e:	f383 8811 	msr	BASEPRI, r3
 800ee82:	f3bf 8f6f 	isb	sy
 800ee86:	f3bf 8f4f 	dsb	sy
 800ee8a:	60fb      	str	r3, [r7, #12]
 800ee8c:	e7fe      	b.n	800ee8c <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ee8e:	693b      	ldr	r3, [r7, #16]
 800ee90:	689c      	ldr	r4, [r3, #8]
 800ee92:	f001 fd69 	bl	8010968 <xTaskGetCurrentTaskHandle>
 800ee96:	4603      	mov	r3, r0
 800ee98:	429c      	cmp	r4, r3
 800ee9a:	d111      	bne.n	800eec0 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ee9c:	693b      	ldr	r3, [r7, #16]
 800ee9e:	68db      	ldr	r3, [r3, #12]
 800eea0:	1e5a      	subs	r2, r3, #1
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	68db      	ldr	r3, [r3, #12]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d105      	bne.n	800eeba <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800eeae:	2300      	movs	r3, #0
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	2100      	movs	r1, #0
 800eeb4:	6938      	ldr	r0, [r7, #16]
 800eeb6:	f000 f8a5 	bl	800f004 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800eeba:	2301      	movs	r3, #1
 800eebc:	617b      	str	r3, [r7, #20]
 800eebe:	e001      	b.n	800eec4 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800eec0:	2300      	movs	r3, #0
 800eec2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800eec4:	697b      	ldr	r3, [r7, #20]
	}
 800eec6:	4618      	mov	r0, r3
 800eec8:	371c      	adds	r7, #28
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd90      	pop	{r4, r7, pc}

0800eece <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800eece:	b590      	push	{r4, r7, lr}
 800eed0:	b087      	sub	sp, #28
 800eed2:	af00      	add	r7, sp, #0
 800eed4:	6078      	str	r0, [r7, #4]
 800eed6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d109      	bne.n	800eef6 <xQueueTakeMutexRecursive+0x28>
 800eee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eee6:	f383 8811 	msr	BASEPRI, r3
 800eeea:	f3bf 8f6f 	isb	sy
 800eeee:	f3bf 8f4f 	dsb	sy
 800eef2:	60fb      	str	r3, [r7, #12]
 800eef4:	e7fe      	b.n	800eef4 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	689c      	ldr	r4, [r3, #8]
 800eefa:	f001 fd35 	bl	8010968 <xTaskGetCurrentTaskHandle>
 800eefe:	4603      	mov	r3, r0
 800ef00:	429c      	cmp	r4, r3
 800ef02:	d107      	bne.n	800ef14 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	68db      	ldr	r3, [r3, #12]
 800ef08:	1c5a      	adds	r2, r3, #1
 800ef0a:	693b      	ldr	r3, [r7, #16]
 800ef0c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ef0e:	2301      	movs	r3, #1
 800ef10:	617b      	str	r3, [r7, #20]
 800ef12:	e00c      	b.n	800ef2e <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800ef14:	6839      	ldr	r1, [r7, #0]
 800ef16:	6938      	ldr	r0, [r7, #16]
 800ef18:	f000 fb68 	bl	800f5ec <xQueueSemaphoreTake>
 800ef1c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d004      	beq.n	800ef2e <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ef24:	693b      	ldr	r3, [r7, #16]
 800ef26:	68db      	ldr	r3, [r3, #12]
 800ef28:	1c5a      	adds	r2, r3, #1
 800ef2a:	693b      	ldr	r3, [r7, #16]
 800ef2c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800ef2e:	697b      	ldr	r3, [r7, #20]
	}
 800ef30:	4618      	mov	r0, r3
 800ef32:	371c      	adds	r7, #28
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd90      	pop	{r4, r7, pc}

0800ef38 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b08a      	sub	sp, #40	; 0x28
 800ef3c:	af02      	add	r7, sp, #8
 800ef3e:	60f8      	str	r0, [r7, #12]
 800ef40:	60b9      	str	r1, [r7, #8]
 800ef42:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d109      	bne.n	800ef5e <xQueueCreateCountingSemaphoreStatic+0x26>
 800ef4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef4e:	f383 8811 	msr	BASEPRI, r3
 800ef52:	f3bf 8f6f 	isb	sy
 800ef56:	f3bf 8f4f 	dsb	sy
 800ef5a:	61bb      	str	r3, [r7, #24]
 800ef5c:	e7fe      	b.n	800ef5c <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ef5e:	68ba      	ldr	r2, [r7, #8]
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d909      	bls.n	800ef7a <xQueueCreateCountingSemaphoreStatic+0x42>
 800ef66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef6a:	f383 8811 	msr	BASEPRI, r3
 800ef6e:	f3bf 8f6f 	isb	sy
 800ef72:	f3bf 8f4f 	dsb	sy
 800ef76:	617b      	str	r3, [r7, #20]
 800ef78:	e7fe      	b.n	800ef78 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ef7a:	2302      	movs	r3, #2
 800ef7c:	9300      	str	r3, [sp, #0]
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2200      	movs	r2, #0
 800ef82:	2100      	movs	r1, #0
 800ef84:	68f8      	ldr	r0, [r7, #12]
 800ef86:	f7ff fe4d 	bl	800ec24 <xQueueGenericCreateStatic>
 800ef8a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800ef8c:	69fb      	ldr	r3, [r7, #28]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d002      	beq.n	800ef98 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ef92:	69fb      	ldr	r3, [r7, #28]
 800ef94:	68ba      	ldr	r2, [r7, #8]
 800ef96:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ef98:	69fb      	ldr	r3, [r7, #28]
	}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3720      	adds	r7, #32
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	bd80      	pop	{r7, pc}

0800efa2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800efa2:	b580      	push	{r7, lr}
 800efa4:	b086      	sub	sp, #24
 800efa6:	af00      	add	r7, sp, #0
 800efa8:	6078      	str	r0, [r7, #4]
 800efaa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d109      	bne.n	800efc6 <xQueueCreateCountingSemaphore+0x24>
 800efb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efb6:	f383 8811 	msr	BASEPRI, r3
 800efba:	f3bf 8f6f 	isb	sy
 800efbe:	f3bf 8f4f 	dsb	sy
 800efc2:	613b      	str	r3, [r7, #16]
 800efc4:	e7fe      	b.n	800efc4 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800efc6:	683a      	ldr	r2, [r7, #0]
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	429a      	cmp	r2, r3
 800efcc:	d909      	bls.n	800efe2 <xQueueCreateCountingSemaphore+0x40>
 800efce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efd2:	f383 8811 	msr	BASEPRI, r3
 800efd6:	f3bf 8f6f 	isb	sy
 800efda:	f3bf 8f4f 	dsb	sy
 800efde:	60fb      	str	r3, [r7, #12]
 800efe0:	e7fe      	b.n	800efe0 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800efe2:	2202      	movs	r2, #2
 800efe4:	2100      	movs	r1, #0
 800efe6:	6878      	ldr	r0, [r7, #4]
 800efe8:	f7ff fe8f 	bl	800ed0a <xQueueGenericCreate>
 800efec:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d002      	beq.n	800effa <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	683a      	ldr	r2, [r7, #0]
 800eff8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800effa:	697b      	ldr	r3, [r7, #20]
	}
 800effc:	4618      	mov	r0, r3
 800effe:	3718      	adds	r7, #24
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}

0800f004 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b08e      	sub	sp, #56	; 0x38
 800f008:	af00      	add	r7, sp, #0
 800f00a:	60f8      	str	r0, [r7, #12]
 800f00c:	60b9      	str	r1, [r7, #8]
 800f00e:	607a      	str	r2, [r7, #4]
 800f010:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f012:	2300      	movs	r3, #0
 800f014:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d109      	bne.n	800f034 <xQueueGenericSend+0x30>
 800f020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f024:	f383 8811 	msr	BASEPRI, r3
 800f028:	f3bf 8f6f 	isb	sy
 800f02c:	f3bf 8f4f 	dsb	sy
 800f030:	62bb      	str	r3, [r7, #40]	; 0x28
 800f032:	e7fe      	b.n	800f032 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d103      	bne.n	800f042 <xQueueGenericSend+0x3e>
 800f03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f03c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d101      	bne.n	800f046 <xQueueGenericSend+0x42>
 800f042:	2301      	movs	r3, #1
 800f044:	e000      	b.n	800f048 <xQueueGenericSend+0x44>
 800f046:	2300      	movs	r3, #0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d109      	bne.n	800f060 <xQueueGenericSend+0x5c>
 800f04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f050:	f383 8811 	msr	BASEPRI, r3
 800f054:	f3bf 8f6f 	isb	sy
 800f058:	f3bf 8f4f 	dsb	sy
 800f05c:	627b      	str	r3, [r7, #36]	; 0x24
 800f05e:	e7fe      	b.n	800f05e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	2b02      	cmp	r3, #2
 800f064:	d103      	bne.n	800f06e <xQueueGenericSend+0x6a>
 800f066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	d101      	bne.n	800f072 <xQueueGenericSend+0x6e>
 800f06e:	2301      	movs	r3, #1
 800f070:	e000      	b.n	800f074 <xQueueGenericSend+0x70>
 800f072:	2300      	movs	r3, #0
 800f074:	2b00      	cmp	r3, #0
 800f076:	d109      	bne.n	800f08c <xQueueGenericSend+0x88>
 800f078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f07c:	f383 8811 	msr	BASEPRI, r3
 800f080:	f3bf 8f6f 	isb	sy
 800f084:	f3bf 8f4f 	dsb	sy
 800f088:	623b      	str	r3, [r7, #32]
 800f08a:	e7fe      	b.n	800f08a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f08c:	f001 fc7c 	bl	8010988 <xTaskGetSchedulerState>
 800f090:	4603      	mov	r3, r0
 800f092:	2b00      	cmp	r3, #0
 800f094:	d102      	bne.n	800f09c <xQueueGenericSend+0x98>
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d101      	bne.n	800f0a0 <xQueueGenericSend+0x9c>
 800f09c:	2301      	movs	r3, #1
 800f09e:	e000      	b.n	800f0a2 <xQueueGenericSend+0x9e>
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d109      	bne.n	800f0ba <xQueueGenericSend+0xb6>
 800f0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0aa:	f383 8811 	msr	BASEPRI, r3
 800f0ae:	f3bf 8f6f 	isb	sy
 800f0b2:	f3bf 8f4f 	dsb	sy
 800f0b6:	61fb      	str	r3, [r7, #28]
 800f0b8:	e7fe      	b.n	800f0b8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f0ba:	f7ff f9a7 	bl	800e40c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f0be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	d302      	bcc.n	800f0d0 <xQueueGenericSend+0xcc>
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	2b02      	cmp	r3, #2
 800f0ce:	d129      	bne.n	800f124 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f0d0:	683a      	ldr	r2, [r7, #0]
 800f0d2:	68b9      	ldr	r1, [r7, #8]
 800f0d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f0d6:	f000 fc48 	bl	800f96a <prvCopyDataToQueue>
 800f0da:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d010      	beq.n	800f106 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0e6:	3324      	adds	r3, #36	; 0x24
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f001 fa5f 	bl	80105ac <xTaskRemoveFromEventList>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d013      	beq.n	800f11c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f0f4:	4b3f      	ldr	r3, [pc, #252]	; (800f1f4 <xQueueGenericSend+0x1f0>)
 800f0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0fa:	601a      	str	r2, [r3, #0]
 800f0fc:	f3bf 8f4f 	dsb	sy
 800f100:	f3bf 8f6f 	isb	sy
 800f104:	e00a      	b.n	800f11c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d007      	beq.n	800f11c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f10c:	4b39      	ldr	r3, [pc, #228]	; (800f1f4 <xQueueGenericSend+0x1f0>)
 800f10e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f112:	601a      	str	r2, [r3, #0]
 800f114:	f3bf 8f4f 	dsb	sy
 800f118:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f11c:	f7ff f9a4 	bl	800e468 <vPortExitCritical>
				return pdPASS;
 800f120:	2301      	movs	r3, #1
 800f122:	e063      	b.n	800f1ec <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d103      	bne.n	800f132 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f12a:	f7ff f99d 	bl	800e468 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f12e:	2300      	movs	r3, #0
 800f130:	e05c      	b.n	800f1ec <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f134:	2b00      	cmp	r3, #0
 800f136:	d106      	bne.n	800f146 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f138:	f107 0314 	add.w	r3, r7, #20
 800f13c:	4618      	mov	r0, r3
 800f13e:	f001 fa99 	bl	8010674 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f142:	2301      	movs	r3, #1
 800f144:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f146:	f7ff f98f 	bl	800e468 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f14a:	f000 ffdb 	bl	8010104 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f14e:	f7ff f95d 	bl	800e40c <vPortEnterCritical>
 800f152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f154:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f158:	b25b      	sxtb	r3, r3
 800f15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f15e:	d103      	bne.n	800f168 <xQueueGenericSend+0x164>
 800f160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f162:	2200      	movs	r2, #0
 800f164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f16a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f16e:	b25b      	sxtb	r3, r3
 800f170:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f174:	d103      	bne.n	800f17e <xQueueGenericSend+0x17a>
 800f176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f17e:	f7ff f973 	bl	800e468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f182:	1d3a      	adds	r2, r7, #4
 800f184:	f107 0314 	add.w	r3, r7, #20
 800f188:	4611      	mov	r1, r2
 800f18a:	4618      	mov	r0, r3
 800f18c:	f001 fa88 	bl	80106a0 <xTaskCheckForTimeOut>
 800f190:	4603      	mov	r3, r0
 800f192:	2b00      	cmp	r3, #0
 800f194:	d124      	bne.n	800f1e0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f196:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f198:	f000 fcdf 	bl	800fb5a <prvIsQueueFull>
 800f19c:	4603      	mov	r3, r0
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d018      	beq.n	800f1d4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a4:	3310      	adds	r3, #16
 800f1a6:	687a      	ldr	r2, [r7, #4]
 800f1a8:	4611      	mov	r1, r2
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f001 f9b0 	bl	8010510 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f1b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f1b2:	f000 fc6a 	bl	800fa8a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f1b6:	f000 ffeb 	bl	8010190 <xTaskResumeAll>
 800f1ba:	4603      	mov	r3, r0
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f47f af7c 	bne.w	800f0ba <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800f1c2:	4b0c      	ldr	r3, [pc, #48]	; (800f1f4 <xQueueGenericSend+0x1f0>)
 800f1c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f1c8:	601a      	str	r2, [r3, #0]
 800f1ca:	f3bf 8f4f 	dsb	sy
 800f1ce:	f3bf 8f6f 	isb	sy
 800f1d2:	e772      	b.n	800f0ba <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f1d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f1d6:	f000 fc58 	bl	800fa8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f1da:	f000 ffd9 	bl	8010190 <xTaskResumeAll>
 800f1de:	e76c      	b.n	800f0ba <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f1e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f1e2:	f000 fc52 	bl	800fa8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f1e6:	f000 ffd3 	bl	8010190 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f1ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	3738      	adds	r7, #56	; 0x38
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd80      	pop	{r7, pc}
 800f1f4:	e000ed04 	.word	0xe000ed04

0800f1f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b08e      	sub	sp, #56	; 0x38
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	60f8      	str	r0, [r7, #12]
 800f200:	60b9      	str	r1, [r7, #8]
 800f202:	607a      	str	r2, [r7, #4]
 800f204:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d109      	bne.n	800f224 <xQueueGenericSendFromISR+0x2c>
 800f210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f214:	f383 8811 	msr	BASEPRI, r3
 800f218:	f3bf 8f6f 	isb	sy
 800f21c:	f3bf 8f4f 	dsb	sy
 800f220:	627b      	str	r3, [r7, #36]	; 0x24
 800f222:	e7fe      	b.n	800f222 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d103      	bne.n	800f232 <xQueueGenericSendFromISR+0x3a>
 800f22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f22c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d101      	bne.n	800f236 <xQueueGenericSendFromISR+0x3e>
 800f232:	2301      	movs	r3, #1
 800f234:	e000      	b.n	800f238 <xQueueGenericSendFromISR+0x40>
 800f236:	2300      	movs	r3, #0
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d109      	bne.n	800f250 <xQueueGenericSendFromISR+0x58>
 800f23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f240:	f383 8811 	msr	BASEPRI, r3
 800f244:	f3bf 8f6f 	isb	sy
 800f248:	f3bf 8f4f 	dsb	sy
 800f24c:	623b      	str	r3, [r7, #32]
 800f24e:	e7fe      	b.n	800f24e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	2b02      	cmp	r3, #2
 800f254:	d103      	bne.n	800f25e <xQueueGenericSendFromISR+0x66>
 800f256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	d101      	bne.n	800f262 <xQueueGenericSendFromISR+0x6a>
 800f25e:	2301      	movs	r3, #1
 800f260:	e000      	b.n	800f264 <xQueueGenericSendFromISR+0x6c>
 800f262:	2300      	movs	r3, #0
 800f264:	2b00      	cmp	r3, #0
 800f266:	d109      	bne.n	800f27c <xQueueGenericSendFromISR+0x84>
 800f268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f26c:	f383 8811 	msr	BASEPRI, r3
 800f270:	f3bf 8f6f 	isb	sy
 800f274:	f3bf 8f4f 	dsb	sy
 800f278:	61fb      	str	r3, [r7, #28]
 800f27a:	e7fe      	b.n	800f27a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f27c:	f7ff f9a2 	bl	800e5c4 <vPortValidateInterruptPriority>
	__asm volatile
 800f280:	f3ef 8211 	mrs	r2, BASEPRI
 800f284:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f288:	f383 8811 	msr	BASEPRI, r3
 800f28c:	f3bf 8f6f 	isb	sy
 800f290:	f3bf 8f4f 	dsb	sy
 800f294:	61ba      	str	r2, [r7, #24]
 800f296:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f298:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f29a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f29e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2a4:	429a      	cmp	r2, r3
 800f2a6:	d302      	bcc.n	800f2ae <xQueueGenericSendFromISR+0xb6>
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	2b02      	cmp	r3, #2
 800f2ac:	d12c      	bne.n	800f308 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f2b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f2b8:	683a      	ldr	r2, [r7, #0]
 800f2ba:	68b9      	ldr	r1, [r7, #8]
 800f2bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f2be:	f000 fb54 	bl	800f96a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f2c2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f2c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2ca:	d112      	bne.n	800f2f2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d016      	beq.n	800f302 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2d6:	3324      	adds	r3, #36	; 0x24
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f001 f967 	bl	80105ac <xTaskRemoveFromEventList>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d00e      	beq.n	800f302 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00b      	beq.n	800f302 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	2201      	movs	r2, #1
 800f2ee:	601a      	str	r2, [r3, #0]
 800f2f0:	e007      	b.n	800f302 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f2f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f2f6:	3301      	adds	r3, #1
 800f2f8:	b2db      	uxtb	r3, r3
 800f2fa:	b25a      	sxtb	r2, r3
 800f2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f302:	2301      	movs	r3, #1
 800f304:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800f306:	e001      	b.n	800f30c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f308:	2300      	movs	r3, #0
 800f30a:	637b      	str	r3, [r7, #52]	; 0x34
 800f30c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f30e:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f310:	693b      	ldr	r3, [r7, #16]
 800f312:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3738      	adds	r7, #56	; 0x38
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}

0800f320 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b08e      	sub	sp, #56	; 0x38
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
 800f328:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f32e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f330:	2b00      	cmp	r3, #0
 800f332:	d109      	bne.n	800f348 <xQueueGiveFromISR+0x28>
	__asm volatile
 800f334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f338:	f383 8811 	msr	BASEPRI, r3
 800f33c:	f3bf 8f6f 	isb	sy
 800f340:	f3bf 8f4f 	dsb	sy
 800f344:	623b      	str	r3, [r7, #32]
 800f346:	e7fe      	b.n	800f346 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f34a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d009      	beq.n	800f364 <xQueueGiveFromISR+0x44>
 800f350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f354:	f383 8811 	msr	BASEPRI, r3
 800f358:	f3bf 8f6f 	isb	sy
 800f35c:	f3bf 8f4f 	dsb	sy
 800f360:	61fb      	str	r3, [r7, #28]
 800f362:	e7fe      	b.n	800f362 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d103      	bne.n	800f374 <xQueueGiveFromISR+0x54>
 800f36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f36e:	689b      	ldr	r3, [r3, #8]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d101      	bne.n	800f378 <xQueueGiveFromISR+0x58>
 800f374:	2301      	movs	r3, #1
 800f376:	e000      	b.n	800f37a <xQueueGiveFromISR+0x5a>
 800f378:	2300      	movs	r3, #0
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d109      	bne.n	800f392 <xQueueGiveFromISR+0x72>
 800f37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f382:	f383 8811 	msr	BASEPRI, r3
 800f386:	f3bf 8f6f 	isb	sy
 800f38a:	f3bf 8f4f 	dsb	sy
 800f38e:	61bb      	str	r3, [r7, #24]
 800f390:	e7fe      	b.n	800f390 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f392:	f7ff f917 	bl	800e5c4 <vPortValidateInterruptPriority>
	__asm volatile
 800f396:	f3ef 8211 	mrs	r2, BASEPRI
 800f39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f39e:	f383 8811 	msr	BASEPRI, r3
 800f3a2:	f3bf 8f6f 	isb	sy
 800f3a6:	f3bf 8f4f 	dsb	sy
 800f3aa:	617a      	str	r2, [r7, #20]
 800f3ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f3ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f3b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f3bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d22b      	bcs.n	800f41a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f3c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f3cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3ce:	1c5a      	adds	r2, r3, #1
 800f3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f3d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f3d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3dc:	d112      	bne.n	800f404 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d016      	beq.n	800f414 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3e8:	3324      	adds	r3, #36	; 0x24
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	f001 f8de 	bl	80105ac <xTaskRemoveFromEventList>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d00e      	beq.n	800f414 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d00b      	beq.n	800f414 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	2201      	movs	r2, #1
 800f400:	601a      	str	r2, [r3, #0]
 800f402:	e007      	b.n	800f414 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f408:	3301      	adds	r3, #1
 800f40a:	b2db      	uxtb	r3, r3
 800f40c:	b25a      	sxtb	r2, r3
 800f40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f414:	2301      	movs	r3, #1
 800f416:	637b      	str	r3, [r7, #52]	; 0x34
 800f418:	e001      	b.n	800f41e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f41a:	2300      	movs	r3, #0
 800f41c:	637b      	str	r3, [r7, #52]	; 0x34
 800f41e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f420:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f42a:	4618      	mov	r0, r3
 800f42c:	3738      	adds	r7, #56	; 0x38
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}
	...

0800f434 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b08c      	sub	sp, #48	; 0x30
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	60b9      	str	r1, [r7, #8]
 800f43e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f440:	2300      	movs	r3, #0
 800f442:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d109      	bne.n	800f462 <xQueueReceive+0x2e>
	__asm volatile
 800f44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f452:	f383 8811 	msr	BASEPRI, r3
 800f456:	f3bf 8f6f 	isb	sy
 800f45a:	f3bf 8f4f 	dsb	sy
 800f45e:	623b      	str	r3, [r7, #32]
 800f460:	e7fe      	b.n	800f460 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	2b00      	cmp	r3, #0
 800f466:	d103      	bne.n	800f470 <xQueueReceive+0x3c>
 800f468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d101      	bne.n	800f474 <xQueueReceive+0x40>
 800f470:	2301      	movs	r3, #1
 800f472:	e000      	b.n	800f476 <xQueueReceive+0x42>
 800f474:	2300      	movs	r3, #0
 800f476:	2b00      	cmp	r3, #0
 800f478:	d109      	bne.n	800f48e <xQueueReceive+0x5a>
 800f47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f47e:	f383 8811 	msr	BASEPRI, r3
 800f482:	f3bf 8f6f 	isb	sy
 800f486:	f3bf 8f4f 	dsb	sy
 800f48a:	61fb      	str	r3, [r7, #28]
 800f48c:	e7fe      	b.n	800f48c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f48e:	f001 fa7b 	bl	8010988 <xTaskGetSchedulerState>
 800f492:	4603      	mov	r3, r0
 800f494:	2b00      	cmp	r3, #0
 800f496:	d102      	bne.n	800f49e <xQueueReceive+0x6a>
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d101      	bne.n	800f4a2 <xQueueReceive+0x6e>
 800f49e:	2301      	movs	r3, #1
 800f4a0:	e000      	b.n	800f4a4 <xQueueReceive+0x70>
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d109      	bne.n	800f4bc <xQueueReceive+0x88>
 800f4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4ac:	f383 8811 	msr	BASEPRI, r3
 800f4b0:	f3bf 8f6f 	isb	sy
 800f4b4:	f3bf 8f4f 	dsb	sy
 800f4b8:	61bb      	str	r3, [r7, #24]
 800f4ba:	e7fe      	b.n	800f4ba <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f4bc:	f7fe ffa6 	bl	800e40c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f4c4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f4c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d01f      	beq.n	800f50c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f4cc:	68b9      	ldr	r1, [r7, #8]
 800f4ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f4d0:	f000 fab5 	bl	800fa3e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4d6:	1e5a      	subs	r2, r3, #1
 800f4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4da:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4de:	691b      	ldr	r3, [r3, #16]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d00f      	beq.n	800f504 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e6:	3310      	adds	r3, #16
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f001 f85f 	bl	80105ac <xTaskRemoveFromEventList>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d007      	beq.n	800f504 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f4f4:	4b3c      	ldr	r3, [pc, #240]	; (800f5e8 <xQueueReceive+0x1b4>)
 800f4f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f4fa:	601a      	str	r2, [r3, #0]
 800f4fc:	f3bf 8f4f 	dsb	sy
 800f500:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f504:	f7fe ffb0 	bl	800e468 <vPortExitCritical>
				return pdPASS;
 800f508:	2301      	movs	r3, #1
 800f50a:	e069      	b.n	800f5e0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d103      	bne.n	800f51a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f512:	f7fe ffa9 	bl	800e468 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f516:	2300      	movs	r3, #0
 800f518:	e062      	b.n	800f5e0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d106      	bne.n	800f52e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f520:	f107 0310 	add.w	r3, r7, #16
 800f524:	4618      	mov	r0, r3
 800f526:	f001 f8a5 	bl	8010674 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f52a:	2301      	movs	r3, #1
 800f52c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f52e:	f7fe ff9b 	bl	800e468 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f532:	f000 fde7 	bl	8010104 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f536:	f7fe ff69 	bl	800e40c <vPortEnterCritical>
 800f53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f53c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f540:	b25b      	sxtb	r3, r3
 800f542:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f546:	d103      	bne.n	800f550 <xQueueReceive+0x11c>
 800f548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f54a:	2200      	movs	r2, #0
 800f54c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f556:	b25b      	sxtb	r3, r3
 800f558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f55c:	d103      	bne.n	800f566 <xQueueReceive+0x132>
 800f55e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f560:	2200      	movs	r2, #0
 800f562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f566:	f7fe ff7f 	bl	800e468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f56a:	1d3a      	adds	r2, r7, #4
 800f56c:	f107 0310 	add.w	r3, r7, #16
 800f570:	4611      	mov	r1, r2
 800f572:	4618      	mov	r0, r3
 800f574:	f001 f894 	bl	80106a0 <xTaskCheckForTimeOut>
 800f578:	4603      	mov	r3, r0
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d123      	bne.n	800f5c6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f57e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f580:	f000 fad5 	bl	800fb2e <prvIsQueueEmpty>
 800f584:	4603      	mov	r3, r0
 800f586:	2b00      	cmp	r3, #0
 800f588:	d017      	beq.n	800f5ba <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f58a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f58c:	3324      	adds	r3, #36	; 0x24
 800f58e:	687a      	ldr	r2, [r7, #4]
 800f590:	4611      	mov	r1, r2
 800f592:	4618      	mov	r0, r3
 800f594:	f000 ffbc 	bl	8010510 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f598:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f59a:	f000 fa76 	bl	800fa8a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f59e:	f000 fdf7 	bl	8010190 <xTaskResumeAll>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d189      	bne.n	800f4bc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800f5a8:	4b0f      	ldr	r3, [pc, #60]	; (800f5e8 <xQueueReceive+0x1b4>)
 800f5aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5ae:	601a      	str	r2, [r3, #0]
 800f5b0:	f3bf 8f4f 	dsb	sy
 800f5b4:	f3bf 8f6f 	isb	sy
 800f5b8:	e780      	b.n	800f4bc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f5ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5bc:	f000 fa65 	bl	800fa8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f5c0:	f000 fde6 	bl	8010190 <xTaskResumeAll>
 800f5c4:	e77a      	b.n	800f4bc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f5c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5c8:	f000 fa5f 	bl	800fa8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f5cc:	f000 fde0 	bl	8010190 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f5d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5d2:	f000 faac 	bl	800fb2e <prvIsQueueEmpty>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	f43f af6f 	beq.w	800f4bc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f5de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	3730      	adds	r7, #48	; 0x30
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}
 800f5e8:	e000ed04 	.word	0xe000ed04

0800f5ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b08e      	sub	sp, #56	; 0x38
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f5fe:	2300      	movs	r3, #0
 800f600:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f604:	2b00      	cmp	r3, #0
 800f606:	d109      	bne.n	800f61c <xQueueSemaphoreTake+0x30>
 800f608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f60c:	f383 8811 	msr	BASEPRI, r3
 800f610:	f3bf 8f6f 	isb	sy
 800f614:	f3bf 8f4f 	dsb	sy
 800f618:	623b      	str	r3, [r7, #32]
 800f61a:	e7fe      	b.n	800f61a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f61e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f620:	2b00      	cmp	r3, #0
 800f622:	d009      	beq.n	800f638 <xQueueSemaphoreTake+0x4c>
 800f624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f628:	f383 8811 	msr	BASEPRI, r3
 800f62c:	f3bf 8f6f 	isb	sy
 800f630:	f3bf 8f4f 	dsb	sy
 800f634:	61fb      	str	r3, [r7, #28]
 800f636:	e7fe      	b.n	800f636 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f638:	f001 f9a6 	bl	8010988 <xTaskGetSchedulerState>
 800f63c:	4603      	mov	r3, r0
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d102      	bne.n	800f648 <xQueueSemaphoreTake+0x5c>
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d101      	bne.n	800f64c <xQueueSemaphoreTake+0x60>
 800f648:	2301      	movs	r3, #1
 800f64a:	e000      	b.n	800f64e <xQueueSemaphoreTake+0x62>
 800f64c:	2300      	movs	r3, #0
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d109      	bne.n	800f666 <xQueueSemaphoreTake+0x7a>
 800f652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f656:	f383 8811 	msr	BASEPRI, r3
 800f65a:	f3bf 8f6f 	isb	sy
 800f65e:	f3bf 8f4f 	dsb	sy
 800f662:	61bb      	str	r3, [r7, #24]
 800f664:	e7fe      	b.n	800f664 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f666:	f7fe fed1 	bl	800e40c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f66c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f66e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f672:	2b00      	cmp	r3, #0
 800f674:	d024      	beq.n	800f6c0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f678:	1e5a      	subs	r2, r3, #1
 800f67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f67c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d104      	bne.n	800f690 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f686:	f001 faf1 	bl	8010c6c <pvTaskIncrementMutexHeldCount>
 800f68a:	4602      	mov	r2, r0
 800f68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f68e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f692:	691b      	ldr	r3, [r3, #16]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d00f      	beq.n	800f6b8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f69a:	3310      	adds	r3, #16
 800f69c:	4618      	mov	r0, r3
 800f69e:	f000 ff85 	bl	80105ac <xTaskRemoveFromEventList>
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d007      	beq.n	800f6b8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f6a8:	4b53      	ldr	r3, [pc, #332]	; (800f7f8 <xQueueSemaphoreTake+0x20c>)
 800f6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6ae:	601a      	str	r2, [r3, #0]
 800f6b0:	f3bf 8f4f 	dsb	sy
 800f6b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f6b8:	f7fe fed6 	bl	800e468 <vPortExitCritical>
				return pdPASS;
 800f6bc:	2301      	movs	r3, #1
 800f6be:	e096      	b.n	800f7ee <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d110      	bne.n	800f6e8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d009      	beq.n	800f6e0 <xQueueSemaphoreTake+0xf4>
 800f6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6d0:	f383 8811 	msr	BASEPRI, r3
 800f6d4:	f3bf 8f6f 	isb	sy
 800f6d8:	f3bf 8f4f 	dsb	sy
 800f6dc:	617b      	str	r3, [r7, #20]
 800f6de:	e7fe      	b.n	800f6de <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f6e0:	f7fe fec2 	bl	800e468 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	e082      	b.n	800f7ee <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f6e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d106      	bne.n	800f6fc <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f6ee:	f107 030c 	add.w	r3, r7, #12
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f000 ffbe 	bl	8010674 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f6f8:	2301      	movs	r3, #1
 800f6fa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f6fc:	f7fe feb4 	bl	800e468 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f700:	f000 fd00 	bl	8010104 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f704:	f7fe fe82 	bl	800e40c <vPortEnterCritical>
 800f708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f70a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f70e:	b25b      	sxtb	r3, r3
 800f710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f714:	d103      	bne.n	800f71e <xQueueSemaphoreTake+0x132>
 800f716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f718:	2200      	movs	r2, #0
 800f71a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f720:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f724:	b25b      	sxtb	r3, r3
 800f726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f72a:	d103      	bne.n	800f734 <xQueueSemaphoreTake+0x148>
 800f72c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f72e:	2200      	movs	r2, #0
 800f730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f734:	f7fe fe98 	bl	800e468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f738:	463a      	mov	r2, r7
 800f73a:	f107 030c 	add.w	r3, r7, #12
 800f73e:	4611      	mov	r1, r2
 800f740:	4618      	mov	r0, r3
 800f742:	f000 ffad 	bl	80106a0 <xTaskCheckForTimeOut>
 800f746:	4603      	mov	r3, r0
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d132      	bne.n	800f7b2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f74c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f74e:	f000 f9ee 	bl	800fb2e <prvIsQueueEmpty>
 800f752:	4603      	mov	r3, r0
 800f754:	2b00      	cmp	r3, #0
 800f756:	d026      	beq.n	800f7a6 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d109      	bne.n	800f774 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800f760:	f7fe fe54 	bl	800e40c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	4618      	mov	r0, r3
 800f76a:	f001 f92b 	bl	80109c4 <xTaskPriorityInherit>
 800f76e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800f770:	f7fe fe7a 	bl	800e468 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f776:	3324      	adds	r3, #36	; 0x24
 800f778:	683a      	ldr	r2, [r7, #0]
 800f77a:	4611      	mov	r1, r2
 800f77c:	4618      	mov	r0, r3
 800f77e:	f000 fec7 	bl	8010510 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f782:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f784:	f000 f981 	bl	800fa8a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f788:	f000 fd02 	bl	8010190 <xTaskResumeAll>
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b00      	cmp	r3, #0
 800f790:	f47f af69 	bne.w	800f666 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800f794:	4b18      	ldr	r3, [pc, #96]	; (800f7f8 <xQueueSemaphoreTake+0x20c>)
 800f796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f79a:	601a      	str	r2, [r3, #0]
 800f79c:	f3bf 8f4f 	dsb	sy
 800f7a0:	f3bf 8f6f 	isb	sy
 800f7a4:	e75f      	b.n	800f666 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f7a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f7a8:	f000 f96f 	bl	800fa8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f7ac:	f000 fcf0 	bl	8010190 <xTaskResumeAll>
 800f7b0:	e759      	b.n	800f666 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f7b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f7b4:	f000 f969 	bl	800fa8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7b8:	f000 fcea 	bl	8010190 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f7bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f7be:	f000 f9b6 	bl	800fb2e <prvIsQueueEmpty>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	f43f af4e 	beq.w	800f666 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d00d      	beq.n	800f7ec <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800f7d0:	f7fe fe1c 	bl	800e40c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f7d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f7d6:	f000 f8b0 	bl	800f93a <prvGetDisinheritPriorityAfterTimeout>
 800f7da:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7de:	689b      	ldr	r3, [r3, #8]
 800f7e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f001 f9c2 	bl	8010b6c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f7e8:	f7fe fe3e 	bl	800e468 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f7ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	3738      	adds	r7, #56	; 0x38
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	bd80      	pop	{r7, pc}
 800f7f6:	bf00      	nop
 800f7f8:	e000ed04 	.word	0xe000ed04

0800f7fc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b08e      	sub	sp, #56	; 0x38
 800f800:	af00      	add	r7, sp, #0
 800f802:	60f8      	str	r0, [r7, #12]
 800f804:	60b9      	str	r1, [r7, #8]
 800f806:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d109      	bne.n	800f826 <xQueueReceiveFromISR+0x2a>
 800f812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f816:	f383 8811 	msr	BASEPRI, r3
 800f81a:	f3bf 8f6f 	isb	sy
 800f81e:	f3bf 8f4f 	dsb	sy
 800f822:	623b      	str	r3, [r7, #32]
 800f824:	e7fe      	b.n	800f824 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f826:	68bb      	ldr	r3, [r7, #8]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d103      	bne.n	800f834 <xQueueReceiveFromISR+0x38>
 800f82c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f82e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f830:	2b00      	cmp	r3, #0
 800f832:	d101      	bne.n	800f838 <xQueueReceiveFromISR+0x3c>
 800f834:	2301      	movs	r3, #1
 800f836:	e000      	b.n	800f83a <xQueueReceiveFromISR+0x3e>
 800f838:	2300      	movs	r3, #0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d109      	bne.n	800f852 <xQueueReceiveFromISR+0x56>
 800f83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f842:	f383 8811 	msr	BASEPRI, r3
 800f846:	f3bf 8f6f 	isb	sy
 800f84a:	f3bf 8f4f 	dsb	sy
 800f84e:	61fb      	str	r3, [r7, #28]
 800f850:	e7fe      	b.n	800f850 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f852:	f7fe feb7 	bl	800e5c4 <vPortValidateInterruptPriority>
	__asm volatile
 800f856:	f3ef 8211 	mrs	r2, BASEPRI
 800f85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f85e:	f383 8811 	msr	BASEPRI, r3
 800f862:	f3bf 8f6f 	isb	sy
 800f866:	f3bf 8f4f 	dsb	sy
 800f86a:	61ba      	str	r2, [r7, #24]
 800f86c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f86e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f870:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f876:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d02f      	beq.n	800f8de <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f880:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f888:	68b9      	ldr	r1, [r7, #8]
 800f88a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f88c:	f000 f8d7 	bl	800fa3e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f892:	1e5a      	subs	r2, r3, #1
 800f894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f896:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f898:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a0:	d112      	bne.n	800f8c8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8a4:	691b      	ldr	r3, [r3, #16]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d016      	beq.n	800f8d8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8ac:	3310      	adds	r3, #16
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f000 fe7c 	bl	80105ac <xTaskRemoveFromEventList>
 800f8b4:	4603      	mov	r3, r0
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d00e      	beq.n	800f8d8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d00b      	beq.n	800f8d8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2201      	movs	r2, #1
 800f8c4:	601a      	str	r2, [r3, #0]
 800f8c6:	e007      	b.n	800f8d8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f8c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	b25a      	sxtb	r2, r3
 800f8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800f8d8:	2301      	movs	r3, #1
 800f8da:	637b      	str	r3, [r7, #52]	; 0x34
 800f8dc:	e001      	b.n	800f8e2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800f8de:	2300      	movs	r3, #0
 800f8e0:	637b      	str	r3, [r7, #52]	; 0x34
 800f8e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f8e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f8ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3738      	adds	r7, #56	; 0x38
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}

0800f8f6 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f8f6:	b580      	push	{r7, lr}
 800f8f8:	b084      	sub	sp, #16
 800f8fa:	af00      	add	r7, sp, #0
 800f8fc:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d109      	bne.n	800f91c <vQueueDelete+0x26>
	__asm volatile
 800f908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f90c:	f383 8811 	msr	BASEPRI, r3
 800f910:	f3bf 8f6f 	isb	sy
 800f914:	f3bf 8f4f 	dsb	sy
 800f918:	60bb      	str	r3, [r7, #8]
 800f91a:	e7fe      	b.n	800f91a <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f91c:	68f8      	ldr	r0, [r7, #12]
 800f91e:	f000 f95d 	bl	800fbdc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d102      	bne.n	800f932 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800f92c:	68f8      	ldr	r0, [r7, #12]
 800f92e:	f7fe ff49 	bl	800e7c4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f932:	bf00      	nop
 800f934:	3710      	adds	r7, #16
 800f936:	46bd      	mov	sp, r7
 800f938:	bd80      	pop	{r7, pc}

0800f93a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f93a:	b480      	push	{r7}
 800f93c:	b085      	sub	sp, #20
 800f93e:	af00      	add	r7, sp, #0
 800f940:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f946:	2b00      	cmp	r3, #0
 800f948:	d006      	beq.n	800f958 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800f954:	60fb      	str	r3, [r7, #12]
 800f956:	e001      	b.n	800f95c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f958:	2300      	movs	r3, #0
 800f95a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f95c:	68fb      	ldr	r3, [r7, #12]
	}
 800f95e:	4618      	mov	r0, r3
 800f960:	3714      	adds	r7, #20
 800f962:	46bd      	mov	sp, r7
 800f964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f968:	4770      	bx	lr

0800f96a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b086      	sub	sp, #24
 800f96e:	af00      	add	r7, sp, #0
 800f970:	60f8      	str	r0, [r7, #12]
 800f972:	60b9      	str	r1, [r7, #8]
 800f974:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f976:	2300      	movs	r3, #0
 800f978:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f97e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f984:	2b00      	cmp	r3, #0
 800f986:	d10d      	bne.n	800f9a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d14d      	bne.n	800fa2c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	689b      	ldr	r3, [r3, #8]
 800f994:	4618      	mov	r0, r3
 800f996:	f001 f87d 	bl	8010a94 <xTaskPriorityDisinherit>
 800f99a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	2200      	movs	r2, #0
 800f9a0:	609a      	str	r2, [r3, #8]
 800f9a2:	e043      	b.n	800fa2c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d119      	bne.n	800f9de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	6858      	ldr	r0, [r3, #4]
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9b2:	461a      	mov	r2, r3
 800f9b4:	68b9      	ldr	r1, [r7, #8]
 800f9b6:	f001 ffa9 	bl	801190c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	685a      	ldr	r2, [r3, #4]
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9c2:	441a      	add	r2, r3
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	685a      	ldr	r2, [r3, #4]
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	689b      	ldr	r3, [r3, #8]
 800f9d0:	429a      	cmp	r2, r3
 800f9d2:	d32b      	bcc.n	800fa2c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	681a      	ldr	r2, [r3, #0]
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	605a      	str	r2, [r3, #4]
 800f9dc:	e026      	b.n	800fa2c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	68d8      	ldr	r0, [r3, #12]
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9e6:	461a      	mov	r2, r3
 800f9e8:	68b9      	ldr	r1, [r7, #8]
 800f9ea:	f001 ff8f 	bl	801190c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	68da      	ldr	r2, [r3, #12]
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9f6:	425b      	negs	r3, r3
 800f9f8:	441a      	add	r2, r3
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	68da      	ldr	r2, [r3, #12]
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	429a      	cmp	r2, r3
 800fa08:	d207      	bcs.n	800fa1a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	689a      	ldr	r2, [r3, #8]
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa12:	425b      	negs	r3, r3
 800fa14:	441a      	add	r2, r3
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2b02      	cmp	r3, #2
 800fa1e:	d105      	bne.n	800fa2c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d002      	beq.n	800fa2c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fa26:	693b      	ldr	r3, [r7, #16]
 800fa28:	3b01      	subs	r3, #1
 800fa2a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fa2c:	693b      	ldr	r3, [r7, #16]
 800fa2e:	1c5a      	adds	r2, r3, #1
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fa34:	697b      	ldr	r3, [r7, #20]
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	3718      	adds	r7, #24
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}

0800fa3e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fa3e:	b580      	push	{r7, lr}
 800fa40:	b082      	sub	sp, #8
 800fa42:	af00      	add	r7, sp, #0
 800fa44:	6078      	str	r0, [r7, #4]
 800fa46:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d018      	beq.n	800fa82 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	68da      	ldr	r2, [r3, #12]
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa58:	441a      	add	r2, r3
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	68da      	ldr	r2, [r3, #12]
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	689b      	ldr	r3, [r3, #8]
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d303      	bcc.n	800fa72 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681a      	ldr	r2, [r3, #0]
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	68d9      	ldr	r1, [r3, #12]
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	6838      	ldr	r0, [r7, #0]
 800fa7e:	f001 ff45 	bl	801190c <memcpy>
	}
}
 800fa82:	bf00      	nop
 800fa84:	3708      	adds	r7, #8
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}

0800fa8a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fa8a:	b580      	push	{r7, lr}
 800fa8c:	b084      	sub	sp, #16
 800fa8e:	af00      	add	r7, sp, #0
 800fa90:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fa92:	f7fe fcbb 	bl	800e40c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fa9c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fa9e:	e011      	b.n	800fac4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d012      	beq.n	800face <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	3324      	adds	r3, #36	; 0x24
 800faac:	4618      	mov	r0, r3
 800faae:	f000 fd7d 	bl	80105ac <xTaskRemoveFromEventList>
 800fab2:	4603      	mov	r3, r0
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d001      	beq.n	800fabc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fab8:	f000 fe52 	bl	8010760 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fabc:	7bfb      	ldrb	r3, [r7, #15]
 800fabe:	3b01      	subs	r3, #1
 800fac0:	b2db      	uxtb	r3, r3
 800fac2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fac4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	dce9      	bgt.n	800faa0 <prvUnlockQueue+0x16>
 800facc:	e000      	b.n	800fad0 <prvUnlockQueue+0x46>
					break;
 800face:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	22ff      	movs	r2, #255	; 0xff
 800fad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fad8:	f7fe fcc6 	bl	800e468 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fadc:	f7fe fc96 	bl	800e40c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fae6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fae8:	e011      	b.n	800fb0e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	691b      	ldr	r3, [r3, #16]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d012      	beq.n	800fb18 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	3310      	adds	r3, #16
 800faf6:	4618      	mov	r0, r3
 800faf8:	f000 fd58 	bl	80105ac <xTaskRemoveFromEventList>
 800fafc:	4603      	mov	r3, r0
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d001      	beq.n	800fb06 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fb02:	f000 fe2d 	bl	8010760 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fb06:	7bbb      	ldrb	r3, [r7, #14]
 800fb08:	3b01      	subs	r3, #1
 800fb0a:	b2db      	uxtb	r3, r3
 800fb0c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	dce9      	bgt.n	800faea <prvUnlockQueue+0x60>
 800fb16:	e000      	b.n	800fb1a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fb18:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	22ff      	movs	r2, #255	; 0xff
 800fb1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fb22:	f7fe fca1 	bl	800e468 <vPortExitCritical>
}
 800fb26:	bf00      	nop
 800fb28:	3710      	adds	r7, #16
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd80      	pop	{r7, pc}

0800fb2e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fb2e:	b580      	push	{r7, lr}
 800fb30:	b084      	sub	sp, #16
 800fb32:	af00      	add	r7, sp, #0
 800fb34:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb36:	f7fe fc69 	bl	800e40c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d102      	bne.n	800fb48 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fb42:	2301      	movs	r3, #1
 800fb44:	60fb      	str	r3, [r7, #12]
 800fb46:	e001      	b.n	800fb4c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fb4c:	f7fe fc8c 	bl	800e468 <vPortExitCritical>

	return xReturn;
 800fb50:	68fb      	ldr	r3, [r7, #12]
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	3710      	adds	r7, #16
 800fb56:	46bd      	mov	sp, r7
 800fb58:	bd80      	pop	{r7, pc}

0800fb5a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fb5a:	b580      	push	{r7, lr}
 800fb5c:	b084      	sub	sp, #16
 800fb5e:	af00      	add	r7, sp, #0
 800fb60:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb62:	f7fe fc53 	bl	800e40c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d102      	bne.n	800fb78 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fb72:	2301      	movs	r3, #1
 800fb74:	60fb      	str	r3, [r7, #12]
 800fb76:	e001      	b.n	800fb7c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fb7c:	f7fe fc74 	bl	800e468 <vPortExitCritical>

	return xReturn;
 800fb80:	68fb      	ldr	r3, [r7, #12]
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3710      	adds	r7, #16
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
	...

0800fb8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b085      	sub	sp, #20
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
 800fb94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb96:	2300      	movs	r3, #0
 800fb98:	60fb      	str	r3, [r7, #12]
 800fb9a:	e014      	b.n	800fbc6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fb9c:	4a0e      	ldr	r2, [pc, #56]	; (800fbd8 <vQueueAddToRegistry+0x4c>)
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d10b      	bne.n	800fbc0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fba8:	490b      	ldr	r1, [pc, #44]	; (800fbd8 <vQueueAddToRegistry+0x4c>)
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	683a      	ldr	r2, [r7, #0]
 800fbae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fbb2:	4a09      	ldr	r2, [pc, #36]	; (800fbd8 <vQueueAddToRegistry+0x4c>)
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	00db      	lsls	r3, r3, #3
 800fbb8:	4413      	add	r3, r2
 800fbba:	687a      	ldr	r2, [r7, #4]
 800fbbc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fbbe:	e005      	b.n	800fbcc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	60fb      	str	r3, [r7, #12]
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	2b07      	cmp	r3, #7
 800fbca:	d9e7      	bls.n	800fb9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fbcc:	bf00      	nop
 800fbce:	3714      	adds	r7, #20
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr
 800fbd8:	20005e94 	.word	0x20005e94

0800fbdc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800fbdc:	b480      	push	{r7}
 800fbde:	b085      	sub	sp, #20
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	60fb      	str	r3, [r7, #12]
 800fbe8:	e016      	b.n	800fc18 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800fbea:	4a10      	ldr	r2, [pc, #64]	; (800fc2c <vQueueUnregisterQueue+0x50>)
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	00db      	lsls	r3, r3, #3
 800fbf0:	4413      	add	r3, r2
 800fbf2:	685b      	ldr	r3, [r3, #4]
 800fbf4:	687a      	ldr	r2, [r7, #4]
 800fbf6:	429a      	cmp	r2, r3
 800fbf8:	d10b      	bne.n	800fc12 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800fbfa:	4a0c      	ldr	r2, [pc, #48]	; (800fc2c <vQueueUnregisterQueue+0x50>)
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	2100      	movs	r1, #0
 800fc00:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800fc04:	4a09      	ldr	r2, [pc, #36]	; (800fc2c <vQueueUnregisterQueue+0x50>)
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	00db      	lsls	r3, r3, #3
 800fc0a:	4413      	add	r3, r2
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	605a      	str	r2, [r3, #4]
				break;
 800fc10:	e005      	b.n	800fc1e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	3301      	adds	r3, #1
 800fc16:	60fb      	str	r3, [r7, #12]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2b07      	cmp	r3, #7
 800fc1c:	d9e5      	bls.n	800fbea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800fc1e:	bf00      	nop
 800fc20:	3714      	adds	r7, #20
 800fc22:	46bd      	mov	sp, r7
 800fc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	20005e94 	.word	0x20005e94

0800fc30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b086      	sub	sp, #24
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	60f8      	str	r0, [r7, #12]
 800fc38:	60b9      	str	r1, [r7, #8]
 800fc3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fc40:	f7fe fbe4 	bl	800e40c <vPortEnterCritical>
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fc4a:	b25b      	sxtb	r3, r3
 800fc4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc50:	d103      	bne.n	800fc5a <vQueueWaitForMessageRestricted+0x2a>
 800fc52:	697b      	ldr	r3, [r7, #20]
 800fc54:	2200      	movs	r2, #0
 800fc56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fc60:	b25b      	sxtb	r3, r3
 800fc62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc66:	d103      	bne.n	800fc70 <vQueueWaitForMessageRestricted+0x40>
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fc70:	f7fe fbfa 	bl	800e468 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d106      	bne.n	800fc8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	3324      	adds	r3, #36	; 0x24
 800fc80:	687a      	ldr	r2, [r7, #4]
 800fc82:	68b9      	ldr	r1, [r7, #8]
 800fc84:	4618      	mov	r0, r3
 800fc86:	f000 fc67 	bl	8010558 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fc8a:	6978      	ldr	r0, [r7, #20]
 800fc8c:	f7ff fefd 	bl	800fa8a <prvUnlockQueue>
	}
 800fc90:	bf00      	nop
 800fc92:	3718      	adds	r7, #24
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}

0800fc98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b08e      	sub	sp, #56	; 0x38
 800fc9c:	af04      	add	r7, sp, #16
 800fc9e:	60f8      	str	r0, [r7, #12]
 800fca0:	60b9      	str	r1, [r7, #8]
 800fca2:	607a      	str	r2, [r7, #4]
 800fca4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d109      	bne.n	800fcc0 <xTaskCreateStatic+0x28>
 800fcac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcb0:	f383 8811 	msr	BASEPRI, r3
 800fcb4:	f3bf 8f6f 	isb	sy
 800fcb8:	f3bf 8f4f 	dsb	sy
 800fcbc:	623b      	str	r3, [r7, #32]
 800fcbe:	e7fe      	b.n	800fcbe <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800fcc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d109      	bne.n	800fcda <xTaskCreateStatic+0x42>
 800fcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcca:	f383 8811 	msr	BASEPRI, r3
 800fcce:	f3bf 8f6f 	isb	sy
 800fcd2:	f3bf 8f4f 	dsb	sy
 800fcd6:	61fb      	str	r3, [r7, #28]
 800fcd8:	e7fe      	b.n	800fcd8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fcda:	235c      	movs	r3, #92	; 0x5c
 800fcdc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fcde:	693b      	ldr	r3, [r7, #16]
 800fce0:	2b5c      	cmp	r3, #92	; 0x5c
 800fce2:	d009      	beq.n	800fcf8 <xTaskCreateStatic+0x60>
 800fce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce8:	f383 8811 	msr	BASEPRI, r3
 800fcec:	f3bf 8f6f 	isb	sy
 800fcf0:	f3bf 8f4f 	dsb	sy
 800fcf4:	61bb      	str	r3, [r7, #24]
 800fcf6:	e7fe      	b.n	800fcf6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fcf8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fcfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d01e      	beq.n	800fd3e <xTaskCreateStatic+0xa6>
 800fd00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d01b      	beq.n	800fd3e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd08:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fd0e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd12:	2202      	movs	r2, #2
 800fd14:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fd18:	2300      	movs	r3, #0
 800fd1a:	9303      	str	r3, [sp, #12]
 800fd1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd1e:	9302      	str	r3, [sp, #8]
 800fd20:	f107 0314 	add.w	r3, r7, #20
 800fd24:	9301      	str	r3, [sp, #4]
 800fd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd28:	9300      	str	r3, [sp, #0]
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	687a      	ldr	r2, [r7, #4]
 800fd2e:	68b9      	ldr	r1, [r7, #8]
 800fd30:	68f8      	ldr	r0, [r7, #12]
 800fd32:	f000 f850 	bl	800fdd6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fd36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fd38:	f000 f8dc 	bl	800fef4 <prvAddNewTaskToReadyList>
 800fd3c:	e001      	b.n	800fd42 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800fd3e:	2300      	movs	r3, #0
 800fd40:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fd42:	697b      	ldr	r3, [r7, #20]
	}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3728      	adds	r7, #40	; 0x28
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}

0800fd4c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b08c      	sub	sp, #48	; 0x30
 800fd50:	af04      	add	r7, sp, #16
 800fd52:	60f8      	str	r0, [r7, #12]
 800fd54:	60b9      	str	r1, [r7, #8]
 800fd56:	603b      	str	r3, [r7, #0]
 800fd58:	4613      	mov	r3, r2
 800fd5a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fd5c:	88fb      	ldrh	r3, [r7, #6]
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	4618      	mov	r0, r3
 800fd62:	f7fe fc6d 	bl	800e640 <pvPortMalloc>
 800fd66:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fd68:	697b      	ldr	r3, [r7, #20]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00e      	beq.n	800fd8c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fd6e:	205c      	movs	r0, #92	; 0x5c
 800fd70:	f7fe fc66 	bl	800e640 <pvPortMalloc>
 800fd74:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fd76:	69fb      	ldr	r3, [r7, #28]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d003      	beq.n	800fd84 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	697a      	ldr	r2, [r7, #20]
 800fd80:	631a      	str	r2, [r3, #48]	; 0x30
 800fd82:	e005      	b.n	800fd90 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fd84:	6978      	ldr	r0, [r7, #20]
 800fd86:	f7fe fd1d 	bl	800e7c4 <vPortFree>
 800fd8a:	e001      	b.n	800fd90 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fd90:	69fb      	ldr	r3, [r7, #28]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d017      	beq.n	800fdc6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fd96:	69fb      	ldr	r3, [r7, #28]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fd9e:	88fa      	ldrh	r2, [r7, #6]
 800fda0:	2300      	movs	r3, #0
 800fda2:	9303      	str	r3, [sp, #12]
 800fda4:	69fb      	ldr	r3, [r7, #28]
 800fda6:	9302      	str	r3, [sp, #8]
 800fda8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdaa:	9301      	str	r3, [sp, #4]
 800fdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdae:	9300      	str	r3, [sp, #0]
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	68b9      	ldr	r1, [r7, #8]
 800fdb4:	68f8      	ldr	r0, [r7, #12]
 800fdb6:	f000 f80e 	bl	800fdd6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fdba:	69f8      	ldr	r0, [r7, #28]
 800fdbc:	f000 f89a 	bl	800fef4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	61bb      	str	r3, [r7, #24]
 800fdc4:	e002      	b.n	800fdcc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fdc6:	f04f 33ff 	mov.w	r3, #4294967295
 800fdca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fdcc:	69bb      	ldr	r3, [r7, #24]
	}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	3720      	adds	r7, #32
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}

0800fdd6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fdd6:	b580      	push	{r7, lr}
 800fdd8:	b088      	sub	sp, #32
 800fdda:	af00      	add	r7, sp, #0
 800fddc:	60f8      	str	r0, [r7, #12]
 800fdde:	60b9      	str	r1, [r7, #8]
 800fde0:	607a      	str	r2, [r7, #4]
 800fde2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fde6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	009b      	lsls	r3, r3, #2
 800fdec:	461a      	mov	r2, r3
 800fdee:	21a5      	movs	r1, #165	; 0xa5
 800fdf0:	f001 fd97 	bl	8011922 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fdf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fdfe:	3b01      	subs	r3, #1
 800fe00:	009b      	lsls	r3, r3, #2
 800fe02:	4413      	add	r3, r2
 800fe04:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fe06:	69bb      	ldr	r3, [r7, #24]
 800fe08:	f023 0307 	bic.w	r3, r3, #7
 800fe0c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fe0e:	69bb      	ldr	r3, [r7, #24]
 800fe10:	f003 0307 	and.w	r3, r3, #7
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d009      	beq.n	800fe2c <prvInitialiseNewTask+0x56>
 800fe18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe1c:	f383 8811 	msr	BASEPRI, r3
 800fe20:	f3bf 8f6f 	isb	sy
 800fe24:	f3bf 8f4f 	dsb	sy
 800fe28:	617b      	str	r3, [r7, #20]
 800fe2a:	e7fe      	b.n	800fe2a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fe2c:	68bb      	ldr	r3, [r7, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d01f      	beq.n	800fe72 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fe32:	2300      	movs	r3, #0
 800fe34:	61fb      	str	r3, [r7, #28]
 800fe36:	e012      	b.n	800fe5e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fe38:	68ba      	ldr	r2, [r7, #8]
 800fe3a:	69fb      	ldr	r3, [r7, #28]
 800fe3c:	4413      	add	r3, r2
 800fe3e:	7819      	ldrb	r1, [r3, #0]
 800fe40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe42:	69fb      	ldr	r3, [r7, #28]
 800fe44:	4413      	add	r3, r2
 800fe46:	3334      	adds	r3, #52	; 0x34
 800fe48:	460a      	mov	r2, r1
 800fe4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fe4c:	68ba      	ldr	r2, [r7, #8]
 800fe4e:	69fb      	ldr	r3, [r7, #28]
 800fe50:	4413      	add	r3, r2
 800fe52:	781b      	ldrb	r3, [r3, #0]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d006      	beq.n	800fe66 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fe58:	69fb      	ldr	r3, [r7, #28]
 800fe5a:	3301      	adds	r3, #1
 800fe5c:	61fb      	str	r3, [r7, #28]
 800fe5e:	69fb      	ldr	r3, [r7, #28]
 800fe60:	2b0f      	cmp	r3, #15
 800fe62:	d9e9      	bls.n	800fe38 <prvInitialiseNewTask+0x62>
 800fe64:	e000      	b.n	800fe68 <prvInitialiseNewTask+0x92>
			{
				break;
 800fe66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fe68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fe70:	e003      	b.n	800fe7a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fe72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe74:	2200      	movs	r2, #0
 800fe76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fe7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe7c:	2b37      	cmp	r3, #55	; 0x37
 800fe7e:	d901      	bls.n	800fe84 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fe80:	2337      	movs	r3, #55	; 0x37
 800fe82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fe84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fe8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe8e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fe90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe92:	2200      	movs	r2, #0
 800fe94:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fe96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe98:	3304      	adds	r3, #4
 800fe9a:	4618      	mov	r0, r3
 800fe9c:	f7fe fdc6 	bl	800ea2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fea2:	3318      	adds	r3, #24
 800fea4:	4618      	mov	r0, r3
 800fea6:	f7fe fdc1 	bl	800ea2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800feaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800feae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800feb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800feb2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800feb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feb8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800feba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800febc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800febe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec2:	2200      	movs	r2, #0
 800fec4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec8:	2200      	movs	r2, #0
 800feca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fece:	683a      	ldr	r2, [r7, #0]
 800fed0:	68f9      	ldr	r1, [r7, #12]
 800fed2:	69b8      	ldr	r0, [r7, #24]
 800fed4:	f7fe f974 	bl	800e1c0 <pxPortInitialiseStack>
 800fed8:	4602      	mov	r2, r0
 800feda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fedc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d002      	beq.n	800feea <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fee8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800feea:	bf00      	nop
 800feec:	3720      	adds	r7, #32
 800feee:	46bd      	mov	sp, r7
 800fef0:	bd80      	pop	{r7, pc}
	...

0800fef4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b082      	sub	sp, #8
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fefc:	f7fe fa86 	bl	800e40c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ff00:	4b2d      	ldr	r3, [pc, #180]	; (800ffb8 <prvAddNewTaskToReadyList+0xc4>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	3301      	adds	r3, #1
 800ff06:	4a2c      	ldr	r2, [pc, #176]	; (800ffb8 <prvAddNewTaskToReadyList+0xc4>)
 800ff08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ff0a:	4b2c      	ldr	r3, [pc, #176]	; (800ffbc <prvAddNewTaskToReadyList+0xc8>)
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d109      	bne.n	800ff26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ff12:	4a2a      	ldr	r2, [pc, #168]	; (800ffbc <prvAddNewTaskToReadyList+0xc8>)
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ff18:	4b27      	ldr	r3, [pc, #156]	; (800ffb8 <prvAddNewTaskToReadyList+0xc4>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	2b01      	cmp	r3, #1
 800ff1e:	d110      	bne.n	800ff42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ff20:	f000 fc68 	bl	80107f4 <prvInitialiseTaskLists>
 800ff24:	e00d      	b.n	800ff42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ff26:	4b26      	ldr	r3, [pc, #152]	; (800ffc0 <prvAddNewTaskToReadyList+0xcc>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d109      	bne.n	800ff42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ff2e:	4b23      	ldr	r3, [pc, #140]	; (800ffbc <prvAddNewTaskToReadyList+0xc8>)
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff38:	429a      	cmp	r2, r3
 800ff3a:	d802      	bhi.n	800ff42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ff3c:	4a1f      	ldr	r2, [pc, #124]	; (800ffbc <prvAddNewTaskToReadyList+0xc8>)
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ff42:	4b20      	ldr	r3, [pc, #128]	; (800ffc4 <prvAddNewTaskToReadyList+0xd0>)
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	3301      	adds	r3, #1
 800ff48:	4a1e      	ldr	r2, [pc, #120]	; (800ffc4 <prvAddNewTaskToReadyList+0xd0>)
 800ff4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ff4c:	4b1d      	ldr	r3, [pc, #116]	; (800ffc4 <prvAddNewTaskToReadyList+0xd0>)
 800ff4e:	681a      	ldr	r2, [r3, #0]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff58:	4b1b      	ldr	r3, [pc, #108]	; (800ffc8 <prvAddNewTaskToReadyList+0xd4>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d903      	bls.n	800ff68 <prvAddNewTaskToReadyList+0x74>
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff64:	4a18      	ldr	r2, [pc, #96]	; (800ffc8 <prvAddNewTaskToReadyList+0xd4>)
 800ff66:	6013      	str	r3, [r2, #0]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff6c:	4613      	mov	r3, r2
 800ff6e:	009b      	lsls	r3, r3, #2
 800ff70:	4413      	add	r3, r2
 800ff72:	009b      	lsls	r3, r3, #2
 800ff74:	4a15      	ldr	r2, [pc, #84]	; (800ffcc <prvAddNewTaskToReadyList+0xd8>)
 800ff76:	441a      	add	r2, r3
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	3304      	adds	r3, #4
 800ff7c:	4619      	mov	r1, r3
 800ff7e:	4610      	mov	r0, r2
 800ff80:	f7fe fd61 	bl	800ea46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ff84:	f7fe fa70 	bl	800e468 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ff88:	4b0d      	ldr	r3, [pc, #52]	; (800ffc0 <prvAddNewTaskToReadyList+0xcc>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d00e      	beq.n	800ffae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ff90:	4b0a      	ldr	r3, [pc, #40]	; (800ffbc <prvAddNewTaskToReadyList+0xc8>)
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d207      	bcs.n	800ffae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ff9e:	4b0c      	ldr	r3, [pc, #48]	; (800ffd0 <prvAddNewTaskToReadyList+0xdc>)
 800ffa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ffa4:	601a      	str	r2, [r3, #0]
 800ffa6:	f3bf 8f4f 	dsb	sy
 800ffaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ffae:	bf00      	nop
 800ffb0:	3708      	adds	r7, #8
 800ffb2:	46bd      	mov	sp, r7
 800ffb4:	bd80      	pop	{r7, pc}
 800ffb6:	bf00      	nop
 800ffb8:	20005ac4 	.word	0x20005ac4
 800ffbc:	200055f0 	.word	0x200055f0
 800ffc0:	20005ad0 	.word	0x20005ad0
 800ffc4:	20005ae0 	.word	0x20005ae0
 800ffc8:	20005acc 	.word	0x20005acc
 800ffcc:	200055f4 	.word	0x200055f4
 800ffd0:	e000ed04 	.word	0xe000ed04

0800ffd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ffd4:	b580      	push	{r7, lr}
 800ffd6:	b084      	sub	sp, #16
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d016      	beq.n	8010014 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ffe6:	4b13      	ldr	r3, [pc, #76]	; (8010034 <vTaskDelay+0x60>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d009      	beq.n	8010002 <vTaskDelay+0x2e>
 800ffee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fff2:	f383 8811 	msr	BASEPRI, r3
 800fff6:	f3bf 8f6f 	isb	sy
 800fffa:	f3bf 8f4f 	dsb	sy
 800fffe:	60bb      	str	r3, [r7, #8]
 8010000:	e7fe      	b.n	8010000 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8010002:	f000 f87f 	bl	8010104 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010006:	2100      	movs	r1, #0
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f001 f873 	bl	80110f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801000e:	f000 f8bf 	bl	8010190 <xTaskResumeAll>
 8010012:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d107      	bne.n	801002a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 801001a:	4b07      	ldr	r3, [pc, #28]	; (8010038 <vTaskDelay+0x64>)
 801001c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010020:	601a      	str	r2, [r3, #0]
 8010022:	f3bf 8f4f 	dsb	sy
 8010026:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801002a:	bf00      	nop
 801002c:	3710      	adds	r7, #16
 801002e:	46bd      	mov	sp, r7
 8010030:	bd80      	pop	{r7, pc}
 8010032:	bf00      	nop
 8010034:	20005aec 	.word	0x20005aec
 8010038:	e000ed04 	.word	0xe000ed04

0801003c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b08a      	sub	sp, #40	; 0x28
 8010040:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010042:	2300      	movs	r3, #0
 8010044:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010046:	2300      	movs	r3, #0
 8010048:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801004a:	463a      	mov	r2, r7
 801004c:	1d39      	adds	r1, r7, #4
 801004e:	f107 0308 	add.w	r3, r7, #8
 8010052:	4618      	mov	r0, r3
 8010054:	f7fe f880 	bl	800e158 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010058:	6839      	ldr	r1, [r7, #0]
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	68ba      	ldr	r2, [r7, #8]
 801005e:	9202      	str	r2, [sp, #8]
 8010060:	9301      	str	r3, [sp, #4]
 8010062:	2300      	movs	r3, #0
 8010064:	9300      	str	r3, [sp, #0]
 8010066:	2300      	movs	r3, #0
 8010068:	460a      	mov	r2, r1
 801006a:	4920      	ldr	r1, [pc, #128]	; (80100ec <vTaskStartScheduler+0xb0>)
 801006c:	4820      	ldr	r0, [pc, #128]	; (80100f0 <vTaskStartScheduler+0xb4>)
 801006e:	f7ff fe13 	bl	800fc98 <xTaskCreateStatic>
 8010072:	4602      	mov	r2, r0
 8010074:	4b1f      	ldr	r3, [pc, #124]	; (80100f4 <vTaskStartScheduler+0xb8>)
 8010076:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010078:	4b1e      	ldr	r3, [pc, #120]	; (80100f4 <vTaskStartScheduler+0xb8>)
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d002      	beq.n	8010086 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010080:	2301      	movs	r3, #1
 8010082:	617b      	str	r3, [r7, #20]
 8010084:	e001      	b.n	801008a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010086:	2300      	movs	r3, #0
 8010088:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801008a:	697b      	ldr	r3, [r7, #20]
 801008c:	2b01      	cmp	r3, #1
 801008e:	d102      	bne.n	8010096 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010090:	f001 f884 	bl	801119c <xTimerCreateTimerTask>
 8010094:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	2b01      	cmp	r3, #1
 801009a:	d115      	bne.n	80100c8 <vTaskStartScheduler+0x8c>
 801009c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100a0:	f383 8811 	msr	BASEPRI, r3
 80100a4:	f3bf 8f6f 	isb	sy
 80100a8:	f3bf 8f4f 	dsb	sy
 80100ac:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80100ae:	4b12      	ldr	r3, [pc, #72]	; (80100f8 <vTaskStartScheduler+0xbc>)
 80100b0:	f04f 32ff 	mov.w	r2, #4294967295
 80100b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80100b6:	4b11      	ldr	r3, [pc, #68]	; (80100fc <vTaskStartScheduler+0xc0>)
 80100b8:	2201      	movs	r2, #1
 80100ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80100bc:	4b10      	ldr	r3, [pc, #64]	; (8010100 <vTaskStartScheduler+0xc4>)
 80100be:	2200      	movs	r2, #0
 80100c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80100c2:	f7fe f905 	bl	800e2d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80100c6:	e00d      	b.n	80100e4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100ce:	d109      	bne.n	80100e4 <vTaskStartScheduler+0xa8>
 80100d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100d4:	f383 8811 	msr	BASEPRI, r3
 80100d8:	f3bf 8f6f 	isb	sy
 80100dc:	f3bf 8f4f 	dsb	sy
 80100e0:	60fb      	str	r3, [r7, #12]
 80100e2:	e7fe      	b.n	80100e2 <vTaskStartScheduler+0xa6>
}
 80100e4:	bf00      	nop
 80100e6:	3718      	adds	r7, #24
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd80      	pop	{r7, pc}
 80100ec:	08014cf0 	.word	0x08014cf0
 80100f0:	08010779 	.word	0x08010779
 80100f4:	20005ae8 	.word	0x20005ae8
 80100f8:	20005ae4 	.word	0x20005ae4
 80100fc:	20005ad0 	.word	0x20005ad0
 8010100:	20005ac8 	.word	0x20005ac8

08010104 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010104:	b480      	push	{r7}
 8010106:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010108:	4b04      	ldr	r3, [pc, #16]	; (801011c <vTaskSuspendAll+0x18>)
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	3301      	adds	r3, #1
 801010e:	4a03      	ldr	r2, [pc, #12]	; (801011c <vTaskSuspendAll+0x18>)
 8010110:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010112:	bf00      	nop
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr
 801011c:	20005aec 	.word	0x20005aec

08010120 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8010120:	b480      	push	{r7}
 8010122:	b083      	sub	sp, #12
 8010124:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8010126:	2300      	movs	r3, #0
 8010128:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 801012a:	4b14      	ldr	r3, [pc, #80]	; (801017c <prvGetExpectedIdleTime+0x5c>)
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d001      	beq.n	8010136 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8010132:	2301      	movs	r3, #1
 8010134:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8010136:	4b12      	ldr	r3, [pc, #72]	; (8010180 <prvGetExpectedIdleTime+0x60>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801013c:	2b00      	cmp	r3, #0
 801013e:	d002      	beq.n	8010146 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8010140:	2300      	movs	r3, #0
 8010142:	607b      	str	r3, [r7, #4]
 8010144:	e012      	b.n	801016c <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8010146:	4b0f      	ldr	r3, [pc, #60]	; (8010184 <prvGetExpectedIdleTime+0x64>)
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	2b01      	cmp	r3, #1
 801014c:	d902      	bls.n	8010154 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 801014e:	2300      	movs	r3, #0
 8010150:	607b      	str	r3, [r7, #4]
 8010152:	e00b      	b.n	801016c <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d002      	beq.n	8010160 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 801015a:	2300      	movs	r3, #0
 801015c:	607b      	str	r3, [r7, #4]
 801015e:	e005      	b.n	801016c <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8010160:	4b09      	ldr	r3, [pc, #36]	; (8010188 <prvGetExpectedIdleTime+0x68>)
 8010162:	681a      	ldr	r2, [r3, #0]
 8010164:	4b09      	ldr	r3, [pc, #36]	; (801018c <prvGetExpectedIdleTime+0x6c>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	1ad3      	subs	r3, r2, r3
 801016a:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 801016c:	687b      	ldr	r3, [r7, #4]
	}
 801016e:	4618      	mov	r0, r3
 8010170:	370c      	adds	r7, #12
 8010172:	46bd      	mov	sp, r7
 8010174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010178:	4770      	bx	lr
 801017a:	bf00      	nop
 801017c:	20005acc 	.word	0x20005acc
 8010180:	200055f0 	.word	0x200055f0
 8010184:	200055f4 	.word	0x200055f4
 8010188:	20005ae4 	.word	0x20005ae4
 801018c:	20005ac8 	.word	0x20005ac8

08010190 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b084      	sub	sp, #16
 8010194:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010196:	2300      	movs	r3, #0
 8010198:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801019a:	2300      	movs	r3, #0
 801019c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801019e:	4b41      	ldr	r3, [pc, #260]	; (80102a4 <xTaskResumeAll+0x114>)
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d109      	bne.n	80101ba <xTaskResumeAll+0x2a>
 80101a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	603b      	str	r3, [r7, #0]
 80101b8:	e7fe      	b.n	80101b8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80101ba:	f7fe f927 	bl	800e40c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80101be:	4b39      	ldr	r3, [pc, #228]	; (80102a4 <xTaskResumeAll+0x114>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	3b01      	subs	r3, #1
 80101c4:	4a37      	ldr	r2, [pc, #220]	; (80102a4 <xTaskResumeAll+0x114>)
 80101c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101c8:	4b36      	ldr	r3, [pc, #216]	; (80102a4 <xTaskResumeAll+0x114>)
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d162      	bne.n	8010296 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80101d0:	4b35      	ldr	r3, [pc, #212]	; (80102a8 <xTaskResumeAll+0x118>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d05e      	beq.n	8010296 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80101d8:	e02f      	b.n	801023a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101da:	4b34      	ldr	r3, [pc, #208]	; (80102ac <xTaskResumeAll+0x11c>)
 80101dc:	68db      	ldr	r3, [r3, #12]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	3318      	adds	r3, #24
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7fe fc8a 	bl	800eb00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	3304      	adds	r3, #4
 80101f0:	4618      	mov	r0, r3
 80101f2:	f7fe fc85 	bl	800eb00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80101fa:	4b2d      	ldr	r3, [pc, #180]	; (80102b0 <xTaskResumeAll+0x120>)
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	429a      	cmp	r2, r3
 8010200:	d903      	bls.n	801020a <xTaskResumeAll+0x7a>
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010206:	4a2a      	ldr	r2, [pc, #168]	; (80102b0 <xTaskResumeAll+0x120>)
 8010208:	6013      	str	r3, [r2, #0]
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801020e:	4613      	mov	r3, r2
 8010210:	009b      	lsls	r3, r3, #2
 8010212:	4413      	add	r3, r2
 8010214:	009b      	lsls	r3, r3, #2
 8010216:	4a27      	ldr	r2, [pc, #156]	; (80102b4 <xTaskResumeAll+0x124>)
 8010218:	441a      	add	r2, r3
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	3304      	adds	r3, #4
 801021e:	4619      	mov	r1, r3
 8010220:	4610      	mov	r0, r2
 8010222:	f7fe fc10 	bl	800ea46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801022a:	4b23      	ldr	r3, [pc, #140]	; (80102b8 <xTaskResumeAll+0x128>)
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010230:	429a      	cmp	r2, r3
 8010232:	d302      	bcc.n	801023a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010234:	4b21      	ldr	r3, [pc, #132]	; (80102bc <xTaskResumeAll+0x12c>)
 8010236:	2201      	movs	r2, #1
 8010238:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801023a:	4b1c      	ldr	r3, [pc, #112]	; (80102ac <xTaskResumeAll+0x11c>)
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d1cb      	bne.n	80101da <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d001      	beq.n	801024c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010248:	f000 fb6e 	bl	8010928 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801024c:	4b1c      	ldr	r3, [pc, #112]	; (80102c0 <xTaskResumeAll+0x130>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d010      	beq.n	801027a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010258:	f000 f846 	bl	80102e8 <xTaskIncrementTick>
 801025c:	4603      	mov	r3, r0
 801025e:	2b00      	cmp	r3, #0
 8010260:	d002      	beq.n	8010268 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8010262:	4b16      	ldr	r3, [pc, #88]	; (80102bc <xTaskResumeAll+0x12c>)
 8010264:	2201      	movs	r2, #1
 8010266:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	3b01      	subs	r3, #1
 801026c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d1f1      	bne.n	8010258 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8010274:	4b12      	ldr	r3, [pc, #72]	; (80102c0 <xTaskResumeAll+0x130>)
 8010276:	2200      	movs	r2, #0
 8010278:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801027a:	4b10      	ldr	r3, [pc, #64]	; (80102bc <xTaskResumeAll+0x12c>)
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d009      	beq.n	8010296 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010282:	2301      	movs	r3, #1
 8010284:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010286:	4b0f      	ldr	r3, [pc, #60]	; (80102c4 <xTaskResumeAll+0x134>)
 8010288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801028c:	601a      	str	r2, [r3, #0]
 801028e:	f3bf 8f4f 	dsb	sy
 8010292:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010296:	f7fe f8e7 	bl	800e468 <vPortExitCritical>

	return xAlreadyYielded;
 801029a:	68bb      	ldr	r3, [r7, #8]
}
 801029c:	4618      	mov	r0, r3
 801029e:	3710      	adds	r7, #16
 80102a0:	46bd      	mov	sp, r7
 80102a2:	bd80      	pop	{r7, pc}
 80102a4:	20005aec 	.word	0x20005aec
 80102a8:	20005ac4 	.word	0x20005ac4
 80102ac:	20005a84 	.word	0x20005a84
 80102b0:	20005acc 	.word	0x20005acc
 80102b4:	200055f4 	.word	0x200055f4
 80102b8:	200055f0 	.word	0x200055f0
 80102bc:	20005ad8 	.word	0x20005ad8
 80102c0:	20005ad4 	.word	0x20005ad4
 80102c4:	e000ed04 	.word	0xe000ed04

080102c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80102c8:	b480      	push	{r7}
 80102ca:	b083      	sub	sp, #12
 80102cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80102ce:	4b05      	ldr	r3, [pc, #20]	; (80102e4 <xTaskGetTickCount+0x1c>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80102d4:	687b      	ldr	r3, [r7, #4]
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	370c      	adds	r7, #12
 80102da:	46bd      	mov	sp, r7
 80102dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e0:	4770      	bx	lr
 80102e2:	bf00      	nop
 80102e4:	20005ac8 	.word	0x20005ac8

080102e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b086      	sub	sp, #24
 80102ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80102ee:	2300      	movs	r3, #0
 80102f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80102f2:	4b4e      	ldr	r3, [pc, #312]	; (801042c <xTaskIncrementTick+0x144>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	f040 8088 	bne.w	801040c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80102fc:	4b4c      	ldr	r3, [pc, #304]	; (8010430 <xTaskIncrementTick+0x148>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	3301      	adds	r3, #1
 8010302:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010304:	4a4a      	ldr	r2, [pc, #296]	; (8010430 <xTaskIncrementTick+0x148>)
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801030a:	693b      	ldr	r3, [r7, #16]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d11f      	bne.n	8010350 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8010310:	4b48      	ldr	r3, [pc, #288]	; (8010434 <xTaskIncrementTick+0x14c>)
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d009      	beq.n	801032e <xTaskIncrementTick+0x46>
 801031a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801031e:	f383 8811 	msr	BASEPRI, r3
 8010322:	f3bf 8f6f 	isb	sy
 8010326:	f3bf 8f4f 	dsb	sy
 801032a:	603b      	str	r3, [r7, #0]
 801032c:	e7fe      	b.n	801032c <xTaskIncrementTick+0x44>
 801032e:	4b41      	ldr	r3, [pc, #260]	; (8010434 <xTaskIncrementTick+0x14c>)
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	60fb      	str	r3, [r7, #12]
 8010334:	4b40      	ldr	r3, [pc, #256]	; (8010438 <xTaskIncrementTick+0x150>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	4a3e      	ldr	r2, [pc, #248]	; (8010434 <xTaskIncrementTick+0x14c>)
 801033a:	6013      	str	r3, [r2, #0]
 801033c:	4a3e      	ldr	r2, [pc, #248]	; (8010438 <xTaskIncrementTick+0x150>)
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	6013      	str	r3, [r2, #0]
 8010342:	4b3e      	ldr	r3, [pc, #248]	; (801043c <xTaskIncrementTick+0x154>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	3301      	adds	r3, #1
 8010348:	4a3c      	ldr	r2, [pc, #240]	; (801043c <xTaskIncrementTick+0x154>)
 801034a:	6013      	str	r3, [r2, #0]
 801034c:	f000 faec 	bl	8010928 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010350:	4b3b      	ldr	r3, [pc, #236]	; (8010440 <xTaskIncrementTick+0x158>)
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	693a      	ldr	r2, [r7, #16]
 8010356:	429a      	cmp	r2, r3
 8010358:	d349      	bcc.n	80103ee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801035a:	4b36      	ldr	r3, [pc, #216]	; (8010434 <xTaskIncrementTick+0x14c>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d104      	bne.n	801036e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010364:	4b36      	ldr	r3, [pc, #216]	; (8010440 <xTaskIncrementTick+0x158>)
 8010366:	f04f 32ff 	mov.w	r2, #4294967295
 801036a:	601a      	str	r2, [r3, #0]
					break;
 801036c:	e03f      	b.n	80103ee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801036e:	4b31      	ldr	r3, [pc, #196]	; (8010434 <xTaskIncrementTick+0x14c>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	68db      	ldr	r3, [r3, #12]
 8010374:	68db      	ldr	r3, [r3, #12]
 8010376:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010378:	68bb      	ldr	r3, [r7, #8]
 801037a:	685b      	ldr	r3, [r3, #4]
 801037c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801037e:	693a      	ldr	r2, [r7, #16]
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	429a      	cmp	r2, r3
 8010384:	d203      	bcs.n	801038e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010386:	4a2e      	ldr	r2, [pc, #184]	; (8010440 <xTaskIncrementTick+0x158>)
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801038c:	e02f      	b.n	80103ee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801038e:	68bb      	ldr	r3, [r7, #8]
 8010390:	3304      	adds	r3, #4
 8010392:	4618      	mov	r0, r3
 8010394:	f7fe fbb4 	bl	800eb00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801039c:	2b00      	cmp	r3, #0
 801039e:	d004      	beq.n	80103aa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80103a0:	68bb      	ldr	r3, [r7, #8]
 80103a2:	3318      	adds	r3, #24
 80103a4:	4618      	mov	r0, r3
 80103a6:	f7fe fbab 	bl	800eb00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80103aa:	68bb      	ldr	r3, [r7, #8]
 80103ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103ae:	4b25      	ldr	r3, [pc, #148]	; (8010444 <xTaskIncrementTick+0x15c>)
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	429a      	cmp	r2, r3
 80103b4:	d903      	bls.n	80103be <xTaskIncrementTick+0xd6>
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ba:	4a22      	ldr	r2, [pc, #136]	; (8010444 <xTaskIncrementTick+0x15c>)
 80103bc:	6013      	str	r3, [r2, #0]
 80103be:	68bb      	ldr	r3, [r7, #8]
 80103c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103c2:	4613      	mov	r3, r2
 80103c4:	009b      	lsls	r3, r3, #2
 80103c6:	4413      	add	r3, r2
 80103c8:	009b      	lsls	r3, r3, #2
 80103ca:	4a1f      	ldr	r2, [pc, #124]	; (8010448 <xTaskIncrementTick+0x160>)
 80103cc:	441a      	add	r2, r3
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	3304      	adds	r3, #4
 80103d2:	4619      	mov	r1, r3
 80103d4:	4610      	mov	r0, r2
 80103d6:	f7fe fb36 	bl	800ea46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103de:	4b1b      	ldr	r3, [pc, #108]	; (801044c <xTaskIncrementTick+0x164>)
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d3b8      	bcc.n	801035a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80103e8:	2301      	movs	r3, #1
 80103ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80103ec:	e7b5      	b.n	801035a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80103ee:	4b17      	ldr	r3, [pc, #92]	; (801044c <xTaskIncrementTick+0x164>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103f4:	4914      	ldr	r1, [pc, #80]	; (8010448 <xTaskIncrementTick+0x160>)
 80103f6:	4613      	mov	r3, r2
 80103f8:	009b      	lsls	r3, r3, #2
 80103fa:	4413      	add	r3, r2
 80103fc:	009b      	lsls	r3, r3, #2
 80103fe:	440b      	add	r3, r1
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	2b01      	cmp	r3, #1
 8010404:	d907      	bls.n	8010416 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8010406:	2301      	movs	r3, #1
 8010408:	617b      	str	r3, [r7, #20]
 801040a:	e004      	b.n	8010416 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801040c:	4b10      	ldr	r3, [pc, #64]	; (8010450 <xTaskIncrementTick+0x168>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	3301      	adds	r3, #1
 8010412:	4a0f      	ldr	r2, [pc, #60]	; (8010450 <xTaskIncrementTick+0x168>)
 8010414:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010416:	4b0f      	ldr	r3, [pc, #60]	; (8010454 <xTaskIncrementTick+0x16c>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	2b00      	cmp	r3, #0
 801041c:	d001      	beq.n	8010422 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 801041e:	2301      	movs	r3, #1
 8010420:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010422:	697b      	ldr	r3, [r7, #20]
}
 8010424:	4618      	mov	r0, r3
 8010426:	3718      	adds	r7, #24
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}
 801042c:	20005aec 	.word	0x20005aec
 8010430:	20005ac8 	.word	0x20005ac8
 8010434:	20005a7c 	.word	0x20005a7c
 8010438:	20005a80 	.word	0x20005a80
 801043c:	20005adc 	.word	0x20005adc
 8010440:	20005ae4 	.word	0x20005ae4
 8010444:	20005acc 	.word	0x20005acc
 8010448:	200055f4 	.word	0x200055f4
 801044c:	200055f0 	.word	0x200055f0
 8010450:	20005ad4 	.word	0x20005ad4
 8010454:	20005ad8 	.word	0x20005ad8

08010458 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010458:	b480      	push	{r7}
 801045a:	b085      	sub	sp, #20
 801045c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801045e:	4b27      	ldr	r3, [pc, #156]	; (80104fc <vTaskSwitchContext+0xa4>)
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d003      	beq.n	801046e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010466:	4b26      	ldr	r3, [pc, #152]	; (8010500 <vTaskSwitchContext+0xa8>)
 8010468:	2201      	movs	r2, #1
 801046a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801046c:	e040      	b.n	80104f0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 801046e:	4b24      	ldr	r3, [pc, #144]	; (8010500 <vTaskSwitchContext+0xa8>)
 8010470:	2200      	movs	r2, #0
 8010472:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010474:	4b23      	ldr	r3, [pc, #140]	; (8010504 <vTaskSwitchContext+0xac>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	60fb      	str	r3, [r7, #12]
 801047a:	e00f      	b.n	801049c <vTaskSwitchContext+0x44>
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d109      	bne.n	8010496 <vTaskSwitchContext+0x3e>
 8010482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010486:	f383 8811 	msr	BASEPRI, r3
 801048a:	f3bf 8f6f 	isb	sy
 801048e:	f3bf 8f4f 	dsb	sy
 8010492:	607b      	str	r3, [r7, #4]
 8010494:	e7fe      	b.n	8010494 <vTaskSwitchContext+0x3c>
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	3b01      	subs	r3, #1
 801049a:	60fb      	str	r3, [r7, #12]
 801049c:	491a      	ldr	r1, [pc, #104]	; (8010508 <vTaskSwitchContext+0xb0>)
 801049e:	68fa      	ldr	r2, [r7, #12]
 80104a0:	4613      	mov	r3, r2
 80104a2:	009b      	lsls	r3, r3, #2
 80104a4:	4413      	add	r3, r2
 80104a6:	009b      	lsls	r3, r3, #2
 80104a8:	440b      	add	r3, r1
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d0e5      	beq.n	801047c <vTaskSwitchContext+0x24>
 80104b0:	68fa      	ldr	r2, [r7, #12]
 80104b2:	4613      	mov	r3, r2
 80104b4:	009b      	lsls	r3, r3, #2
 80104b6:	4413      	add	r3, r2
 80104b8:	009b      	lsls	r3, r3, #2
 80104ba:	4a13      	ldr	r2, [pc, #76]	; (8010508 <vTaskSwitchContext+0xb0>)
 80104bc:	4413      	add	r3, r2
 80104be:	60bb      	str	r3, [r7, #8]
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	685b      	ldr	r3, [r3, #4]
 80104c4:	685a      	ldr	r2, [r3, #4]
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	605a      	str	r2, [r3, #4]
 80104ca:	68bb      	ldr	r3, [r7, #8]
 80104cc:	685a      	ldr	r2, [r3, #4]
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	3308      	adds	r3, #8
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d104      	bne.n	80104e0 <vTaskSwitchContext+0x88>
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	685a      	ldr	r2, [r3, #4]
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	605a      	str	r2, [r3, #4]
 80104e0:	68bb      	ldr	r3, [r7, #8]
 80104e2:	685b      	ldr	r3, [r3, #4]
 80104e4:	68db      	ldr	r3, [r3, #12]
 80104e6:	4a09      	ldr	r2, [pc, #36]	; (801050c <vTaskSwitchContext+0xb4>)
 80104e8:	6013      	str	r3, [r2, #0]
 80104ea:	4a06      	ldr	r2, [pc, #24]	; (8010504 <vTaskSwitchContext+0xac>)
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	6013      	str	r3, [r2, #0]
}
 80104f0:	bf00      	nop
 80104f2:	3714      	adds	r7, #20
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr
 80104fc:	20005aec 	.word	0x20005aec
 8010500:	20005ad8 	.word	0x20005ad8
 8010504:	20005acc 	.word	0x20005acc
 8010508:	200055f4 	.word	0x200055f4
 801050c:	200055f0 	.word	0x200055f0

08010510 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b084      	sub	sp, #16
 8010514:	af00      	add	r7, sp, #0
 8010516:	6078      	str	r0, [r7, #4]
 8010518:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d109      	bne.n	8010534 <vTaskPlaceOnEventList+0x24>
 8010520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010524:	f383 8811 	msr	BASEPRI, r3
 8010528:	f3bf 8f6f 	isb	sy
 801052c:	f3bf 8f4f 	dsb	sy
 8010530:	60fb      	str	r3, [r7, #12]
 8010532:	e7fe      	b.n	8010532 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010534:	4b07      	ldr	r3, [pc, #28]	; (8010554 <vTaskPlaceOnEventList+0x44>)
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	3318      	adds	r3, #24
 801053a:	4619      	mov	r1, r3
 801053c:	6878      	ldr	r0, [r7, #4]
 801053e:	f7fe faa6 	bl	800ea8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010542:	2101      	movs	r1, #1
 8010544:	6838      	ldr	r0, [r7, #0]
 8010546:	f000 fdd5 	bl	80110f4 <prvAddCurrentTaskToDelayedList>
}
 801054a:	bf00      	nop
 801054c:	3710      	adds	r7, #16
 801054e:	46bd      	mov	sp, r7
 8010550:	bd80      	pop	{r7, pc}
 8010552:	bf00      	nop
 8010554:	200055f0 	.word	0x200055f0

08010558 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010558:	b580      	push	{r7, lr}
 801055a:	b086      	sub	sp, #24
 801055c:	af00      	add	r7, sp, #0
 801055e:	60f8      	str	r0, [r7, #12]
 8010560:	60b9      	str	r1, [r7, #8]
 8010562:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d109      	bne.n	801057e <vTaskPlaceOnEventListRestricted+0x26>
 801056a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056e:	f383 8811 	msr	BASEPRI, r3
 8010572:	f3bf 8f6f 	isb	sy
 8010576:	f3bf 8f4f 	dsb	sy
 801057a:	617b      	str	r3, [r7, #20]
 801057c:	e7fe      	b.n	801057c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801057e:	4b0a      	ldr	r3, [pc, #40]	; (80105a8 <vTaskPlaceOnEventListRestricted+0x50>)
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	3318      	adds	r3, #24
 8010584:	4619      	mov	r1, r3
 8010586:	68f8      	ldr	r0, [r7, #12]
 8010588:	f7fe fa5d 	bl	800ea46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d002      	beq.n	8010598 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8010592:	f04f 33ff 	mov.w	r3, #4294967295
 8010596:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010598:	6879      	ldr	r1, [r7, #4]
 801059a:	68b8      	ldr	r0, [r7, #8]
 801059c:	f000 fdaa 	bl	80110f4 <prvAddCurrentTaskToDelayedList>
	}
 80105a0:	bf00      	nop
 80105a2:	3718      	adds	r7, #24
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}
 80105a8:	200055f0 	.word	0x200055f0

080105ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b086      	sub	sp, #24
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	68db      	ldr	r3, [r3, #12]
 80105b8:	68db      	ldr	r3, [r3, #12]
 80105ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80105bc:	693b      	ldr	r3, [r7, #16]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d109      	bne.n	80105d6 <xTaskRemoveFromEventList+0x2a>
 80105c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c6:	f383 8811 	msr	BASEPRI, r3
 80105ca:	f3bf 8f6f 	isb	sy
 80105ce:	f3bf 8f4f 	dsb	sy
 80105d2:	60fb      	str	r3, [r7, #12]
 80105d4:	e7fe      	b.n	80105d4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	3318      	adds	r3, #24
 80105da:	4618      	mov	r0, r3
 80105dc:	f7fe fa90 	bl	800eb00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105e0:	4b1e      	ldr	r3, [pc, #120]	; (801065c <xTaskRemoveFromEventList+0xb0>)
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d11f      	bne.n	8010628 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	3304      	adds	r3, #4
 80105ec:	4618      	mov	r0, r3
 80105ee:	f7fe fa87 	bl	800eb00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80105f6:	4b1a      	ldr	r3, [pc, #104]	; (8010660 <xTaskRemoveFromEventList+0xb4>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d903      	bls.n	8010606 <xTaskRemoveFromEventList+0x5a>
 80105fe:	693b      	ldr	r3, [r7, #16]
 8010600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010602:	4a17      	ldr	r2, [pc, #92]	; (8010660 <xTaskRemoveFromEventList+0xb4>)
 8010604:	6013      	str	r3, [r2, #0]
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801060a:	4613      	mov	r3, r2
 801060c:	009b      	lsls	r3, r3, #2
 801060e:	4413      	add	r3, r2
 8010610:	009b      	lsls	r3, r3, #2
 8010612:	4a14      	ldr	r2, [pc, #80]	; (8010664 <xTaskRemoveFromEventList+0xb8>)
 8010614:	441a      	add	r2, r3
 8010616:	693b      	ldr	r3, [r7, #16]
 8010618:	3304      	adds	r3, #4
 801061a:	4619      	mov	r1, r3
 801061c:	4610      	mov	r0, r2
 801061e:	f7fe fa12 	bl	800ea46 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8010622:	f000 f981 	bl	8010928 <prvResetNextTaskUnblockTime>
 8010626:	e005      	b.n	8010634 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	3318      	adds	r3, #24
 801062c:	4619      	mov	r1, r3
 801062e:	480e      	ldr	r0, [pc, #56]	; (8010668 <xTaskRemoveFromEventList+0xbc>)
 8010630:	f7fe fa09 	bl	800ea46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010634:	693b      	ldr	r3, [r7, #16]
 8010636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010638:	4b0c      	ldr	r3, [pc, #48]	; (801066c <xTaskRemoveFromEventList+0xc0>)
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801063e:	429a      	cmp	r2, r3
 8010640:	d905      	bls.n	801064e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010642:	2301      	movs	r3, #1
 8010644:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010646:	4b0a      	ldr	r3, [pc, #40]	; (8010670 <xTaskRemoveFromEventList+0xc4>)
 8010648:	2201      	movs	r2, #1
 801064a:	601a      	str	r2, [r3, #0]
 801064c:	e001      	b.n	8010652 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801064e:	2300      	movs	r3, #0
 8010650:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010652:	697b      	ldr	r3, [r7, #20]
}
 8010654:	4618      	mov	r0, r3
 8010656:	3718      	adds	r7, #24
 8010658:	46bd      	mov	sp, r7
 801065a:	bd80      	pop	{r7, pc}
 801065c:	20005aec 	.word	0x20005aec
 8010660:	20005acc 	.word	0x20005acc
 8010664:	200055f4 	.word	0x200055f4
 8010668:	20005a84 	.word	0x20005a84
 801066c:	200055f0 	.word	0x200055f0
 8010670:	20005ad8 	.word	0x20005ad8

08010674 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010674:	b480      	push	{r7}
 8010676:	b083      	sub	sp, #12
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801067c:	4b06      	ldr	r3, [pc, #24]	; (8010698 <vTaskInternalSetTimeOutState+0x24>)
 801067e:	681a      	ldr	r2, [r3, #0]
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010684:	4b05      	ldr	r3, [pc, #20]	; (801069c <vTaskInternalSetTimeOutState+0x28>)
 8010686:	681a      	ldr	r2, [r3, #0]
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	605a      	str	r2, [r3, #4]
}
 801068c:	bf00      	nop
 801068e:	370c      	adds	r7, #12
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr
 8010698:	20005adc 	.word	0x20005adc
 801069c:	20005ac8 	.word	0x20005ac8

080106a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b088      	sub	sp, #32
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
 80106a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d109      	bne.n	80106c4 <xTaskCheckForTimeOut+0x24>
 80106b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106b4:	f383 8811 	msr	BASEPRI, r3
 80106b8:	f3bf 8f6f 	isb	sy
 80106bc:	f3bf 8f4f 	dsb	sy
 80106c0:	613b      	str	r3, [r7, #16]
 80106c2:	e7fe      	b.n	80106c2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d109      	bne.n	80106de <xTaskCheckForTimeOut+0x3e>
 80106ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106ce:	f383 8811 	msr	BASEPRI, r3
 80106d2:	f3bf 8f6f 	isb	sy
 80106d6:	f3bf 8f4f 	dsb	sy
 80106da:	60fb      	str	r3, [r7, #12]
 80106dc:	e7fe      	b.n	80106dc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80106de:	f7fd fe95 	bl	800e40c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80106e2:	4b1d      	ldr	r3, [pc, #116]	; (8010758 <xTaskCheckForTimeOut+0xb8>)
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	69ba      	ldr	r2, [r7, #24]
 80106ee:	1ad3      	subs	r3, r2, r3
 80106f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106fa:	d102      	bne.n	8010702 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80106fc:	2300      	movs	r3, #0
 80106fe:	61fb      	str	r3, [r7, #28]
 8010700:	e023      	b.n	801074a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681a      	ldr	r2, [r3, #0]
 8010706:	4b15      	ldr	r3, [pc, #84]	; (801075c <xTaskCheckForTimeOut+0xbc>)
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	429a      	cmp	r2, r3
 801070c:	d007      	beq.n	801071e <xTaskCheckForTimeOut+0x7e>
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	69ba      	ldr	r2, [r7, #24]
 8010714:	429a      	cmp	r2, r3
 8010716:	d302      	bcc.n	801071e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010718:	2301      	movs	r3, #1
 801071a:	61fb      	str	r3, [r7, #28]
 801071c:	e015      	b.n	801074a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801071e:	683b      	ldr	r3, [r7, #0]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	697a      	ldr	r2, [r7, #20]
 8010724:	429a      	cmp	r2, r3
 8010726:	d20b      	bcs.n	8010740 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	681a      	ldr	r2, [r3, #0]
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	1ad2      	subs	r2, r2, r3
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f7ff ff9d 	bl	8010674 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801073a:	2300      	movs	r3, #0
 801073c:	61fb      	str	r3, [r7, #28]
 801073e:	e004      	b.n	801074a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8010740:	683b      	ldr	r3, [r7, #0]
 8010742:	2200      	movs	r2, #0
 8010744:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010746:	2301      	movs	r3, #1
 8010748:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801074a:	f7fd fe8d 	bl	800e468 <vPortExitCritical>

	return xReturn;
 801074e:	69fb      	ldr	r3, [r7, #28]
}
 8010750:	4618      	mov	r0, r3
 8010752:	3720      	adds	r7, #32
 8010754:	46bd      	mov	sp, r7
 8010756:	bd80      	pop	{r7, pc}
 8010758:	20005ac8 	.word	0x20005ac8
 801075c:	20005adc 	.word	0x20005adc

08010760 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010760:	b480      	push	{r7}
 8010762:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010764:	4b03      	ldr	r3, [pc, #12]	; (8010774 <vTaskMissedYield+0x14>)
 8010766:	2201      	movs	r2, #1
 8010768:	601a      	str	r2, [r3, #0]
}
 801076a:	bf00      	nop
 801076c:	46bd      	mov	sp, r7
 801076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010772:	4770      	bx	lr
 8010774:	20005ad8 	.word	0x20005ad8

08010778 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010778:	b580      	push	{r7, lr}
 801077a:	b084      	sub	sp, #16
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010780:	f000 f878 	bl	8010874 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010784:	4b17      	ldr	r3, [pc, #92]	; (80107e4 <prvIdleTask+0x6c>)
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	2b01      	cmp	r3, #1
 801078a:	d907      	bls.n	801079c <prvIdleTask+0x24>
			{
				taskYIELD();
 801078c:	4b16      	ldr	r3, [pc, #88]	; (80107e8 <prvIdleTask+0x70>)
 801078e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010792:	601a      	str	r2, [r3, #0]
 8010794:	f3bf 8f4f 	dsb	sy
 8010798:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 801079c:	f7ff fcc0 	bl	8010120 <prvGetExpectedIdleTime>
 80107a0:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	2b01      	cmp	r3, #1
 80107a6:	d9eb      	bls.n	8010780 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 80107a8:	f7ff fcac 	bl	8010104 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80107ac:	4b0f      	ldr	r3, [pc, #60]	; (80107ec <prvIdleTask+0x74>)
 80107ae:	681a      	ldr	r2, [r3, #0]
 80107b0:	4b0f      	ldr	r3, [pc, #60]	; (80107f0 <prvIdleTask+0x78>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d209      	bcs.n	80107cc <prvIdleTask+0x54>
 80107b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107bc:	f383 8811 	msr	BASEPRI, r3
 80107c0:	f3bf 8f6f 	isb	sy
 80107c4:	f3bf 8f4f 	dsb	sy
 80107c8:	60bb      	str	r3, [r7, #8]
 80107ca:	e7fe      	b.n	80107ca <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80107cc:	f7ff fca8 	bl	8010120 <prvGetExpectedIdleTime>
 80107d0:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	2b01      	cmp	r3, #1
 80107d6:	d902      	bls.n	80107de <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80107d8:	68f8      	ldr	r0, [r7, #12]
 80107da:	f7f2 f961 	bl	8002aa0 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80107de:	f7ff fcd7 	bl	8010190 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 80107e2:	e7cd      	b.n	8010780 <prvIdleTask+0x8>
 80107e4:	200055f4 	.word	0x200055f4
 80107e8:	e000ed04 	.word	0xe000ed04
 80107ec:	20005ae4 	.word	0x20005ae4
 80107f0:	20005ac8 	.word	0x20005ac8

080107f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80107f4:	b580      	push	{r7, lr}
 80107f6:	b082      	sub	sp, #8
 80107f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80107fa:	2300      	movs	r3, #0
 80107fc:	607b      	str	r3, [r7, #4]
 80107fe:	e00c      	b.n	801081a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010800:	687a      	ldr	r2, [r7, #4]
 8010802:	4613      	mov	r3, r2
 8010804:	009b      	lsls	r3, r3, #2
 8010806:	4413      	add	r3, r2
 8010808:	009b      	lsls	r3, r3, #2
 801080a:	4a12      	ldr	r2, [pc, #72]	; (8010854 <prvInitialiseTaskLists+0x60>)
 801080c:	4413      	add	r3, r2
 801080e:	4618      	mov	r0, r3
 8010810:	f7fe f8ec 	bl	800e9ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	3301      	adds	r3, #1
 8010818:	607b      	str	r3, [r7, #4]
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2b37      	cmp	r3, #55	; 0x37
 801081e:	d9ef      	bls.n	8010800 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010820:	480d      	ldr	r0, [pc, #52]	; (8010858 <prvInitialiseTaskLists+0x64>)
 8010822:	f7fe f8e3 	bl	800e9ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010826:	480d      	ldr	r0, [pc, #52]	; (801085c <prvInitialiseTaskLists+0x68>)
 8010828:	f7fe f8e0 	bl	800e9ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801082c:	480c      	ldr	r0, [pc, #48]	; (8010860 <prvInitialiseTaskLists+0x6c>)
 801082e:	f7fe f8dd 	bl	800e9ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010832:	480c      	ldr	r0, [pc, #48]	; (8010864 <prvInitialiseTaskLists+0x70>)
 8010834:	f7fe f8da 	bl	800e9ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010838:	480b      	ldr	r0, [pc, #44]	; (8010868 <prvInitialiseTaskLists+0x74>)
 801083a:	f7fe f8d7 	bl	800e9ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801083e:	4b0b      	ldr	r3, [pc, #44]	; (801086c <prvInitialiseTaskLists+0x78>)
 8010840:	4a05      	ldr	r2, [pc, #20]	; (8010858 <prvInitialiseTaskLists+0x64>)
 8010842:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010844:	4b0a      	ldr	r3, [pc, #40]	; (8010870 <prvInitialiseTaskLists+0x7c>)
 8010846:	4a05      	ldr	r2, [pc, #20]	; (801085c <prvInitialiseTaskLists+0x68>)
 8010848:	601a      	str	r2, [r3, #0]
}
 801084a:	bf00      	nop
 801084c:	3708      	adds	r7, #8
 801084e:	46bd      	mov	sp, r7
 8010850:	bd80      	pop	{r7, pc}
 8010852:	bf00      	nop
 8010854:	200055f4 	.word	0x200055f4
 8010858:	20005a54 	.word	0x20005a54
 801085c:	20005a68 	.word	0x20005a68
 8010860:	20005a84 	.word	0x20005a84
 8010864:	20005a98 	.word	0x20005a98
 8010868:	20005ab0 	.word	0x20005ab0
 801086c:	20005a7c 	.word	0x20005a7c
 8010870:	20005a80 	.word	0x20005a80

08010874 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b082      	sub	sp, #8
 8010878:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801087a:	e019      	b.n	80108b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801087c:	f7fd fdc6 	bl	800e40c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010880:	4b0f      	ldr	r3, [pc, #60]	; (80108c0 <prvCheckTasksWaitingTermination+0x4c>)
 8010882:	68db      	ldr	r3, [r3, #12]
 8010884:	68db      	ldr	r3, [r3, #12]
 8010886:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	3304      	adds	r3, #4
 801088c:	4618      	mov	r0, r3
 801088e:	f7fe f937 	bl	800eb00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010892:	4b0c      	ldr	r3, [pc, #48]	; (80108c4 <prvCheckTasksWaitingTermination+0x50>)
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	3b01      	subs	r3, #1
 8010898:	4a0a      	ldr	r2, [pc, #40]	; (80108c4 <prvCheckTasksWaitingTermination+0x50>)
 801089a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801089c:	4b0a      	ldr	r3, [pc, #40]	; (80108c8 <prvCheckTasksWaitingTermination+0x54>)
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	3b01      	subs	r3, #1
 80108a2:	4a09      	ldr	r2, [pc, #36]	; (80108c8 <prvCheckTasksWaitingTermination+0x54>)
 80108a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80108a6:	f7fd fddf 	bl	800e468 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f000 f80e 	bl	80108cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108b0:	4b05      	ldr	r3, [pc, #20]	; (80108c8 <prvCheckTasksWaitingTermination+0x54>)
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d1e1      	bne.n	801087c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80108b8:	bf00      	nop
 80108ba:	3708      	adds	r7, #8
 80108bc:	46bd      	mov	sp, r7
 80108be:	bd80      	pop	{r7, pc}
 80108c0:	20005a98 	.word	0x20005a98
 80108c4:	20005ac4 	.word	0x20005ac4
 80108c8:	20005aac 	.word	0x20005aac

080108cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b084      	sub	sp, #16
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d108      	bne.n	80108f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7fd ff6e 	bl	800e7c4 <vPortFree>
				vPortFree( pxTCB );
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f7fd ff6b 	bl	800e7c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80108ee:	e017      	b.n	8010920 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80108f6:	2b01      	cmp	r3, #1
 80108f8:	d103      	bne.n	8010902 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80108fa:	6878      	ldr	r0, [r7, #4]
 80108fc:	f7fd ff62 	bl	800e7c4 <vPortFree>
	}
 8010900:	e00e      	b.n	8010920 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010908:	2b02      	cmp	r3, #2
 801090a:	d009      	beq.n	8010920 <prvDeleteTCB+0x54>
 801090c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010910:	f383 8811 	msr	BASEPRI, r3
 8010914:	f3bf 8f6f 	isb	sy
 8010918:	f3bf 8f4f 	dsb	sy
 801091c:	60fb      	str	r3, [r7, #12]
 801091e:	e7fe      	b.n	801091e <prvDeleteTCB+0x52>
	}
 8010920:	bf00      	nop
 8010922:	3710      	adds	r7, #16
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010928:	b480      	push	{r7}
 801092a:	b083      	sub	sp, #12
 801092c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801092e:	4b0c      	ldr	r3, [pc, #48]	; (8010960 <prvResetNextTaskUnblockTime+0x38>)
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d104      	bne.n	8010942 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010938:	4b0a      	ldr	r3, [pc, #40]	; (8010964 <prvResetNextTaskUnblockTime+0x3c>)
 801093a:	f04f 32ff 	mov.w	r2, #4294967295
 801093e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010940:	e008      	b.n	8010954 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010942:	4b07      	ldr	r3, [pc, #28]	; (8010960 <prvResetNextTaskUnblockTime+0x38>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	68db      	ldr	r3, [r3, #12]
 8010948:	68db      	ldr	r3, [r3, #12]
 801094a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	685b      	ldr	r3, [r3, #4]
 8010950:	4a04      	ldr	r2, [pc, #16]	; (8010964 <prvResetNextTaskUnblockTime+0x3c>)
 8010952:	6013      	str	r3, [r2, #0]
}
 8010954:	bf00      	nop
 8010956:	370c      	adds	r7, #12
 8010958:	46bd      	mov	sp, r7
 801095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095e:	4770      	bx	lr
 8010960:	20005a7c 	.word	0x20005a7c
 8010964:	20005ae4 	.word	0x20005ae4

08010968 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801096e:	4b05      	ldr	r3, [pc, #20]	; (8010984 <xTaskGetCurrentTaskHandle+0x1c>)
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010974:	687b      	ldr	r3, [r7, #4]
	}
 8010976:	4618      	mov	r0, r3
 8010978:	370c      	adds	r7, #12
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr
 8010982:	bf00      	nop
 8010984:	200055f0 	.word	0x200055f0

08010988 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010988:	b480      	push	{r7}
 801098a:	b083      	sub	sp, #12
 801098c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801098e:	4b0b      	ldr	r3, [pc, #44]	; (80109bc <xTaskGetSchedulerState+0x34>)
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d102      	bne.n	801099c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010996:	2301      	movs	r3, #1
 8010998:	607b      	str	r3, [r7, #4]
 801099a:	e008      	b.n	80109ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801099c:	4b08      	ldr	r3, [pc, #32]	; (80109c0 <xTaskGetSchedulerState+0x38>)
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d102      	bne.n	80109aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80109a4:	2302      	movs	r3, #2
 80109a6:	607b      	str	r3, [r7, #4]
 80109a8:	e001      	b.n	80109ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80109aa:	2300      	movs	r3, #0
 80109ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80109ae:	687b      	ldr	r3, [r7, #4]
	}
 80109b0:	4618      	mov	r0, r3
 80109b2:	370c      	adds	r7, #12
 80109b4:	46bd      	mov	sp, r7
 80109b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ba:	4770      	bx	lr
 80109bc:	20005ad0 	.word	0x20005ad0
 80109c0:	20005aec 	.word	0x20005aec

080109c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b084      	sub	sp, #16
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80109d0:	2300      	movs	r3, #0
 80109d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d051      	beq.n	8010a7e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80109da:	68bb      	ldr	r3, [r7, #8]
 80109dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109de:	4b2a      	ldr	r3, [pc, #168]	; (8010a88 <xTaskPriorityInherit+0xc4>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109e4:	429a      	cmp	r2, r3
 80109e6:	d241      	bcs.n	8010a6c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80109e8:	68bb      	ldr	r3, [r7, #8]
 80109ea:	699b      	ldr	r3, [r3, #24]
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	db06      	blt.n	80109fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109f0:	4b25      	ldr	r3, [pc, #148]	; (8010a88 <xTaskPriorityInherit+0xc4>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80109fe:	68bb      	ldr	r3, [r7, #8]
 8010a00:	6959      	ldr	r1, [r3, #20]
 8010a02:	68bb      	ldr	r3, [r7, #8]
 8010a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a06:	4613      	mov	r3, r2
 8010a08:	009b      	lsls	r3, r3, #2
 8010a0a:	4413      	add	r3, r2
 8010a0c:	009b      	lsls	r3, r3, #2
 8010a0e:	4a1f      	ldr	r2, [pc, #124]	; (8010a8c <xTaskPriorityInherit+0xc8>)
 8010a10:	4413      	add	r3, r2
 8010a12:	4299      	cmp	r1, r3
 8010a14:	d122      	bne.n	8010a5c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	3304      	adds	r3, #4
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	f7fe f870 	bl	800eb00 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010a20:	4b19      	ldr	r3, [pc, #100]	; (8010a88 <xTaskPriorityInherit+0xc4>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010a2a:	68bb      	ldr	r3, [r7, #8]
 8010a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a2e:	4b18      	ldr	r3, [pc, #96]	; (8010a90 <xTaskPriorityInherit+0xcc>)
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d903      	bls.n	8010a3e <xTaskPriorityInherit+0x7a>
 8010a36:	68bb      	ldr	r3, [r7, #8]
 8010a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a3a:	4a15      	ldr	r2, [pc, #84]	; (8010a90 <xTaskPriorityInherit+0xcc>)
 8010a3c:	6013      	str	r3, [r2, #0]
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a42:	4613      	mov	r3, r2
 8010a44:	009b      	lsls	r3, r3, #2
 8010a46:	4413      	add	r3, r2
 8010a48:	009b      	lsls	r3, r3, #2
 8010a4a:	4a10      	ldr	r2, [pc, #64]	; (8010a8c <xTaskPriorityInherit+0xc8>)
 8010a4c:	441a      	add	r2, r3
 8010a4e:	68bb      	ldr	r3, [r7, #8]
 8010a50:	3304      	adds	r3, #4
 8010a52:	4619      	mov	r1, r3
 8010a54:	4610      	mov	r0, r2
 8010a56:	f7fd fff6 	bl	800ea46 <vListInsertEnd>
 8010a5a:	e004      	b.n	8010a66 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010a5c:	4b0a      	ldr	r3, [pc, #40]	; (8010a88 <xTaskPriorityInherit+0xc4>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a62:	68bb      	ldr	r3, [r7, #8]
 8010a64:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010a66:	2301      	movs	r3, #1
 8010a68:	60fb      	str	r3, [r7, #12]
 8010a6a:	e008      	b.n	8010a7e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010a70:	4b05      	ldr	r3, [pc, #20]	; (8010a88 <xTaskPriorityInherit+0xc4>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a76:	429a      	cmp	r2, r3
 8010a78:	d201      	bcs.n	8010a7e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
	}
 8010a80:	4618      	mov	r0, r3
 8010a82:	3710      	adds	r7, #16
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}
 8010a88:	200055f0 	.word	0x200055f0
 8010a8c:	200055f4 	.word	0x200055f4
 8010a90:	20005acc 	.word	0x20005acc

08010a94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b086      	sub	sp, #24
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d054      	beq.n	8010b54 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010aaa:	4b2d      	ldr	r3, [pc, #180]	; (8010b60 <xTaskPriorityDisinherit+0xcc>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	693a      	ldr	r2, [r7, #16]
 8010ab0:	429a      	cmp	r2, r3
 8010ab2:	d009      	beq.n	8010ac8 <xTaskPriorityDisinherit+0x34>
 8010ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ab8:	f383 8811 	msr	BASEPRI, r3
 8010abc:	f3bf 8f6f 	isb	sy
 8010ac0:	f3bf 8f4f 	dsb	sy
 8010ac4:	60fb      	str	r3, [r7, #12]
 8010ac6:	e7fe      	b.n	8010ac6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d109      	bne.n	8010ae4 <xTaskPriorityDisinherit+0x50>
 8010ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ad4:	f383 8811 	msr	BASEPRI, r3
 8010ad8:	f3bf 8f6f 	isb	sy
 8010adc:	f3bf 8f4f 	dsb	sy
 8010ae0:	60bb      	str	r3, [r7, #8]
 8010ae2:	e7fe      	b.n	8010ae2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8010ae4:	693b      	ldr	r3, [r7, #16]
 8010ae6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010ae8:	1e5a      	subs	r2, r3, #1
 8010aea:	693b      	ldr	r3, [r7, #16]
 8010aec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010af2:	693b      	ldr	r3, [r7, #16]
 8010af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d02c      	beq.n	8010b54 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010afa:	693b      	ldr	r3, [r7, #16]
 8010afc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d128      	bne.n	8010b54 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b02:	693b      	ldr	r3, [r7, #16]
 8010b04:	3304      	adds	r3, #4
 8010b06:	4618      	mov	r0, r3
 8010b08:	f7fd fffa 	bl	800eb00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010b0c:	693b      	ldr	r3, [r7, #16]
 8010b0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b14:	693b      	ldr	r3, [r7, #16]
 8010b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b18:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010b1c:	693b      	ldr	r3, [r7, #16]
 8010b1e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b24:	4b0f      	ldr	r3, [pc, #60]	; (8010b64 <xTaskPriorityDisinherit+0xd0>)
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d903      	bls.n	8010b34 <xTaskPriorityDisinherit+0xa0>
 8010b2c:	693b      	ldr	r3, [r7, #16]
 8010b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b30:	4a0c      	ldr	r2, [pc, #48]	; (8010b64 <xTaskPriorityDisinherit+0xd0>)
 8010b32:	6013      	str	r3, [r2, #0]
 8010b34:	693b      	ldr	r3, [r7, #16]
 8010b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b38:	4613      	mov	r3, r2
 8010b3a:	009b      	lsls	r3, r3, #2
 8010b3c:	4413      	add	r3, r2
 8010b3e:	009b      	lsls	r3, r3, #2
 8010b40:	4a09      	ldr	r2, [pc, #36]	; (8010b68 <xTaskPriorityDisinherit+0xd4>)
 8010b42:	441a      	add	r2, r3
 8010b44:	693b      	ldr	r3, [r7, #16]
 8010b46:	3304      	adds	r3, #4
 8010b48:	4619      	mov	r1, r3
 8010b4a:	4610      	mov	r0, r2
 8010b4c:	f7fd ff7b 	bl	800ea46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010b50:	2301      	movs	r3, #1
 8010b52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010b54:	697b      	ldr	r3, [r7, #20]
	}
 8010b56:	4618      	mov	r0, r3
 8010b58:	3718      	adds	r7, #24
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd80      	pop	{r7, pc}
 8010b5e:	bf00      	nop
 8010b60:	200055f0 	.word	0x200055f0
 8010b64:	20005acc 	.word	0x20005acc
 8010b68:	200055f4 	.word	0x200055f4

08010b6c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b088      	sub	sp, #32
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d068      	beq.n	8010c56 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010b84:	69bb      	ldr	r3, [r7, #24]
 8010b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d109      	bne.n	8010ba0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8010b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b90:	f383 8811 	msr	BASEPRI, r3
 8010b94:	f3bf 8f6f 	isb	sy
 8010b98:	f3bf 8f4f 	dsb	sy
 8010b9c:	60fb      	str	r3, [r7, #12]
 8010b9e:	e7fe      	b.n	8010b9e <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010ba0:	69bb      	ldr	r3, [r7, #24]
 8010ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010ba4:	683a      	ldr	r2, [r7, #0]
 8010ba6:	429a      	cmp	r2, r3
 8010ba8:	d902      	bls.n	8010bb0 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	61fb      	str	r3, [r7, #28]
 8010bae:	e002      	b.n	8010bb6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010bb0:	69bb      	ldr	r3, [r7, #24]
 8010bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010bb4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010bb6:	69bb      	ldr	r3, [r7, #24]
 8010bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bba:	69fa      	ldr	r2, [r7, #28]
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d04a      	beq.n	8010c56 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010bc0:	69bb      	ldr	r3, [r7, #24]
 8010bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010bc4:	697a      	ldr	r2, [r7, #20]
 8010bc6:	429a      	cmp	r2, r3
 8010bc8:	d145      	bne.n	8010c56 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010bca:	4b25      	ldr	r3, [pc, #148]	; (8010c60 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	69ba      	ldr	r2, [r7, #24]
 8010bd0:	429a      	cmp	r2, r3
 8010bd2:	d109      	bne.n	8010be8 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8010bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bd8:	f383 8811 	msr	BASEPRI, r3
 8010bdc:	f3bf 8f6f 	isb	sy
 8010be0:	f3bf 8f4f 	dsb	sy
 8010be4:	60bb      	str	r3, [r7, #8]
 8010be6:	e7fe      	b.n	8010be6 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010be8:	69bb      	ldr	r3, [r7, #24]
 8010bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010bee:	69bb      	ldr	r3, [r7, #24]
 8010bf0:	69fa      	ldr	r2, [r7, #28]
 8010bf2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010bf4:	69bb      	ldr	r3, [r7, #24]
 8010bf6:	699b      	ldr	r3, [r3, #24]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	db04      	blt.n	8010c06 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010c02:	69bb      	ldr	r3, [r7, #24]
 8010c04:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010c06:	69bb      	ldr	r3, [r7, #24]
 8010c08:	6959      	ldr	r1, [r3, #20]
 8010c0a:	693a      	ldr	r2, [r7, #16]
 8010c0c:	4613      	mov	r3, r2
 8010c0e:	009b      	lsls	r3, r3, #2
 8010c10:	4413      	add	r3, r2
 8010c12:	009b      	lsls	r3, r3, #2
 8010c14:	4a13      	ldr	r2, [pc, #76]	; (8010c64 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8010c16:	4413      	add	r3, r2
 8010c18:	4299      	cmp	r1, r3
 8010c1a:	d11c      	bne.n	8010c56 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010c1c:	69bb      	ldr	r3, [r7, #24]
 8010c1e:	3304      	adds	r3, #4
 8010c20:	4618      	mov	r0, r3
 8010c22:	f7fd ff6d 	bl	800eb00 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010c26:	69bb      	ldr	r3, [r7, #24]
 8010c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c2a:	4b0f      	ldr	r3, [pc, #60]	; (8010c68 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	429a      	cmp	r2, r3
 8010c30:	d903      	bls.n	8010c3a <vTaskPriorityDisinheritAfterTimeout+0xce>
 8010c32:	69bb      	ldr	r3, [r7, #24]
 8010c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c36:	4a0c      	ldr	r2, [pc, #48]	; (8010c68 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8010c38:	6013      	str	r3, [r2, #0]
 8010c3a:	69bb      	ldr	r3, [r7, #24]
 8010c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c3e:	4613      	mov	r3, r2
 8010c40:	009b      	lsls	r3, r3, #2
 8010c42:	4413      	add	r3, r2
 8010c44:	009b      	lsls	r3, r3, #2
 8010c46:	4a07      	ldr	r2, [pc, #28]	; (8010c64 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8010c48:	441a      	add	r2, r3
 8010c4a:	69bb      	ldr	r3, [r7, #24]
 8010c4c:	3304      	adds	r3, #4
 8010c4e:	4619      	mov	r1, r3
 8010c50:	4610      	mov	r0, r2
 8010c52:	f7fd fef8 	bl	800ea46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010c56:	bf00      	nop
 8010c58:	3720      	adds	r7, #32
 8010c5a:	46bd      	mov	sp, r7
 8010c5c:	bd80      	pop	{r7, pc}
 8010c5e:	bf00      	nop
 8010c60:	200055f0 	.word	0x200055f0
 8010c64:	200055f4 	.word	0x200055f4
 8010c68:	20005acc 	.word	0x20005acc

08010c6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010c6c:	b480      	push	{r7}
 8010c6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010c70:	4b07      	ldr	r3, [pc, #28]	; (8010c90 <pvTaskIncrementMutexHeldCount+0x24>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d004      	beq.n	8010c82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010c78:	4b05      	ldr	r3, [pc, #20]	; (8010c90 <pvTaskIncrementMutexHeldCount+0x24>)
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010c7e:	3201      	adds	r2, #1
 8010c80:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8010c82:	4b03      	ldr	r3, [pc, #12]	; (8010c90 <pvTaskIncrementMutexHeldCount+0x24>)
 8010c84:	681b      	ldr	r3, [r3, #0]
	}
 8010c86:	4618      	mov	r0, r3
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8e:	4770      	bx	lr
 8010c90:	200055f0 	.word	0x200055f0

08010c94 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b084      	sub	sp, #16
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
 8010c9c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8010c9e:	f7fd fbb5 	bl	800e40c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8010ca2:	4b1e      	ldr	r3, [pc, #120]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d113      	bne.n	8010cd4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010cac:	4b1b      	ldr	r3, [pc, #108]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	2201      	movs	r2, #1
 8010cb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d00b      	beq.n	8010cd4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010cbc:	2101      	movs	r1, #1
 8010cbe:	6838      	ldr	r0, [r7, #0]
 8010cc0:	f000 fa18 	bl	80110f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010cc4:	4b16      	ldr	r3, [pc, #88]	; (8010d20 <ulTaskNotifyTake+0x8c>)
 8010cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010cca:	601a      	str	r2, [r3, #0]
 8010ccc:	f3bf 8f4f 	dsb	sy
 8010cd0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010cd4:	f7fd fbc8 	bl	800e468 <vPortExitCritical>

		taskENTER_CRITICAL();
 8010cd8:	f7fd fb98 	bl	800e40c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8010cdc:	4b0f      	ldr	r3, [pc, #60]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ce2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d00c      	beq.n	8010d04 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d004      	beq.n	8010cfa <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8010cf0:	4b0a      	ldr	r3, [pc, #40]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	655a      	str	r2, [r3, #84]	; 0x54
 8010cf8:	e004      	b.n	8010d04 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8010cfa:	4b08      	ldr	r3, [pc, #32]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	68fa      	ldr	r2, [r7, #12]
 8010d00:	3a01      	subs	r2, #1
 8010d02:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d04:	4b05      	ldr	r3, [pc, #20]	; (8010d1c <ulTaskNotifyTake+0x88>)
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8010d0e:	f7fd fbab 	bl	800e468 <vPortExitCritical>

		return ulReturn;
 8010d12:	68fb      	ldr	r3, [r7, #12]
	}
 8010d14:	4618      	mov	r0, r3
 8010d16:	3710      	adds	r7, #16
 8010d18:	46bd      	mov	sp, r7
 8010d1a:	bd80      	pop	{r7, pc}
 8010d1c:	200055f0 	.word	0x200055f0
 8010d20:	e000ed04 	.word	0xe000ed04

08010d24 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b086      	sub	sp, #24
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	60f8      	str	r0, [r7, #12]
 8010d2c:	60b9      	str	r1, [r7, #8]
 8010d2e:	607a      	str	r2, [r7, #4]
 8010d30:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010d32:	f7fd fb6b 	bl	800e40c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010d36:	4b26      	ldr	r3, [pc, #152]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010d3e:	b2db      	uxtb	r3, r3
 8010d40:	2b02      	cmp	r3, #2
 8010d42:	d01a      	beq.n	8010d7a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010d44:	4b22      	ldr	r3, [pc, #136]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010d4a:	68fa      	ldr	r2, [r7, #12]
 8010d4c:	43d2      	mvns	r2, r2
 8010d4e:	400a      	ands	r2, r1
 8010d50:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010d52:	4b1f      	ldr	r3, [pc, #124]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	2201      	movs	r2, #1
 8010d58:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d00b      	beq.n	8010d7a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010d62:	2101      	movs	r1, #1
 8010d64:	6838      	ldr	r0, [r7, #0]
 8010d66:	f000 f9c5 	bl	80110f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010d6a:	4b1a      	ldr	r3, [pc, #104]	; (8010dd4 <xTaskNotifyWait+0xb0>)
 8010d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d70:	601a      	str	r2, [r3, #0]
 8010d72:	f3bf 8f4f 	dsb	sy
 8010d76:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010d7a:	f7fd fb75 	bl	800e468 <vPortExitCritical>

		taskENTER_CRITICAL();
 8010d7e:	f7fd fb45 	bl	800e40c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d004      	beq.n	8010d92 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010d88:	4b11      	ldr	r3, [pc, #68]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010d92:	4b0f      	ldr	r3, [pc, #60]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010d9a:	b2db      	uxtb	r3, r3
 8010d9c:	2b02      	cmp	r3, #2
 8010d9e:	d002      	beq.n	8010da6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8010da0:	2300      	movs	r3, #0
 8010da2:	617b      	str	r3, [r7, #20]
 8010da4:	e008      	b.n	8010db8 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010da6:	4b0a      	ldr	r3, [pc, #40]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010dac:	68ba      	ldr	r2, [r7, #8]
 8010dae:	43d2      	mvns	r2, r2
 8010db0:	400a      	ands	r2, r1
 8010db2:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8010db4:	2301      	movs	r3, #1
 8010db6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010db8:	4b05      	ldr	r3, [pc, #20]	; (8010dd0 <xTaskNotifyWait+0xac>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8010dc2:	f7fd fb51 	bl	800e468 <vPortExitCritical>

		return xReturn;
 8010dc6:	697b      	ldr	r3, [r7, #20]
	}
 8010dc8:	4618      	mov	r0, r3
 8010dca:	3718      	adds	r7, #24
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}
 8010dd0:	200055f0 	.word	0x200055f0
 8010dd4:	e000ed04 	.word	0xe000ed04

08010dd8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b08a      	sub	sp, #40	; 0x28
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	60f8      	str	r0, [r7, #12]
 8010de0:	60b9      	str	r1, [r7, #8]
 8010de2:	603b      	str	r3, [r7, #0]
 8010de4:	4613      	mov	r3, r2
 8010de6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010de8:	2301      	movs	r3, #1
 8010dea:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d109      	bne.n	8010e06 <xTaskGenericNotify+0x2e>
 8010df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010df6:	f383 8811 	msr	BASEPRI, r3
 8010dfa:	f3bf 8f6f 	isb	sy
 8010dfe:	f3bf 8f4f 	dsb	sy
 8010e02:	61bb      	str	r3, [r7, #24]
 8010e04:	e7fe      	b.n	8010e04 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8010e0a:	f7fd faff 	bl	800e40c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d003      	beq.n	8010e1c <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010e14:	6a3b      	ldr	r3, [r7, #32]
 8010e16:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010e1c:	6a3b      	ldr	r3, [r7, #32]
 8010e1e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010e22:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010e24:	6a3b      	ldr	r3, [r7, #32]
 8010e26:	2202      	movs	r2, #2
 8010e28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8010e2c:	79fb      	ldrb	r3, [r7, #7]
 8010e2e:	2b04      	cmp	r3, #4
 8010e30:	d827      	bhi.n	8010e82 <xTaskGenericNotify+0xaa>
 8010e32:	a201      	add	r2, pc, #4	; (adr r2, 8010e38 <xTaskGenericNotify+0x60>)
 8010e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e38:	08010ea1 	.word	0x08010ea1
 8010e3c:	08010e4d 	.word	0x08010e4d
 8010e40:	08010e5b 	.word	0x08010e5b
 8010e44:	08010e67 	.word	0x08010e67
 8010e48:	08010e6f 	.word	0x08010e6f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010e4c:	6a3b      	ldr	r3, [r7, #32]
 8010e4e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e50:	68bb      	ldr	r3, [r7, #8]
 8010e52:	431a      	orrs	r2, r3
 8010e54:	6a3b      	ldr	r3, [r7, #32]
 8010e56:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010e58:	e025      	b.n	8010ea6 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010e5a:	6a3b      	ldr	r3, [r7, #32]
 8010e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e5e:	1c5a      	adds	r2, r3, #1
 8010e60:	6a3b      	ldr	r3, [r7, #32]
 8010e62:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010e64:	e01f      	b.n	8010ea6 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010e66:	6a3b      	ldr	r3, [r7, #32]
 8010e68:	68ba      	ldr	r2, [r7, #8]
 8010e6a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010e6c:	e01b      	b.n	8010ea6 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010e6e:	7ffb      	ldrb	r3, [r7, #31]
 8010e70:	2b02      	cmp	r3, #2
 8010e72:	d003      	beq.n	8010e7c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010e74:	6a3b      	ldr	r3, [r7, #32]
 8010e76:	68ba      	ldr	r2, [r7, #8]
 8010e78:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010e7a:	e014      	b.n	8010ea6 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8010e80:	e011      	b.n	8010ea6 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010e82:	6a3b      	ldr	r3, [r7, #32]
 8010e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e8a:	d00b      	beq.n	8010ea4 <xTaskGenericNotify+0xcc>
 8010e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e90:	f383 8811 	msr	BASEPRI, r3
 8010e94:	f3bf 8f6f 	isb	sy
 8010e98:	f3bf 8f4f 	dsb	sy
 8010e9c:	617b      	str	r3, [r7, #20]
 8010e9e:	e7fe      	b.n	8010e9e <xTaskGenericNotify+0xc6>
					break;
 8010ea0:	bf00      	nop
 8010ea2:	e000      	b.n	8010ea6 <xTaskGenericNotify+0xce>

					break;
 8010ea4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010ea6:	7ffb      	ldrb	r3, [r7, #31]
 8010ea8:	2b01      	cmp	r3, #1
 8010eaa:	d13b      	bne.n	8010f24 <xTaskGenericNotify+0x14c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010eac:	6a3b      	ldr	r3, [r7, #32]
 8010eae:	3304      	adds	r3, #4
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7fd fe25 	bl	800eb00 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010eb6:	6a3b      	ldr	r3, [r7, #32]
 8010eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010eba:	4b1e      	ldr	r3, [pc, #120]	; (8010f34 <xTaskGenericNotify+0x15c>)
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	429a      	cmp	r2, r3
 8010ec0:	d903      	bls.n	8010eca <xTaskGenericNotify+0xf2>
 8010ec2:	6a3b      	ldr	r3, [r7, #32]
 8010ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ec6:	4a1b      	ldr	r2, [pc, #108]	; (8010f34 <xTaskGenericNotify+0x15c>)
 8010ec8:	6013      	str	r3, [r2, #0]
 8010eca:	6a3b      	ldr	r3, [r7, #32]
 8010ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ece:	4613      	mov	r3, r2
 8010ed0:	009b      	lsls	r3, r3, #2
 8010ed2:	4413      	add	r3, r2
 8010ed4:	009b      	lsls	r3, r3, #2
 8010ed6:	4a18      	ldr	r2, [pc, #96]	; (8010f38 <xTaskGenericNotify+0x160>)
 8010ed8:	441a      	add	r2, r3
 8010eda:	6a3b      	ldr	r3, [r7, #32]
 8010edc:	3304      	adds	r3, #4
 8010ede:	4619      	mov	r1, r3
 8010ee0:	4610      	mov	r0, r2
 8010ee2:	f7fd fdb0 	bl	800ea46 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010ee6:	6a3b      	ldr	r3, [r7, #32]
 8010ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d009      	beq.n	8010f02 <xTaskGenericNotify+0x12a>
 8010eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ef2:	f383 8811 	msr	BASEPRI, r3
 8010ef6:	f3bf 8f6f 	isb	sy
 8010efa:	f3bf 8f4f 	dsb	sy
 8010efe:	613b      	str	r3, [r7, #16]
 8010f00:	e7fe      	b.n	8010f00 <xTaskGenericNotify+0x128>
					the tick count equals xNextTaskUnblockTime.  However if
					tickless idling is used it might be more important to enter
					sleep mode at the earliest possible time - so reset
					xNextTaskUnblockTime here to ensure it is updated at the
					earliest possible time. */
					prvResetNextTaskUnblockTime();
 8010f02:	f7ff fd11 	bl	8010928 <prvResetNextTaskUnblockTime>
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f06:	6a3b      	ldr	r3, [r7, #32]
 8010f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f0a:	4b0c      	ldr	r3, [pc, #48]	; (8010f3c <xTaskGenericNotify+0x164>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d907      	bls.n	8010f24 <xTaskGenericNotify+0x14c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8010f14:	4b0a      	ldr	r3, [pc, #40]	; (8010f40 <xTaskGenericNotify+0x168>)
 8010f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f1a:	601a      	str	r2, [r3, #0]
 8010f1c:	f3bf 8f4f 	dsb	sy
 8010f20:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010f24:	f7fd faa0 	bl	800e468 <vPortExitCritical>

		return xReturn;
 8010f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	3728      	adds	r7, #40	; 0x28
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bd80      	pop	{r7, pc}
 8010f32:	bf00      	nop
 8010f34:	20005acc 	.word	0x20005acc
 8010f38:	200055f4 	.word	0x200055f4
 8010f3c:	200055f0 	.word	0x200055f0
 8010f40:	e000ed04 	.word	0xe000ed04

08010f44 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b08e      	sub	sp, #56	; 0x38
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	60f8      	str	r0, [r7, #12]
 8010f4c:	60b9      	str	r1, [r7, #8]
 8010f4e:	603b      	str	r3, [r7, #0]
 8010f50:	4613      	mov	r3, r2
 8010f52:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010f54:	2301      	movs	r3, #1
 8010f56:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d109      	bne.n	8010f72 <xTaskGenericNotifyFromISR+0x2e>
 8010f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f62:	f383 8811 	msr	BASEPRI, r3
 8010f66:	f3bf 8f6f 	isb	sy
 8010f6a:	f3bf 8f4f 	dsb	sy
 8010f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8010f70:	e7fe      	b.n	8010f70 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010f72:	f7fd fb27 	bl	800e5c4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8010f7a:	f3ef 8211 	mrs	r2, BASEPRI
 8010f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f82:	f383 8811 	msr	BASEPRI, r3
 8010f86:	f3bf 8f6f 	isb	sy
 8010f8a:	f3bf 8f4f 	dsb	sy
 8010f8e:	623a      	str	r2, [r7, #32]
 8010f90:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8010f92:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010f94:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8010f96:	683b      	ldr	r3, [r7, #0]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d003      	beq.n	8010fa4 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fa6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb0:	2202      	movs	r2, #2
 8010fb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	2b04      	cmp	r3, #4
 8010fba:	d829      	bhi.n	8011010 <xTaskGenericNotifyFromISR+0xcc>
 8010fbc:	a201      	add	r2, pc, #4	; (adr r2, 8010fc4 <xTaskGenericNotifyFromISR+0x80>)
 8010fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fc2:	bf00      	nop
 8010fc4:	0801102f 	.word	0x0801102f
 8010fc8:	08010fd9 	.word	0x08010fd9
 8010fcc:	08010fe7 	.word	0x08010fe7
 8010fd0:	08010ff3 	.word	0x08010ff3
 8010fd4:	08010ffb 	.word	0x08010ffb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010fdc:	68bb      	ldr	r3, [r7, #8]
 8010fde:	431a      	orrs	r2, r3
 8010fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010fe4:	e026      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010fea:	1c5a      	adds	r2, r3, #1
 8010fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fee:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010ff0:	e020      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff4:	68ba      	ldr	r2, [r7, #8]
 8010ff6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010ff8:	e01c      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010ffa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010ffe:	2b02      	cmp	r3, #2
 8011000:	d003      	beq.n	801100a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011004:	68ba      	ldr	r2, [r7, #8]
 8011006:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011008:	e014      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 801100a:	2300      	movs	r3, #0
 801100c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 801100e:	e011      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011018:	d00b      	beq.n	8011032 <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 801101a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801101e:	f383 8811 	msr	BASEPRI, r3
 8011022:	f3bf 8f6f 	isb	sy
 8011026:	f3bf 8f4f 	dsb	sy
 801102a:	61bb      	str	r3, [r7, #24]
 801102c:	e7fe      	b.n	801102c <xTaskGenericNotifyFromISR+0xe8>
					break;
 801102e:	bf00      	nop
 8011030:	e000      	b.n	8011034 <xTaskGenericNotifyFromISR+0xf0>
					break;
 8011032:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011034:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011038:	2b01      	cmp	r3, #1
 801103a:	d145      	bne.n	80110c8 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801103c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011040:	2b00      	cmp	r3, #0
 8011042:	d009      	beq.n	8011058 <xTaskGenericNotifyFromISR+0x114>
 8011044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011048:	f383 8811 	msr	BASEPRI, r3
 801104c:	f3bf 8f6f 	isb	sy
 8011050:	f3bf 8f4f 	dsb	sy
 8011054:	617b      	str	r3, [r7, #20]
 8011056:	e7fe      	b.n	8011056 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011058:	4b20      	ldr	r3, [pc, #128]	; (80110dc <xTaskGenericNotifyFromISR+0x198>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d11d      	bne.n	801109c <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011062:	3304      	adds	r3, #4
 8011064:	4618      	mov	r0, r3
 8011066:	f7fd fd4b 	bl	800eb00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801106a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801106c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801106e:	4b1c      	ldr	r3, [pc, #112]	; (80110e0 <xTaskGenericNotifyFromISR+0x19c>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	429a      	cmp	r2, r3
 8011074:	d903      	bls.n	801107e <xTaskGenericNotifyFromISR+0x13a>
 8011076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801107a:	4a19      	ldr	r2, [pc, #100]	; (80110e0 <xTaskGenericNotifyFromISR+0x19c>)
 801107c:	6013      	str	r3, [r2, #0]
 801107e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011082:	4613      	mov	r3, r2
 8011084:	009b      	lsls	r3, r3, #2
 8011086:	4413      	add	r3, r2
 8011088:	009b      	lsls	r3, r3, #2
 801108a:	4a16      	ldr	r2, [pc, #88]	; (80110e4 <xTaskGenericNotifyFromISR+0x1a0>)
 801108c:	441a      	add	r2, r3
 801108e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011090:	3304      	adds	r3, #4
 8011092:	4619      	mov	r1, r3
 8011094:	4610      	mov	r0, r2
 8011096:	f7fd fcd6 	bl	800ea46 <vListInsertEnd>
 801109a:	e005      	b.n	80110a8 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801109c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801109e:	3318      	adds	r3, #24
 80110a0:	4619      	mov	r1, r3
 80110a2:	4811      	ldr	r0, [pc, #68]	; (80110e8 <xTaskGenericNotifyFromISR+0x1a4>)
 80110a4:	f7fd fccf 	bl	800ea46 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80110a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110ac:	4b0f      	ldr	r3, [pc, #60]	; (80110ec <xTaskGenericNotifyFromISR+0x1a8>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110b2:	429a      	cmp	r2, r3
 80110b4:	d908      	bls.n	80110c8 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80110b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d002      	beq.n	80110c2 <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80110bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80110be:	2201      	movs	r2, #1
 80110c0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80110c2:	4b0b      	ldr	r3, [pc, #44]	; (80110f0 <xTaskGenericNotifyFromISR+0x1ac>)
 80110c4:	2201      	movs	r2, #1
 80110c6:	601a      	str	r2, [r3, #0]
 80110c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110ca:	613b      	str	r3, [r7, #16]
	__asm volatile
 80110cc:	693b      	ldr	r3, [r7, #16]
 80110ce:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80110d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80110d4:	4618      	mov	r0, r3
 80110d6:	3738      	adds	r7, #56	; 0x38
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}
 80110dc:	20005aec 	.word	0x20005aec
 80110e0:	20005acc 	.word	0x20005acc
 80110e4:	200055f4 	.word	0x200055f4
 80110e8:	20005a84 	.word	0x20005a84
 80110ec:	200055f0 	.word	0x200055f0
 80110f0:	20005ad8 	.word	0x20005ad8

080110f4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b084      	sub	sp, #16
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	6078      	str	r0, [r7, #4]
 80110fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80110fe:	4b21      	ldr	r3, [pc, #132]	; (8011184 <prvAddCurrentTaskToDelayedList+0x90>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011104:	4b20      	ldr	r3, [pc, #128]	; (8011188 <prvAddCurrentTaskToDelayedList+0x94>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	3304      	adds	r3, #4
 801110a:	4618      	mov	r0, r3
 801110c:	f7fd fcf8 	bl	800eb00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011116:	d10a      	bne.n	801112e <prvAddCurrentTaskToDelayedList+0x3a>
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d007      	beq.n	801112e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801111e:	4b1a      	ldr	r3, [pc, #104]	; (8011188 <prvAddCurrentTaskToDelayedList+0x94>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	3304      	adds	r3, #4
 8011124:	4619      	mov	r1, r3
 8011126:	4819      	ldr	r0, [pc, #100]	; (801118c <prvAddCurrentTaskToDelayedList+0x98>)
 8011128:	f7fd fc8d 	bl	800ea46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801112c:	e026      	b.n	801117c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801112e:	68fa      	ldr	r2, [r7, #12]
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	4413      	add	r3, r2
 8011134:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011136:	4b14      	ldr	r3, [pc, #80]	; (8011188 <prvAddCurrentTaskToDelayedList+0x94>)
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	68ba      	ldr	r2, [r7, #8]
 801113c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801113e:	68ba      	ldr	r2, [r7, #8]
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	429a      	cmp	r2, r3
 8011144:	d209      	bcs.n	801115a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011146:	4b12      	ldr	r3, [pc, #72]	; (8011190 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011148:	681a      	ldr	r2, [r3, #0]
 801114a:	4b0f      	ldr	r3, [pc, #60]	; (8011188 <prvAddCurrentTaskToDelayedList+0x94>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	3304      	adds	r3, #4
 8011150:	4619      	mov	r1, r3
 8011152:	4610      	mov	r0, r2
 8011154:	f7fd fc9b 	bl	800ea8e <vListInsert>
}
 8011158:	e010      	b.n	801117c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801115a:	4b0e      	ldr	r3, [pc, #56]	; (8011194 <prvAddCurrentTaskToDelayedList+0xa0>)
 801115c:	681a      	ldr	r2, [r3, #0]
 801115e:	4b0a      	ldr	r3, [pc, #40]	; (8011188 <prvAddCurrentTaskToDelayedList+0x94>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	3304      	adds	r3, #4
 8011164:	4619      	mov	r1, r3
 8011166:	4610      	mov	r0, r2
 8011168:	f7fd fc91 	bl	800ea8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801116c:	4b0a      	ldr	r3, [pc, #40]	; (8011198 <prvAddCurrentTaskToDelayedList+0xa4>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	68ba      	ldr	r2, [r7, #8]
 8011172:	429a      	cmp	r2, r3
 8011174:	d202      	bcs.n	801117c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011176:	4a08      	ldr	r2, [pc, #32]	; (8011198 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011178:	68bb      	ldr	r3, [r7, #8]
 801117a:	6013      	str	r3, [r2, #0]
}
 801117c:	bf00      	nop
 801117e:	3710      	adds	r7, #16
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	20005ac8 	.word	0x20005ac8
 8011188:	200055f0 	.word	0x200055f0
 801118c:	20005ab0 	.word	0x20005ab0
 8011190:	20005a80 	.word	0x20005a80
 8011194:	20005a7c 	.word	0x20005a7c
 8011198:	20005ae4 	.word	0x20005ae4

0801119c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b08a      	sub	sp, #40	; 0x28
 80111a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80111a2:	2300      	movs	r3, #0
 80111a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80111a6:	f000 faff 	bl	80117a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80111aa:	4b1c      	ldr	r3, [pc, #112]	; (801121c <xTimerCreateTimerTask+0x80>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d021      	beq.n	80111f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80111b2:	2300      	movs	r3, #0
 80111b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80111b6:	2300      	movs	r3, #0
 80111b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80111ba:	1d3a      	adds	r2, r7, #4
 80111bc:	f107 0108 	add.w	r1, r7, #8
 80111c0:	f107 030c 	add.w	r3, r7, #12
 80111c4:	4618      	mov	r0, r3
 80111c6:	f7fc ffe1 	bl	800e18c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80111ca:	6879      	ldr	r1, [r7, #4]
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	68fa      	ldr	r2, [r7, #12]
 80111d0:	9202      	str	r2, [sp, #8]
 80111d2:	9301      	str	r3, [sp, #4]
 80111d4:	2302      	movs	r3, #2
 80111d6:	9300      	str	r3, [sp, #0]
 80111d8:	2300      	movs	r3, #0
 80111da:	460a      	mov	r2, r1
 80111dc:	4910      	ldr	r1, [pc, #64]	; (8011220 <xTimerCreateTimerTask+0x84>)
 80111de:	4811      	ldr	r0, [pc, #68]	; (8011224 <xTimerCreateTimerTask+0x88>)
 80111e0:	f7fe fd5a 	bl	800fc98 <xTaskCreateStatic>
 80111e4:	4602      	mov	r2, r0
 80111e6:	4b10      	ldr	r3, [pc, #64]	; (8011228 <xTimerCreateTimerTask+0x8c>)
 80111e8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80111ea:	4b0f      	ldr	r3, [pc, #60]	; (8011228 <xTimerCreateTimerTask+0x8c>)
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d001      	beq.n	80111f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80111f2:	2301      	movs	r3, #1
 80111f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80111f6:	697b      	ldr	r3, [r7, #20]
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d109      	bne.n	8011210 <xTimerCreateTimerTask+0x74>
	__asm volatile
 80111fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011200:	f383 8811 	msr	BASEPRI, r3
 8011204:	f3bf 8f6f 	isb	sy
 8011208:	f3bf 8f4f 	dsb	sy
 801120c:	613b      	str	r3, [r7, #16]
 801120e:	e7fe      	b.n	801120e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8011210:	697b      	ldr	r3, [r7, #20]
}
 8011212:	4618      	mov	r0, r3
 8011214:	3718      	adds	r7, #24
 8011216:	46bd      	mov	sp, r7
 8011218:	bd80      	pop	{r7, pc}
 801121a:	bf00      	nop
 801121c:	20005b20 	.word	0x20005b20
 8011220:	08014cf8 	.word	0x08014cf8
 8011224:	0801135d 	.word	0x0801135d
 8011228:	20005b24 	.word	0x20005b24

0801122c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b08a      	sub	sp, #40	; 0x28
 8011230:	af00      	add	r7, sp, #0
 8011232:	60f8      	str	r0, [r7, #12]
 8011234:	60b9      	str	r1, [r7, #8]
 8011236:	607a      	str	r2, [r7, #4]
 8011238:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801123a:	2300      	movs	r3, #0
 801123c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d109      	bne.n	8011258 <xTimerGenericCommand+0x2c>
 8011244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011248:	f383 8811 	msr	BASEPRI, r3
 801124c:	f3bf 8f6f 	isb	sy
 8011250:	f3bf 8f4f 	dsb	sy
 8011254:	623b      	str	r3, [r7, #32]
 8011256:	e7fe      	b.n	8011256 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011258:	4b19      	ldr	r3, [pc, #100]	; (80112c0 <xTimerGenericCommand+0x94>)
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	2b00      	cmp	r3, #0
 801125e:	d02a      	beq.n	80112b6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011260:	68bb      	ldr	r3, [r7, #8]
 8011262:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	2b05      	cmp	r3, #5
 8011270:	dc18      	bgt.n	80112a4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011272:	f7ff fb89 	bl	8010988 <xTaskGetSchedulerState>
 8011276:	4603      	mov	r3, r0
 8011278:	2b02      	cmp	r3, #2
 801127a:	d109      	bne.n	8011290 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801127c:	4b10      	ldr	r3, [pc, #64]	; (80112c0 <xTimerGenericCommand+0x94>)
 801127e:	6818      	ldr	r0, [r3, #0]
 8011280:	f107 0110 	add.w	r1, r7, #16
 8011284:	2300      	movs	r3, #0
 8011286:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011288:	f7fd febc 	bl	800f004 <xQueueGenericSend>
 801128c:	6278      	str	r0, [r7, #36]	; 0x24
 801128e:	e012      	b.n	80112b6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011290:	4b0b      	ldr	r3, [pc, #44]	; (80112c0 <xTimerGenericCommand+0x94>)
 8011292:	6818      	ldr	r0, [r3, #0]
 8011294:	f107 0110 	add.w	r1, r7, #16
 8011298:	2300      	movs	r3, #0
 801129a:	2200      	movs	r2, #0
 801129c:	f7fd feb2 	bl	800f004 <xQueueGenericSend>
 80112a0:	6278      	str	r0, [r7, #36]	; 0x24
 80112a2:	e008      	b.n	80112b6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80112a4:	4b06      	ldr	r3, [pc, #24]	; (80112c0 <xTimerGenericCommand+0x94>)
 80112a6:	6818      	ldr	r0, [r3, #0]
 80112a8:	f107 0110 	add.w	r1, r7, #16
 80112ac:	2300      	movs	r3, #0
 80112ae:	683a      	ldr	r2, [r7, #0]
 80112b0:	f7fd ffa2 	bl	800f1f8 <xQueueGenericSendFromISR>
 80112b4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80112b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3728      	adds	r7, #40	; 0x28
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	20005b20 	.word	0x20005b20

080112c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80112c4:	b580      	push	{r7, lr}
 80112c6:	b088      	sub	sp, #32
 80112c8:	af02      	add	r7, sp, #8
 80112ca:	6078      	str	r0, [r7, #4]
 80112cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112ce:	4b22      	ldr	r3, [pc, #136]	; (8011358 <prvProcessExpiredTimer+0x94>)
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	68db      	ldr	r3, [r3, #12]
 80112d4:	68db      	ldr	r3, [r3, #12]
 80112d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80112d8:	697b      	ldr	r3, [r7, #20]
 80112da:	3304      	adds	r3, #4
 80112dc:	4618      	mov	r0, r3
 80112de:	f7fd fc0f 	bl	800eb00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80112e2:	697b      	ldr	r3, [r7, #20]
 80112e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80112e8:	f003 0304 	and.w	r3, r3, #4
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d021      	beq.n	8011334 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80112f0:	697b      	ldr	r3, [r7, #20]
 80112f2:	699a      	ldr	r2, [r3, #24]
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	18d1      	adds	r1, r2, r3
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	683a      	ldr	r2, [r7, #0]
 80112fc:	6978      	ldr	r0, [r7, #20]
 80112fe:	f000 f8d1 	bl	80114a4 <prvInsertTimerInActiveList>
 8011302:	4603      	mov	r3, r0
 8011304:	2b00      	cmp	r3, #0
 8011306:	d01e      	beq.n	8011346 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011308:	2300      	movs	r3, #0
 801130a:	9300      	str	r3, [sp, #0]
 801130c:	2300      	movs	r3, #0
 801130e:	687a      	ldr	r2, [r7, #4]
 8011310:	2100      	movs	r1, #0
 8011312:	6978      	ldr	r0, [r7, #20]
 8011314:	f7ff ff8a 	bl	801122c <xTimerGenericCommand>
 8011318:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d112      	bne.n	8011346 <prvProcessExpiredTimer+0x82>
 8011320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011324:	f383 8811 	msr	BASEPRI, r3
 8011328:	f3bf 8f6f 	isb	sy
 801132c:	f3bf 8f4f 	dsb	sy
 8011330:	60fb      	str	r3, [r7, #12]
 8011332:	e7fe      	b.n	8011332 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011334:	697b      	ldr	r3, [r7, #20]
 8011336:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801133a:	f023 0301 	bic.w	r3, r3, #1
 801133e:	b2da      	uxtb	r2, r3
 8011340:	697b      	ldr	r3, [r7, #20]
 8011342:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011346:	697b      	ldr	r3, [r7, #20]
 8011348:	6a1b      	ldr	r3, [r3, #32]
 801134a:	6978      	ldr	r0, [r7, #20]
 801134c:	4798      	blx	r3
}
 801134e:	bf00      	nop
 8011350:	3718      	adds	r7, #24
 8011352:	46bd      	mov	sp, r7
 8011354:	bd80      	pop	{r7, pc}
 8011356:	bf00      	nop
 8011358:	20005b18 	.word	0x20005b18

0801135c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b084      	sub	sp, #16
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011364:	f107 0308 	add.w	r3, r7, #8
 8011368:	4618      	mov	r0, r3
 801136a:	f000 f857 	bl	801141c <prvGetNextExpireTime>
 801136e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011370:	68bb      	ldr	r3, [r7, #8]
 8011372:	4619      	mov	r1, r3
 8011374:	68f8      	ldr	r0, [r7, #12]
 8011376:	f000 f803 	bl	8011380 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801137a:	f000 f8d5 	bl	8011528 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801137e:	e7f1      	b.n	8011364 <prvTimerTask+0x8>

08011380 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b084      	sub	sp, #16
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
 8011388:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801138a:	f7fe febb 	bl	8010104 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801138e:	f107 0308 	add.w	r3, r7, #8
 8011392:	4618      	mov	r0, r3
 8011394:	f000 f866 	bl	8011464 <prvSampleTimeNow>
 8011398:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801139a:	68bb      	ldr	r3, [r7, #8]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d130      	bne.n	8011402 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80113a0:	683b      	ldr	r3, [r7, #0]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d10a      	bne.n	80113bc <prvProcessTimerOrBlockTask+0x3c>
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	429a      	cmp	r2, r3
 80113ac:	d806      	bhi.n	80113bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80113ae:	f7fe feef 	bl	8010190 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80113b2:	68f9      	ldr	r1, [r7, #12]
 80113b4:	6878      	ldr	r0, [r7, #4]
 80113b6:	f7ff ff85 	bl	80112c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80113ba:	e024      	b.n	8011406 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80113bc:	683b      	ldr	r3, [r7, #0]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d008      	beq.n	80113d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80113c2:	4b13      	ldr	r3, [pc, #76]	; (8011410 <prvProcessTimerOrBlockTask+0x90>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d101      	bne.n	80113d0 <prvProcessTimerOrBlockTask+0x50>
 80113cc:	2301      	movs	r3, #1
 80113ce:	e000      	b.n	80113d2 <prvProcessTimerOrBlockTask+0x52>
 80113d0:	2300      	movs	r3, #0
 80113d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80113d4:	4b0f      	ldr	r3, [pc, #60]	; (8011414 <prvProcessTimerOrBlockTask+0x94>)
 80113d6:	6818      	ldr	r0, [r3, #0]
 80113d8:	687a      	ldr	r2, [r7, #4]
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	1ad3      	subs	r3, r2, r3
 80113de:	683a      	ldr	r2, [r7, #0]
 80113e0:	4619      	mov	r1, r3
 80113e2:	f7fe fc25 	bl	800fc30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80113e6:	f7fe fed3 	bl	8010190 <xTaskResumeAll>
 80113ea:	4603      	mov	r3, r0
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d10a      	bne.n	8011406 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80113f0:	4b09      	ldr	r3, [pc, #36]	; (8011418 <prvProcessTimerOrBlockTask+0x98>)
 80113f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80113f6:	601a      	str	r2, [r3, #0]
 80113f8:	f3bf 8f4f 	dsb	sy
 80113fc:	f3bf 8f6f 	isb	sy
}
 8011400:	e001      	b.n	8011406 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011402:	f7fe fec5 	bl	8010190 <xTaskResumeAll>
}
 8011406:	bf00      	nop
 8011408:	3710      	adds	r7, #16
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}
 801140e:	bf00      	nop
 8011410:	20005b1c 	.word	0x20005b1c
 8011414:	20005b20 	.word	0x20005b20
 8011418:	e000ed04 	.word	0xe000ed04

0801141c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801141c:	b480      	push	{r7}
 801141e:	b085      	sub	sp, #20
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011424:	4b0e      	ldr	r3, [pc, #56]	; (8011460 <prvGetNextExpireTime+0x44>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d101      	bne.n	8011432 <prvGetNextExpireTime+0x16>
 801142e:	2201      	movs	r2, #1
 8011430:	e000      	b.n	8011434 <prvGetNextExpireTime+0x18>
 8011432:	2200      	movs	r2, #0
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d105      	bne.n	801144c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011440:	4b07      	ldr	r3, [pc, #28]	; (8011460 <prvGetNextExpireTime+0x44>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	68db      	ldr	r3, [r3, #12]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	60fb      	str	r3, [r7, #12]
 801144a:	e001      	b.n	8011450 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801144c:	2300      	movs	r3, #0
 801144e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011450:	68fb      	ldr	r3, [r7, #12]
}
 8011452:	4618      	mov	r0, r3
 8011454:	3714      	adds	r7, #20
 8011456:	46bd      	mov	sp, r7
 8011458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145c:	4770      	bx	lr
 801145e:	bf00      	nop
 8011460:	20005b18 	.word	0x20005b18

08011464 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011464:	b580      	push	{r7, lr}
 8011466:	b084      	sub	sp, #16
 8011468:	af00      	add	r7, sp, #0
 801146a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801146c:	f7fe ff2c 	bl	80102c8 <xTaskGetTickCount>
 8011470:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011472:	4b0b      	ldr	r3, [pc, #44]	; (80114a0 <prvSampleTimeNow+0x3c>)
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	68fa      	ldr	r2, [r7, #12]
 8011478:	429a      	cmp	r2, r3
 801147a:	d205      	bcs.n	8011488 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801147c:	f000 f930 	bl	80116e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	2201      	movs	r2, #1
 8011484:	601a      	str	r2, [r3, #0]
 8011486:	e002      	b.n	801148e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	2200      	movs	r2, #0
 801148c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801148e:	4a04      	ldr	r2, [pc, #16]	; (80114a0 <prvSampleTimeNow+0x3c>)
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011494:	68fb      	ldr	r3, [r7, #12]
}
 8011496:	4618      	mov	r0, r3
 8011498:	3710      	adds	r7, #16
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}
 801149e:	bf00      	nop
 80114a0:	20005b28 	.word	0x20005b28

080114a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b086      	sub	sp, #24
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	60f8      	str	r0, [r7, #12]
 80114ac:	60b9      	str	r1, [r7, #8]
 80114ae:	607a      	str	r2, [r7, #4]
 80114b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80114b2:	2300      	movs	r3, #0
 80114b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	68ba      	ldr	r2, [r7, #8]
 80114ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	68fa      	ldr	r2, [r7, #12]
 80114c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80114c2:	68ba      	ldr	r2, [r7, #8]
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	429a      	cmp	r2, r3
 80114c8:	d812      	bhi.n	80114f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	683b      	ldr	r3, [r7, #0]
 80114ce:	1ad2      	subs	r2, r2, r3
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	699b      	ldr	r3, [r3, #24]
 80114d4:	429a      	cmp	r2, r3
 80114d6:	d302      	bcc.n	80114de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80114d8:	2301      	movs	r3, #1
 80114da:	617b      	str	r3, [r7, #20]
 80114dc:	e01b      	b.n	8011516 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80114de:	4b10      	ldr	r3, [pc, #64]	; (8011520 <prvInsertTimerInActiveList+0x7c>)
 80114e0:	681a      	ldr	r2, [r3, #0]
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	3304      	adds	r3, #4
 80114e6:	4619      	mov	r1, r3
 80114e8:	4610      	mov	r0, r2
 80114ea:	f7fd fad0 	bl	800ea8e <vListInsert>
 80114ee:	e012      	b.n	8011516 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80114f0:	687a      	ldr	r2, [r7, #4]
 80114f2:	683b      	ldr	r3, [r7, #0]
 80114f4:	429a      	cmp	r2, r3
 80114f6:	d206      	bcs.n	8011506 <prvInsertTimerInActiveList+0x62>
 80114f8:	68ba      	ldr	r2, [r7, #8]
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	429a      	cmp	r2, r3
 80114fe:	d302      	bcc.n	8011506 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011500:	2301      	movs	r3, #1
 8011502:	617b      	str	r3, [r7, #20]
 8011504:	e007      	b.n	8011516 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011506:	4b07      	ldr	r3, [pc, #28]	; (8011524 <prvInsertTimerInActiveList+0x80>)
 8011508:	681a      	ldr	r2, [r3, #0]
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	3304      	adds	r3, #4
 801150e:	4619      	mov	r1, r3
 8011510:	4610      	mov	r0, r2
 8011512:	f7fd fabc 	bl	800ea8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011516:	697b      	ldr	r3, [r7, #20]
}
 8011518:	4618      	mov	r0, r3
 801151a:	3718      	adds	r7, #24
 801151c:	46bd      	mov	sp, r7
 801151e:	bd80      	pop	{r7, pc}
 8011520:	20005b1c 	.word	0x20005b1c
 8011524:	20005b18 	.word	0x20005b18

08011528 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b08e      	sub	sp, #56	; 0x38
 801152c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801152e:	e0c6      	b.n	80116be <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	2b00      	cmp	r3, #0
 8011534:	da17      	bge.n	8011566 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011536:	1d3b      	adds	r3, r7, #4
 8011538:	3304      	adds	r3, #4
 801153a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801153c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801153e:	2b00      	cmp	r3, #0
 8011540:	d109      	bne.n	8011556 <prvProcessReceivedCommands+0x2e>
 8011542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011546:	f383 8811 	msr	BASEPRI, r3
 801154a:	f3bf 8f6f 	isb	sy
 801154e:	f3bf 8f4f 	dsb	sy
 8011552:	61fb      	str	r3, [r7, #28]
 8011554:	e7fe      	b.n	8011554 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801155c:	6850      	ldr	r0, [r2, #4]
 801155e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011560:	6892      	ldr	r2, [r2, #8]
 8011562:	4611      	mov	r1, r2
 8011564:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	f2c0 80a7 	blt.w	80116bc <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011574:	695b      	ldr	r3, [r3, #20]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d004      	beq.n	8011584 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801157a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801157c:	3304      	adds	r3, #4
 801157e:	4618      	mov	r0, r3
 8011580:	f7fd fabe 	bl	800eb00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011584:	463b      	mov	r3, r7
 8011586:	4618      	mov	r0, r3
 8011588:	f7ff ff6c 	bl	8011464 <prvSampleTimeNow>
 801158c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	2b09      	cmp	r3, #9
 8011592:	f200 8094 	bhi.w	80116be <prvProcessReceivedCommands+0x196>
 8011596:	a201      	add	r2, pc, #4	; (adr r2, 801159c <prvProcessReceivedCommands+0x74>)
 8011598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801159c:	080115c5 	.word	0x080115c5
 80115a0:	080115c5 	.word	0x080115c5
 80115a4:	080115c5 	.word	0x080115c5
 80115a8:	08011637 	.word	0x08011637
 80115ac:	0801164b 	.word	0x0801164b
 80115b0:	08011693 	.word	0x08011693
 80115b4:	080115c5 	.word	0x080115c5
 80115b8:	080115c5 	.word	0x080115c5
 80115bc:	08011637 	.word	0x08011637
 80115c0:	0801164b 	.word	0x0801164b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80115c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80115ca:	f043 0301 	orr.w	r3, r3, #1
 80115ce:	b2da      	uxtb	r2, r3
 80115d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80115d6:	68ba      	ldr	r2, [r7, #8]
 80115d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115da:	699b      	ldr	r3, [r3, #24]
 80115dc:	18d1      	adds	r1, r2, r3
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80115e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80115e4:	f7ff ff5e 	bl	80114a4 <prvInsertTimerInActiveList>
 80115e8:	4603      	mov	r3, r0
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d067      	beq.n	80116be <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80115ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115f0:	6a1b      	ldr	r3, [r3, #32]
 80115f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80115f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80115f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80115fc:	f003 0304 	and.w	r3, r3, #4
 8011600:	2b00      	cmp	r3, #0
 8011602:	d05c      	beq.n	80116be <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011604:	68ba      	ldr	r2, [r7, #8]
 8011606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011608:	699b      	ldr	r3, [r3, #24]
 801160a:	441a      	add	r2, r3
 801160c:	2300      	movs	r3, #0
 801160e:	9300      	str	r3, [sp, #0]
 8011610:	2300      	movs	r3, #0
 8011612:	2100      	movs	r1, #0
 8011614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011616:	f7ff fe09 	bl	801122c <xTimerGenericCommand>
 801161a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801161c:	6a3b      	ldr	r3, [r7, #32]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d14d      	bne.n	80116be <prvProcessReceivedCommands+0x196>
 8011622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011626:	f383 8811 	msr	BASEPRI, r3
 801162a:	f3bf 8f6f 	isb	sy
 801162e:	f3bf 8f4f 	dsb	sy
 8011632:	61bb      	str	r3, [r7, #24]
 8011634:	e7fe      	b.n	8011634 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011638:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801163c:	f023 0301 	bic.w	r3, r3, #1
 8011640:	b2da      	uxtb	r2, r3
 8011642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011644:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8011648:	e039      	b.n	80116be <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801164a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801164c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011650:	f043 0301 	orr.w	r3, r3, #1
 8011654:	b2da      	uxtb	r2, r3
 8011656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011658:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801165c:	68ba      	ldr	r2, [r7, #8]
 801165e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011660:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011664:	699b      	ldr	r3, [r3, #24]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d109      	bne.n	801167e <prvProcessReceivedCommands+0x156>
 801166a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801166e:	f383 8811 	msr	BASEPRI, r3
 8011672:	f3bf 8f6f 	isb	sy
 8011676:	f3bf 8f4f 	dsb	sy
 801167a:	617b      	str	r3, [r7, #20]
 801167c:	e7fe      	b.n	801167c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801167e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011680:	699a      	ldr	r2, [r3, #24]
 8011682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011684:	18d1      	adds	r1, r2, r3
 8011686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801168a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801168c:	f7ff ff0a 	bl	80114a4 <prvInsertTimerInActiveList>
					break;
 8011690:	e015      	b.n	80116be <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011694:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011698:	f003 0302 	and.w	r3, r3, #2
 801169c:	2b00      	cmp	r3, #0
 801169e:	d103      	bne.n	80116a8 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80116a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80116a2:	f7fd f88f 	bl	800e7c4 <vPortFree>
 80116a6:	e00a      	b.n	80116be <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80116a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80116ae:	f023 0301 	bic.w	r3, r3, #1
 80116b2:	b2da      	uxtb	r2, r3
 80116b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80116ba:	e000      	b.n	80116be <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80116bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80116be:	4b07      	ldr	r3, [pc, #28]	; (80116dc <prvProcessReceivedCommands+0x1b4>)
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	1d39      	adds	r1, r7, #4
 80116c4:	2200      	movs	r2, #0
 80116c6:	4618      	mov	r0, r3
 80116c8:	f7fd feb4 	bl	800f434 <xQueueReceive>
 80116cc:	4603      	mov	r3, r0
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	f47f af2e 	bne.w	8011530 <prvProcessReceivedCommands+0x8>
	}
}
 80116d4:	bf00      	nop
 80116d6:	3730      	adds	r7, #48	; 0x30
 80116d8:	46bd      	mov	sp, r7
 80116da:	bd80      	pop	{r7, pc}
 80116dc:	20005b20 	.word	0x20005b20

080116e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80116e0:	b580      	push	{r7, lr}
 80116e2:	b088      	sub	sp, #32
 80116e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80116e6:	e047      	b.n	8011778 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80116e8:	4b2d      	ldr	r3, [pc, #180]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	68db      	ldr	r3, [r3, #12]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116f2:	4b2b      	ldr	r3, [pc, #172]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	68db      	ldr	r3, [r3, #12]
 80116f8:	68db      	ldr	r3, [r3, #12]
 80116fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	3304      	adds	r3, #4
 8011700:	4618      	mov	r0, r3
 8011702:	f7fd f9fd 	bl	800eb00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	6a1b      	ldr	r3, [r3, #32]
 801170a:	68f8      	ldr	r0, [r7, #12]
 801170c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011714:	f003 0304 	and.w	r3, r3, #4
 8011718:	2b00      	cmp	r3, #0
 801171a:	d02d      	beq.n	8011778 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	699b      	ldr	r3, [r3, #24]
 8011720:	693a      	ldr	r2, [r7, #16]
 8011722:	4413      	add	r3, r2
 8011724:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011726:	68ba      	ldr	r2, [r7, #8]
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	429a      	cmp	r2, r3
 801172c:	d90e      	bls.n	801174c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	68ba      	ldr	r2, [r7, #8]
 8011732:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	68fa      	ldr	r2, [r7, #12]
 8011738:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801173a:	4b19      	ldr	r3, [pc, #100]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 801173c:	681a      	ldr	r2, [r3, #0]
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	3304      	adds	r3, #4
 8011742:	4619      	mov	r1, r3
 8011744:	4610      	mov	r0, r2
 8011746:	f7fd f9a2 	bl	800ea8e <vListInsert>
 801174a:	e015      	b.n	8011778 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801174c:	2300      	movs	r3, #0
 801174e:	9300      	str	r3, [sp, #0]
 8011750:	2300      	movs	r3, #0
 8011752:	693a      	ldr	r2, [r7, #16]
 8011754:	2100      	movs	r1, #0
 8011756:	68f8      	ldr	r0, [r7, #12]
 8011758:	f7ff fd68 	bl	801122c <xTimerGenericCommand>
 801175c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d109      	bne.n	8011778 <prvSwitchTimerLists+0x98>
 8011764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	603b      	str	r3, [r7, #0]
 8011776:	e7fe      	b.n	8011776 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011778:	4b09      	ldr	r3, [pc, #36]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d1b2      	bne.n	80116e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011782:	4b07      	ldr	r3, [pc, #28]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011788:	4b06      	ldr	r3, [pc, #24]	; (80117a4 <prvSwitchTimerLists+0xc4>)
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	4a04      	ldr	r2, [pc, #16]	; (80117a0 <prvSwitchTimerLists+0xc0>)
 801178e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011790:	4a04      	ldr	r2, [pc, #16]	; (80117a4 <prvSwitchTimerLists+0xc4>)
 8011792:	697b      	ldr	r3, [r7, #20]
 8011794:	6013      	str	r3, [r2, #0]
}
 8011796:	bf00      	nop
 8011798:	3718      	adds	r7, #24
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}
 801179e:	bf00      	nop
 80117a0:	20005b18 	.word	0x20005b18
 80117a4:	20005b1c 	.word	0x20005b1c

080117a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b082      	sub	sp, #8
 80117ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80117ae:	f7fc fe2d 	bl	800e40c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80117b2:	4b15      	ldr	r3, [pc, #84]	; (8011808 <prvCheckForValidListAndQueue+0x60>)
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d120      	bne.n	80117fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80117ba:	4814      	ldr	r0, [pc, #80]	; (801180c <prvCheckForValidListAndQueue+0x64>)
 80117bc:	f7fd f916 	bl	800e9ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80117c0:	4813      	ldr	r0, [pc, #76]	; (8011810 <prvCheckForValidListAndQueue+0x68>)
 80117c2:	f7fd f913 	bl	800e9ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80117c6:	4b13      	ldr	r3, [pc, #76]	; (8011814 <prvCheckForValidListAndQueue+0x6c>)
 80117c8:	4a10      	ldr	r2, [pc, #64]	; (801180c <prvCheckForValidListAndQueue+0x64>)
 80117ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80117cc:	4b12      	ldr	r3, [pc, #72]	; (8011818 <prvCheckForValidListAndQueue+0x70>)
 80117ce:	4a10      	ldr	r2, [pc, #64]	; (8011810 <prvCheckForValidListAndQueue+0x68>)
 80117d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80117d2:	2300      	movs	r3, #0
 80117d4:	9300      	str	r3, [sp, #0]
 80117d6:	4b11      	ldr	r3, [pc, #68]	; (801181c <prvCheckForValidListAndQueue+0x74>)
 80117d8:	4a11      	ldr	r2, [pc, #68]	; (8011820 <prvCheckForValidListAndQueue+0x78>)
 80117da:	2110      	movs	r1, #16
 80117dc:	200a      	movs	r0, #10
 80117de:	f7fd fa21 	bl	800ec24 <xQueueGenericCreateStatic>
 80117e2:	4602      	mov	r2, r0
 80117e4:	4b08      	ldr	r3, [pc, #32]	; (8011808 <prvCheckForValidListAndQueue+0x60>)
 80117e6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80117e8:	4b07      	ldr	r3, [pc, #28]	; (8011808 <prvCheckForValidListAndQueue+0x60>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d005      	beq.n	80117fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80117f0:	4b05      	ldr	r3, [pc, #20]	; (8011808 <prvCheckForValidListAndQueue+0x60>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	490b      	ldr	r1, [pc, #44]	; (8011824 <prvCheckForValidListAndQueue+0x7c>)
 80117f6:	4618      	mov	r0, r3
 80117f8:	f7fe f9c8 	bl	800fb8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80117fc:	f7fc fe34 	bl	800e468 <vPortExitCritical>
}
 8011800:	bf00      	nop
 8011802:	46bd      	mov	sp, r7
 8011804:	bd80      	pop	{r7, pc}
 8011806:	bf00      	nop
 8011808:	20005b20 	.word	0x20005b20
 801180c:	20005af0 	.word	0x20005af0
 8011810:	20005b04 	.word	0x20005b04
 8011814:	20005b18 	.word	0x20005b18
 8011818:	20005b1c 	.word	0x20005b1c
 801181c:	20005bcc 	.word	0x20005bcc
 8011820:	20005b2c 	.word	0x20005b2c
 8011824:	08014d00 	.word	0x08014d00

08011828 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8011828:	b480      	push	{r7}
 801182a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801182c:	4b05      	ldr	r3, [pc, #20]	; (8011844 <UTIL_LPM_Init+0x1c>)
 801182e:	2200      	movs	r2, #0
 8011830:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8011832:	4b05      	ldr	r3, [pc, #20]	; (8011848 <UTIL_LPM_Init+0x20>)
 8011834:	2200      	movs	r2, #0
 8011836:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8011838:	bf00      	nop
 801183a:	46bd      	mov	sp, r7
 801183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011840:	4770      	bx	lr
 8011842:	bf00      	nop
 8011844:	20005c1c 	.word	0x20005c1c
 8011848:	20005c20 	.word	0x20005c20

0801184c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801184c:	b480      	push	{r7}
 801184e:	b087      	sub	sp, #28
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
 8011854:	460b      	mov	r3, r1
 8011856:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011858:	f3ef 8310 	mrs	r3, PRIMASK
 801185c:	613b      	str	r3, [r7, #16]
  return(result);
 801185e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8011860:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011862:	b672      	cpsid	i
  
  switch(state)
 8011864:	78fb      	ldrb	r3, [r7, #3]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d009      	beq.n	801187e <UTIL_LPM_SetOffMode+0x32>
 801186a:	2b01      	cmp	r3, #1
 801186c:	d000      	beq.n	8011870 <UTIL_LPM_SetOffMode+0x24>
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 801186e:	e00e      	b.n	801188e <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 8011870:	4b0c      	ldr	r3, [pc, #48]	; (80118a4 <UTIL_LPM_SetOffMode+0x58>)
 8011872:	681a      	ldr	r2, [r3, #0]
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	4313      	orrs	r3, r2
 8011878:	4a0a      	ldr	r2, [pc, #40]	; (80118a4 <UTIL_LPM_SetOffMode+0x58>)
 801187a:	6013      	str	r3, [r2, #0]
      break;
 801187c:	e007      	b.n	801188e <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	43da      	mvns	r2, r3
 8011882:	4b08      	ldr	r3, [pc, #32]	; (80118a4 <UTIL_LPM_SetOffMode+0x58>)
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	4013      	ands	r3, r2
 8011888:	4a06      	ldr	r2, [pc, #24]	; (80118a4 <UTIL_LPM_SetOffMode+0x58>)
 801188a:	6013      	str	r3, [r2, #0]
      break;
 801188c:	bf00      	nop
 801188e:	697b      	ldr	r3, [r7, #20]
 8011890:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8011898:	bf00      	nop
 801189a:	371c      	adds	r7, #28
 801189c:	46bd      	mov	sp, r7
 801189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a2:	4770      	bx	lr
 80118a4:	20005c20 	.word	0x20005c20

080118a8 <__errno>:
 80118a8:	4b01      	ldr	r3, [pc, #4]	; (80118b0 <__errno+0x8>)
 80118aa:	6818      	ldr	r0, [r3, #0]
 80118ac:	4770      	bx	lr
 80118ae:	bf00      	nop
 80118b0:	20000024 	.word	0x20000024

080118b4 <__libc_init_array>:
 80118b4:	b570      	push	{r4, r5, r6, lr}
 80118b6:	4e0d      	ldr	r6, [pc, #52]	; (80118ec <__libc_init_array+0x38>)
 80118b8:	4c0d      	ldr	r4, [pc, #52]	; (80118f0 <__libc_init_array+0x3c>)
 80118ba:	1ba4      	subs	r4, r4, r6
 80118bc:	10a4      	asrs	r4, r4, #2
 80118be:	2500      	movs	r5, #0
 80118c0:	42a5      	cmp	r5, r4
 80118c2:	d109      	bne.n	80118d8 <__libc_init_array+0x24>
 80118c4:	4e0b      	ldr	r6, [pc, #44]	; (80118f4 <__libc_init_array+0x40>)
 80118c6:	4c0c      	ldr	r4, [pc, #48]	; (80118f8 <__libc_init_array+0x44>)
 80118c8:	f002 fdc6 	bl	8014458 <_init>
 80118cc:	1ba4      	subs	r4, r4, r6
 80118ce:	10a4      	asrs	r4, r4, #2
 80118d0:	2500      	movs	r5, #0
 80118d2:	42a5      	cmp	r5, r4
 80118d4:	d105      	bne.n	80118e2 <__libc_init_array+0x2e>
 80118d6:	bd70      	pop	{r4, r5, r6, pc}
 80118d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80118dc:	4798      	blx	r3
 80118de:	3501      	adds	r5, #1
 80118e0:	e7ee      	b.n	80118c0 <__libc_init_array+0xc>
 80118e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80118e6:	4798      	blx	r3
 80118e8:	3501      	adds	r5, #1
 80118ea:	e7f2      	b.n	80118d2 <__libc_init_array+0x1e>
 80118ec:	080163f8 	.word	0x080163f8
 80118f0:	080163f8 	.word	0x080163f8
 80118f4:	080163f8 	.word	0x080163f8
 80118f8:	080163fc 	.word	0x080163fc

080118fc <malloc>:
 80118fc:	4b02      	ldr	r3, [pc, #8]	; (8011908 <malloc+0xc>)
 80118fe:	4601      	mov	r1, r0
 8011900:	6818      	ldr	r0, [r3, #0]
 8011902:	f000 b865 	b.w	80119d0 <_malloc_r>
 8011906:	bf00      	nop
 8011908:	20000024 	.word	0x20000024

0801190c <memcpy>:
 801190c:	b510      	push	{r4, lr}
 801190e:	1e43      	subs	r3, r0, #1
 8011910:	440a      	add	r2, r1
 8011912:	4291      	cmp	r1, r2
 8011914:	d100      	bne.n	8011918 <memcpy+0xc>
 8011916:	bd10      	pop	{r4, pc}
 8011918:	f811 4b01 	ldrb.w	r4, [r1], #1
 801191c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011920:	e7f7      	b.n	8011912 <memcpy+0x6>

08011922 <memset>:
 8011922:	4402      	add	r2, r0
 8011924:	4603      	mov	r3, r0
 8011926:	4293      	cmp	r3, r2
 8011928:	d100      	bne.n	801192c <memset+0xa>
 801192a:	4770      	bx	lr
 801192c:	f803 1b01 	strb.w	r1, [r3], #1
 8011930:	e7f9      	b.n	8011926 <memset+0x4>
	...

08011934 <_free_r>:
 8011934:	b538      	push	{r3, r4, r5, lr}
 8011936:	4605      	mov	r5, r0
 8011938:	2900      	cmp	r1, #0
 801193a:	d045      	beq.n	80119c8 <_free_r+0x94>
 801193c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011940:	1f0c      	subs	r4, r1, #4
 8011942:	2b00      	cmp	r3, #0
 8011944:	bfb8      	it	lt
 8011946:	18e4      	addlt	r4, r4, r3
 8011948:	f001 feaa 	bl	80136a0 <__malloc_lock>
 801194c:	4a1f      	ldr	r2, [pc, #124]	; (80119cc <_free_r+0x98>)
 801194e:	6813      	ldr	r3, [r2, #0]
 8011950:	4610      	mov	r0, r2
 8011952:	b933      	cbnz	r3, 8011962 <_free_r+0x2e>
 8011954:	6063      	str	r3, [r4, #4]
 8011956:	6014      	str	r4, [r2, #0]
 8011958:	4628      	mov	r0, r5
 801195a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801195e:	f001 bea0 	b.w	80136a2 <__malloc_unlock>
 8011962:	42a3      	cmp	r3, r4
 8011964:	d90c      	bls.n	8011980 <_free_r+0x4c>
 8011966:	6821      	ldr	r1, [r4, #0]
 8011968:	1862      	adds	r2, r4, r1
 801196a:	4293      	cmp	r3, r2
 801196c:	bf04      	itt	eq
 801196e:	681a      	ldreq	r2, [r3, #0]
 8011970:	685b      	ldreq	r3, [r3, #4]
 8011972:	6063      	str	r3, [r4, #4]
 8011974:	bf04      	itt	eq
 8011976:	1852      	addeq	r2, r2, r1
 8011978:	6022      	streq	r2, [r4, #0]
 801197a:	6004      	str	r4, [r0, #0]
 801197c:	e7ec      	b.n	8011958 <_free_r+0x24>
 801197e:	4613      	mov	r3, r2
 8011980:	685a      	ldr	r2, [r3, #4]
 8011982:	b10a      	cbz	r2, 8011988 <_free_r+0x54>
 8011984:	42a2      	cmp	r2, r4
 8011986:	d9fa      	bls.n	801197e <_free_r+0x4a>
 8011988:	6819      	ldr	r1, [r3, #0]
 801198a:	1858      	adds	r0, r3, r1
 801198c:	42a0      	cmp	r0, r4
 801198e:	d10b      	bne.n	80119a8 <_free_r+0x74>
 8011990:	6820      	ldr	r0, [r4, #0]
 8011992:	4401      	add	r1, r0
 8011994:	1858      	adds	r0, r3, r1
 8011996:	4282      	cmp	r2, r0
 8011998:	6019      	str	r1, [r3, #0]
 801199a:	d1dd      	bne.n	8011958 <_free_r+0x24>
 801199c:	6810      	ldr	r0, [r2, #0]
 801199e:	6852      	ldr	r2, [r2, #4]
 80119a0:	605a      	str	r2, [r3, #4]
 80119a2:	4401      	add	r1, r0
 80119a4:	6019      	str	r1, [r3, #0]
 80119a6:	e7d7      	b.n	8011958 <_free_r+0x24>
 80119a8:	d902      	bls.n	80119b0 <_free_r+0x7c>
 80119aa:	230c      	movs	r3, #12
 80119ac:	602b      	str	r3, [r5, #0]
 80119ae:	e7d3      	b.n	8011958 <_free_r+0x24>
 80119b0:	6820      	ldr	r0, [r4, #0]
 80119b2:	1821      	adds	r1, r4, r0
 80119b4:	428a      	cmp	r2, r1
 80119b6:	bf04      	itt	eq
 80119b8:	6811      	ldreq	r1, [r2, #0]
 80119ba:	6852      	ldreq	r2, [r2, #4]
 80119bc:	6062      	str	r2, [r4, #4]
 80119be:	bf04      	itt	eq
 80119c0:	1809      	addeq	r1, r1, r0
 80119c2:	6021      	streq	r1, [r4, #0]
 80119c4:	605c      	str	r4, [r3, #4]
 80119c6:	e7c7      	b.n	8011958 <_free_r+0x24>
 80119c8:	bd38      	pop	{r3, r4, r5, pc}
 80119ca:	bf00      	nop
 80119cc:	20005c24 	.word	0x20005c24

080119d0 <_malloc_r>:
 80119d0:	b570      	push	{r4, r5, r6, lr}
 80119d2:	1ccd      	adds	r5, r1, #3
 80119d4:	f025 0503 	bic.w	r5, r5, #3
 80119d8:	3508      	adds	r5, #8
 80119da:	2d0c      	cmp	r5, #12
 80119dc:	bf38      	it	cc
 80119de:	250c      	movcc	r5, #12
 80119e0:	2d00      	cmp	r5, #0
 80119e2:	4606      	mov	r6, r0
 80119e4:	db01      	blt.n	80119ea <_malloc_r+0x1a>
 80119e6:	42a9      	cmp	r1, r5
 80119e8:	d903      	bls.n	80119f2 <_malloc_r+0x22>
 80119ea:	230c      	movs	r3, #12
 80119ec:	6033      	str	r3, [r6, #0]
 80119ee:	2000      	movs	r0, #0
 80119f0:	bd70      	pop	{r4, r5, r6, pc}
 80119f2:	f001 fe55 	bl	80136a0 <__malloc_lock>
 80119f6:	4a21      	ldr	r2, [pc, #132]	; (8011a7c <_malloc_r+0xac>)
 80119f8:	6814      	ldr	r4, [r2, #0]
 80119fa:	4621      	mov	r1, r4
 80119fc:	b991      	cbnz	r1, 8011a24 <_malloc_r+0x54>
 80119fe:	4c20      	ldr	r4, [pc, #128]	; (8011a80 <_malloc_r+0xb0>)
 8011a00:	6823      	ldr	r3, [r4, #0]
 8011a02:	b91b      	cbnz	r3, 8011a0c <_malloc_r+0x3c>
 8011a04:	4630      	mov	r0, r6
 8011a06:	f000 fd15 	bl	8012434 <_sbrk_r>
 8011a0a:	6020      	str	r0, [r4, #0]
 8011a0c:	4629      	mov	r1, r5
 8011a0e:	4630      	mov	r0, r6
 8011a10:	f000 fd10 	bl	8012434 <_sbrk_r>
 8011a14:	1c43      	adds	r3, r0, #1
 8011a16:	d124      	bne.n	8011a62 <_malloc_r+0x92>
 8011a18:	230c      	movs	r3, #12
 8011a1a:	6033      	str	r3, [r6, #0]
 8011a1c:	4630      	mov	r0, r6
 8011a1e:	f001 fe40 	bl	80136a2 <__malloc_unlock>
 8011a22:	e7e4      	b.n	80119ee <_malloc_r+0x1e>
 8011a24:	680b      	ldr	r3, [r1, #0]
 8011a26:	1b5b      	subs	r3, r3, r5
 8011a28:	d418      	bmi.n	8011a5c <_malloc_r+0x8c>
 8011a2a:	2b0b      	cmp	r3, #11
 8011a2c:	d90f      	bls.n	8011a4e <_malloc_r+0x7e>
 8011a2e:	600b      	str	r3, [r1, #0]
 8011a30:	50cd      	str	r5, [r1, r3]
 8011a32:	18cc      	adds	r4, r1, r3
 8011a34:	4630      	mov	r0, r6
 8011a36:	f001 fe34 	bl	80136a2 <__malloc_unlock>
 8011a3a:	f104 000b 	add.w	r0, r4, #11
 8011a3e:	1d23      	adds	r3, r4, #4
 8011a40:	f020 0007 	bic.w	r0, r0, #7
 8011a44:	1ac3      	subs	r3, r0, r3
 8011a46:	d0d3      	beq.n	80119f0 <_malloc_r+0x20>
 8011a48:	425a      	negs	r2, r3
 8011a4a:	50e2      	str	r2, [r4, r3]
 8011a4c:	e7d0      	b.n	80119f0 <_malloc_r+0x20>
 8011a4e:	428c      	cmp	r4, r1
 8011a50:	684b      	ldr	r3, [r1, #4]
 8011a52:	bf16      	itet	ne
 8011a54:	6063      	strne	r3, [r4, #4]
 8011a56:	6013      	streq	r3, [r2, #0]
 8011a58:	460c      	movne	r4, r1
 8011a5a:	e7eb      	b.n	8011a34 <_malloc_r+0x64>
 8011a5c:	460c      	mov	r4, r1
 8011a5e:	6849      	ldr	r1, [r1, #4]
 8011a60:	e7cc      	b.n	80119fc <_malloc_r+0x2c>
 8011a62:	1cc4      	adds	r4, r0, #3
 8011a64:	f024 0403 	bic.w	r4, r4, #3
 8011a68:	42a0      	cmp	r0, r4
 8011a6a:	d005      	beq.n	8011a78 <_malloc_r+0xa8>
 8011a6c:	1a21      	subs	r1, r4, r0
 8011a6e:	4630      	mov	r0, r6
 8011a70:	f000 fce0 	bl	8012434 <_sbrk_r>
 8011a74:	3001      	adds	r0, #1
 8011a76:	d0cf      	beq.n	8011a18 <_malloc_r+0x48>
 8011a78:	6025      	str	r5, [r4, #0]
 8011a7a:	e7db      	b.n	8011a34 <_malloc_r+0x64>
 8011a7c:	20005c24 	.word	0x20005c24
 8011a80:	20005c28 	.word	0x20005c28

08011a84 <__cvt>:
 8011a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a88:	ec55 4b10 	vmov	r4, r5, d0
 8011a8c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011a8e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011a92:	2d00      	cmp	r5, #0
 8011a94:	460e      	mov	r6, r1
 8011a96:	4691      	mov	r9, r2
 8011a98:	4619      	mov	r1, r3
 8011a9a:	bfb8      	it	lt
 8011a9c:	4622      	movlt	r2, r4
 8011a9e:	462b      	mov	r3, r5
 8011aa0:	f027 0720 	bic.w	r7, r7, #32
 8011aa4:	bfbb      	ittet	lt
 8011aa6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011aaa:	461d      	movlt	r5, r3
 8011aac:	2300      	movge	r3, #0
 8011aae:	232d      	movlt	r3, #45	; 0x2d
 8011ab0:	bfb8      	it	lt
 8011ab2:	4614      	movlt	r4, r2
 8011ab4:	2f46      	cmp	r7, #70	; 0x46
 8011ab6:	700b      	strb	r3, [r1, #0]
 8011ab8:	d004      	beq.n	8011ac4 <__cvt+0x40>
 8011aba:	2f45      	cmp	r7, #69	; 0x45
 8011abc:	d100      	bne.n	8011ac0 <__cvt+0x3c>
 8011abe:	3601      	adds	r6, #1
 8011ac0:	2102      	movs	r1, #2
 8011ac2:	e000      	b.n	8011ac6 <__cvt+0x42>
 8011ac4:	2103      	movs	r1, #3
 8011ac6:	ab03      	add	r3, sp, #12
 8011ac8:	9301      	str	r3, [sp, #4]
 8011aca:	ab02      	add	r3, sp, #8
 8011acc:	9300      	str	r3, [sp, #0]
 8011ace:	4632      	mov	r2, r6
 8011ad0:	4653      	mov	r3, sl
 8011ad2:	ec45 4b10 	vmov	d0, r4, r5
 8011ad6:	f000 fe3f 	bl	8012758 <_dtoa_r>
 8011ada:	2f47      	cmp	r7, #71	; 0x47
 8011adc:	4680      	mov	r8, r0
 8011ade:	d102      	bne.n	8011ae6 <__cvt+0x62>
 8011ae0:	f019 0f01 	tst.w	r9, #1
 8011ae4:	d026      	beq.n	8011b34 <__cvt+0xb0>
 8011ae6:	2f46      	cmp	r7, #70	; 0x46
 8011ae8:	eb08 0906 	add.w	r9, r8, r6
 8011aec:	d111      	bne.n	8011b12 <__cvt+0x8e>
 8011aee:	f898 3000 	ldrb.w	r3, [r8]
 8011af2:	2b30      	cmp	r3, #48	; 0x30
 8011af4:	d10a      	bne.n	8011b0c <__cvt+0x88>
 8011af6:	2200      	movs	r2, #0
 8011af8:	2300      	movs	r3, #0
 8011afa:	4620      	mov	r0, r4
 8011afc:	4629      	mov	r1, r5
 8011afe:	f7ee ffbb 	bl	8000a78 <__aeabi_dcmpeq>
 8011b02:	b918      	cbnz	r0, 8011b0c <__cvt+0x88>
 8011b04:	f1c6 0601 	rsb	r6, r6, #1
 8011b08:	f8ca 6000 	str.w	r6, [sl]
 8011b0c:	f8da 3000 	ldr.w	r3, [sl]
 8011b10:	4499      	add	r9, r3
 8011b12:	2200      	movs	r2, #0
 8011b14:	2300      	movs	r3, #0
 8011b16:	4620      	mov	r0, r4
 8011b18:	4629      	mov	r1, r5
 8011b1a:	f7ee ffad 	bl	8000a78 <__aeabi_dcmpeq>
 8011b1e:	b938      	cbnz	r0, 8011b30 <__cvt+0xac>
 8011b20:	2230      	movs	r2, #48	; 0x30
 8011b22:	9b03      	ldr	r3, [sp, #12]
 8011b24:	454b      	cmp	r3, r9
 8011b26:	d205      	bcs.n	8011b34 <__cvt+0xb0>
 8011b28:	1c59      	adds	r1, r3, #1
 8011b2a:	9103      	str	r1, [sp, #12]
 8011b2c:	701a      	strb	r2, [r3, #0]
 8011b2e:	e7f8      	b.n	8011b22 <__cvt+0x9e>
 8011b30:	f8cd 900c 	str.w	r9, [sp, #12]
 8011b34:	9b03      	ldr	r3, [sp, #12]
 8011b36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b38:	eba3 0308 	sub.w	r3, r3, r8
 8011b3c:	4640      	mov	r0, r8
 8011b3e:	6013      	str	r3, [r2, #0]
 8011b40:	b004      	add	sp, #16
 8011b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011b46 <__exponent>:
 8011b46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b48:	2900      	cmp	r1, #0
 8011b4a:	4604      	mov	r4, r0
 8011b4c:	bfba      	itte	lt
 8011b4e:	4249      	neglt	r1, r1
 8011b50:	232d      	movlt	r3, #45	; 0x2d
 8011b52:	232b      	movge	r3, #43	; 0x2b
 8011b54:	2909      	cmp	r1, #9
 8011b56:	f804 2b02 	strb.w	r2, [r4], #2
 8011b5a:	7043      	strb	r3, [r0, #1]
 8011b5c:	dd20      	ble.n	8011ba0 <__exponent+0x5a>
 8011b5e:	f10d 0307 	add.w	r3, sp, #7
 8011b62:	461f      	mov	r7, r3
 8011b64:	260a      	movs	r6, #10
 8011b66:	fb91 f5f6 	sdiv	r5, r1, r6
 8011b6a:	fb06 1115 	mls	r1, r6, r5, r1
 8011b6e:	3130      	adds	r1, #48	; 0x30
 8011b70:	2d09      	cmp	r5, #9
 8011b72:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011b76:	f103 32ff 	add.w	r2, r3, #4294967295
 8011b7a:	4629      	mov	r1, r5
 8011b7c:	dc09      	bgt.n	8011b92 <__exponent+0x4c>
 8011b7e:	3130      	adds	r1, #48	; 0x30
 8011b80:	3b02      	subs	r3, #2
 8011b82:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011b86:	42bb      	cmp	r3, r7
 8011b88:	4622      	mov	r2, r4
 8011b8a:	d304      	bcc.n	8011b96 <__exponent+0x50>
 8011b8c:	1a10      	subs	r0, r2, r0
 8011b8e:	b003      	add	sp, #12
 8011b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b92:	4613      	mov	r3, r2
 8011b94:	e7e7      	b.n	8011b66 <__exponent+0x20>
 8011b96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b9a:	f804 2b01 	strb.w	r2, [r4], #1
 8011b9e:	e7f2      	b.n	8011b86 <__exponent+0x40>
 8011ba0:	2330      	movs	r3, #48	; 0x30
 8011ba2:	4419      	add	r1, r3
 8011ba4:	7083      	strb	r3, [r0, #2]
 8011ba6:	1d02      	adds	r2, r0, #4
 8011ba8:	70c1      	strb	r1, [r0, #3]
 8011baa:	e7ef      	b.n	8011b8c <__exponent+0x46>

08011bac <_printf_float>:
 8011bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb0:	b08d      	sub	sp, #52	; 0x34
 8011bb2:	460c      	mov	r4, r1
 8011bb4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8011bb8:	4616      	mov	r6, r2
 8011bba:	461f      	mov	r7, r3
 8011bbc:	4605      	mov	r5, r0
 8011bbe:	f001 fcfd 	bl	80135bc <_localeconv_r>
 8011bc2:	6803      	ldr	r3, [r0, #0]
 8011bc4:	9304      	str	r3, [sp, #16]
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	f7ee fada 	bl	8000180 <strlen>
 8011bcc:	2300      	movs	r3, #0
 8011bce:	930a      	str	r3, [sp, #40]	; 0x28
 8011bd0:	f8d8 3000 	ldr.w	r3, [r8]
 8011bd4:	9005      	str	r0, [sp, #20]
 8011bd6:	3307      	adds	r3, #7
 8011bd8:	f023 0307 	bic.w	r3, r3, #7
 8011bdc:	f103 0208 	add.w	r2, r3, #8
 8011be0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011be4:	f8d4 b000 	ldr.w	fp, [r4]
 8011be8:	f8c8 2000 	str.w	r2, [r8]
 8011bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bf0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011bf4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011bf8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011bfc:	9307      	str	r3, [sp, #28]
 8011bfe:	f8cd 8018 	str.w	r8, [sp, #24]
 8011c02:	f04f 32ff 	mov.w	r2, #4294967295
 8011c06:	4ba7      	ldr	r3, [pc, #668]	; (8011ea4 <_printf_float+0x2f8>)
 8011c08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c0c:	f7ee ff66 	bl	8000adc <__aeabi_dcmpun>
 8011c10:	bb70      	cbnz	r0, 8011c70 <_printf_float+0xc4>
 8011c12:	f04f 32ff 	mov.w	r2, #4294967295
 8011c16:	4ba3      	ldr	r3, [pc, #652]	; (8011ea4 <_printf_float+0x2f8>)
 8011c18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c1c:	f7ee ff40 	bl	8000aa0 <__aeabi_dcmple>
 8011c20:	bb30      	cbnz	r0, 8011c70 <_printf_float+0xc4>
 8011c22:	2200      	movs	r2, #0
 8011c24:	2300      	movs	r3, #0
 8011c26:	4640      	mov	r0, r8
 8011c28:	4649      	mov	r1, r9
 8011c2a:	f7ee ff2f 	bl	8000a8c <__aeabi_dcmplt>
 8011c2e:	b110      	cbz	r0, 8011c36 <_printf_float+0x8a>
 8011c30:	232d      	movs	r3, #45	; 0x2d
 8011c32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c36:	4a9c      	ldr	r2, [pc, #624]	; (8011ea8 <_printf_float+0x2fc>)
 8011c38:	4b9c      	ldr	r3, [pc, #624]	; (8011eac <_printf_float+0x300>)
 8011c3a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011c3e:	bf8c      	ite	hi
 8011c40:	4690      	movhi	r8, r2
 8011c42:	4698      	movls	r8, r3
 8011c44:	2303      	movs	r3, #3
 8011c46:	f02b 0204 	bic.w	r2, fp, #4
 8011c4a:	6123      	str	r3, [r4, #16]
 8011c4c:	6022      	str	r2, [r4, #0]
 8011c4e:	f04f 0900 	mov.w	r9, #0
 8011c52:	9700      	str	r7, [sp, #0]
 8011c54:	4633      	mov	r3, r6
 8011c56:	aa0b      	add	r2, sp, #44	; 0x2c
 8011c58:	4621      	mov	r1, r4
 8011c5a:	4628      	mov	r0, r5
 8011c5c:	f000 f9e6 	bl	801202c <_printf_common>
 8011c60:	3001      	adds	r0, #1
 8011c62:	f040 808d 	bne.w	8011d80 <_printf_float+0x1d4>
 8011c66:	f04f 30ff 	mov.w	r0, #4294967295
 8011c6a:	b00d      	add	sp, #52	; 0x34
 8011c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c70:	4642      	mov	r2, r8
 8011c72:	464b      	mov	r3, r9
 8011c74:	4640      	mov	r0, r8
 8011c76:	4649      	mov	r1, r9
 8011c78:	f7ee ff30 	bl	8000adc <__aeabi_dcmpun>
 8011c7c:	b110      	cbz	r0, 8011c84 <_printf_float+0xd8>
 8011c7e:	4a8c      	ldr	r2, [pc, #560]	; (8011eb0 <_printf_float+0x304>)
 8011c80:	4b8c      	ldr	r3, [pc, #560]	; (8011eb4 <_printf_float+0x308>)
 8011c82:	e7da      	b.n	8011c3a <_printf_float+0x8e>
 8011c84:	6861      	ldr	r1, [r4, #4]
 8011c86:	1c4b      	adds	r3, r1, #1
 8011c88:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8011c8c:	a80a      	add	r0, sp, #40	; 0x28
 8011c8e:	d13e      	bne.n	8011d0e <_printf_float+0x162>
 8011c90:	2306      	movs	r3, #6
 8011c92:	6063      	str	r3, [r4, #4]
 8011c94:	2300      	movs	r3, #0
 8011c96:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011c9a:	ab09      	add	r3, sp, #36	; 0x24
 8011c9c:	9300      	str	r3, [sp, #0]
 8011c9e:	ec49 8b10 	vmov	d0, r8, r9
 8011ca2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011ca6:	6022      	str	r2, [r4, #0]
 8011ca8:	f8cd a004 	str.w	sl, [sp, #4]
 8011cac:	6861      	ldr	r1, [r4, #4]
 8011cae:	4628      	mov	r0, r5
 8011cb0:	f7ff fee8 	bl	8011a84 <__cvt>
 8011cb4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8011cb8:	2b47      	cmp	r3, #71	; 0x47
 8011cba:	4680      	mov	r8, r0
 8011cbc:	d109      	bne.n	8011cd2 <_printf_float+0x126>
 8011cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cc0:	1cd8      	adds	r0, r3, #3
 8011cc2:	db02      	blt.n	8011cca <_printf_float+0x11e>
 8011cc4:	6862      	ldr	r2, [r4, #4]
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	dd47      	ble.n	8011d5a <_printf_float+0x1ae>
 8011cca:	f1aa 0a02 	sub.w	sl, sl, #2
 8011cce:	fa5f fa8a 	uxtb.w	sl, sl
 8011cd2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011cd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cd8:	d824      	bhi.n	8011d24 <_printf_float+0x178>
 8011cda:	3901      	subs	r1, #1
 8011cdc:	4652      	mov	r2, sl
 8011cde:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011ce2:	9109      	str	r1, [sp, #36]	; 0x24
 8011ce4:	f7ff ff2f 	bl	8011b46 <__exponent>
 8011ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cea:	1813      	adds	r3, r2, r0
 8011cec:	2a01      	cmp	r2, #1
 8011cee:	4681      	mov	r9, r0
 8011cf0:	6123      	str	r3, [r4, #16]
 8011cf2:	dc02      	bgt.n	8011cfa <_printf_float+0x14e>
 8011cf4:	6822      	ldr	r2, [r4, #0]
 8011cf6:	07d1      	lsls	r1, r2, #31
 8011cf8:	d501      	bpl.n	8011cfe <_printf_float+0x152>
 8011cfa:	3301      	adds	r3, #1
 8011cfc:	6123      	str	r3, [r4, #16]
 8011cfe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d0a5      	beq.n	8011c52 <_printf_float+0xa6>
 8011d06:	232d      	movs	r3, #45	; 0x2d
 8011d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d0c:	e7a1      	b.n	8011c52 <_printf_float+0xa6>
 8011d0e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8011d12:	f000 8177 	beq.w	8012004 <_printf_float+0x458>
 8011d16:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011d1a:	d1bb      	bne.n	8011c94 <_printf_float+0xe8>
 8011d1c:	2900      	cmp	r1, #0
 8011d1e:	d1b9      	bne.n	8011c94 <_printf_float+0xe8>
 8011d20:	2301      	movs	r3, #1
 8011d22:	e7b6      	b.n	8011c92 <_printf_float+0xe6>
 8011d24:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8011d28:	d119      	bne.n	8011d5e <_printf_float+0x1b2>
 8011d2a:	2900      	cmp	r1, #0
 8011d2c:	6863      	ldr	r3, [r4, #4]
 8011d2e:	dd0c      	ble.n	8011d4a <_printf_float+0x19e>
 8011d30:	6121      	str	r1, [r4, #16]
 8011d32:	b913      	cbnz	r3, 8011d3a <_printf_float+0x18e>
 8011d34:	6822      	ldr	r2, [r4, #0]
 8011d36:	07d2      	lsls	r2, r2, #31
 8011d38:	d502      	bpl.n	8011d40 <_printf_float+0x194>
 8011d3a:	3301      	adds	r3, #1
 8011d3c:	440b      	add	r3, r1
 8011d3e:	6123      	str	r3, [r4, #16]
 8011d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d42:	65a3      	str	r3, [r4, #88]	; 0x58
 8011d44:	f04f 0900 	mov.w	r9, #0
 8011d48:	e7d9      	b.n	8011cfe <_printf_float+0x152>
 8011d4a:	b913      	cbnz	r3, 8011d52 <_printf_float+0x1a6>
 8011d4c:	6822      	ldr	r2, [r4, #0]
 8011d4e:	07d0      	lsls	r0, r2, #31
 8011d50:	d501      	bpl.n	8011d56 <_printf_float+0x1aa>
 8011d52:	3302      	adds	r3, #2
 8011d54:	e7f3      	b.n	8011d3e <_printf_float+0x192>
 8011d56:	2301      	movs	r3, #1
 8011d58:	e7f1      	b.n	8011d3e <_printf_float+0x192>
 8011d5a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011d5e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011d62:	4293      	cmp	r3, r2
 8011d64:	db05      	blt.n	8011d72 <_printf_float+0x1c6>
 8011d66:	6822      	ldr	r2, [r4, #0]
 8011d68:	6123      	str	r3, [r4, #16]
 8011d6a:	07d1      	lsls	r1, r2, #31
 8011d6c:	d5e8      	bpl.n	8011d40 <_printf_float+0x194>
 8011d6e:	3301      	adds	r3, #1
 8011d70:	e7e5      	b.n	8011d3e <_printf_float+0x192>
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	bfd4      	ite	le
 8011d76:	f1c3 0302 	rsble	r3, r3, #2
 8011d7a:	2301      	movgt	r3, #1
 8011d7c:	4413      	add	r3, r2
 8011d7e:	e7de      	b.n	8011d3e <_printf_float+0x192>
 8011d80:	6823      	ldr	r3, [r4, #0]
 8011d82:	055a      	lsls	r2, r3, #21
 8011d84:	d407      	bmi.n	8011d96 <_printf_float+0x1ea>
 8011d86:	6923      	ldr	r3, [r4, #16]
 8011d88:	4642      	mov	r2, r8
 8011d8a:	4631      	mov	r1, r6
 8011d8c:	4628      	mov	r0, r5
 8011d8e:	47b8      	blx	r7
 8011d90:	3001      	adds	r0, #1
 8011d92:	d12b      	bne.n	8011dec <_printf_float+0x240>
 8011d94:	e767      	b.n	8011c66 <_printf_float+0xba>
 8011d96:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011d9a:	f240 80dc 	bls.w	8011f56 <_printf_float+0x3aa>
 8011d9e:	2200      	movs	r2, #0
 8011da0:	2300      	movs	r3, #0
 8011da2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011da6:	f7ee fe67 	bl	8000a78 <__aeabi_dcmpeq>
 8011daa:	2800      	cmp	r0, #0
 8011dac:	d033      	beq.n	8011e16 <_printf_float+0x26a>
 8011dae:	2301      	movs	r3, #1
 8011db0:	4a41      	ldr	r2, [pc, #260]	; (8011eb8 <_printf_float+0x30c>)
 8011db2:	4631      	mov	r1, r6
 8011db4:	4628      	mov	r0, r5
 8011db6:	47b8      	blx	r7
 8011db8:	3001      	adds	r0, #1
 8011dba:	f43f af54 	beq.w	8011c66 <_printf_float+0xba>
 8011dbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	db02      	blt.n	8011dcc <_printf_float+0x220>
 8011dc6:	6823      	ldr	r3, [r4, #0]
 8011dc8:	07d8      	lsls	r0, r3, #31
 8011dca:	d50f      	bpl.n	8011dec <_printf_float+0x240>
 8011dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011dd0:	4631      	mov	r1, r6
 8011dd2:	4628      	mov	r0, r5
 8011dd4:	47b8      	blx	r7
 8011dd6:	3001      	adds	r0, #1
 8011dd8:	f43f af45 	beq.w	8011c66 <_printf_float+0xba>
 8011ddc:	f04f 0800 	mov.w	r8, #0
 8011de0:	f104 091a 	add.w	r9, r4, #26
 8011de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011de6:	3b01      	subs	r3, #1
 8011de8:	4543      	cmp	r3, r8
 8011dea:	dc09      	bgt.n	8011e00 <_printf_float+0x254>
 8011dec:	6823      	ldr	r3, [r4, #0]
 8011dee:	079b      	lsls	r3, r3, #30
 8011df0:	f100 8103 	bmi.w	8011ffa <_printf_float+0x44e>
 8011df4:	68e0      	ldr	r0, [r4, #12]
 8011df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011df8:	4298      	cmp	r0, r3
 8011dfa:	bfb8      	it	lt
 8011dfc:	4618      	movlt	r0, r3
 8011dfe:	e734      	b.n	8011c6a <_printf_float+0xbe>
 8011e00:	2301      	movs	r3, #1
 8011e02:	464a      	mov	r2, r9
 8011e04:	4631      	mov	r1, r6
 8011e06:	4628      	mov	r0, r5
 8011e08:	47b8      	blx	r7
 8011e0a:	3001      	adds	r0, #1
 8011e0c:	f43f af2b 	beq.w	8011c66 <_printf_float+0xba>
 8011e10:	f108 0801 	add.w	r8, r8, #1
 8011e14:	e7e6      	b.n	8011de4 <_printf_float+0x238>
 8011e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	dc2b      	bgt.n	8011e74 <_printf_float+0x2c8>
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	4a26      	ldr	r2, [pc, #152]	; (8011eb8 <_printf_float+0x30c>)
 8011e20:	4631      	mov	r1, r6
 8011e22:	4628      	mov	r0, r5
 8011e24:	47b8      	blx	r7
 8011e26:	3001      	adds	r0, #1
 8011e28:	f43f af1d 	beq.w	8011c66 <_printf_float+0xba>
 8011e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e2e:	b923      	cbnz	r3, 8011e3a <_printf_float+0x28e>
 8011e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e32:	b913      	cbnz	r3, 8011e3a <_printf_float+0x28e>
 8011e34:	6823      	ldr	r3, [r4, #0]
 8011e36:	07d9      	lsls	r1, r3, #31
 8011e38:	d5d8      	bpl.n	8011dec <_printf_float+0x240>
 8011e3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e3e:	4631      	mov	r1, r6
 8011e40:	4628      	mov	r0, r5
 8011e42:	47b8      	blx	r7
 8011e44:	3001      	adds	r0, #1
 8011e46:	f43f af0e 	beq.w	8011c66 <_printf_float+0xba>
 8011e4a:	f04f 0900 	mov.w	r9, #0
 8011e4e:	f104 0a1a 	add.w	sl, r4, #26
 8011e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e54:	425b      	negs	r3, r3
 8011e56:	454b      	cmp	r3, r9
 8011e58:	dc01      	bgt.n	8011e5e <_printf_float+0x2b2>
 8011e5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e5c:	e794      	b.n	8011d88 <_printf_float+0x1dc>
 8011e5e:	2301      	movs	r3, #1
 8011e60:	4652      	mov	r2, sl
 8011e62:	4631      	mov	r1, r6
 8011e64:	4628      	mov	r0, r5
 8011e66:	47b8      	blx	r7
 8011e68:	3001      	adds	r0, #1
 8011e6a:	f43f aefc 	beq.w	8011c66 <_printf_float+0xba>
 8011e6e:	f109 0901 	add.w	r9, r9, #1
 8011e72:	e7ee      	b.n	8011e52 <_printf_float+0x2a6>
 8011e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011e78:	429a      	cmp	r2, r3
 8011e7a:	bfa8      	it	ge
 8011e7c:	461a      	movge	r2, r3
 8011e7e:	2a00      	cmp	r2, #0
 8011e80:	4691      	mov	r9, r2
 8011e82:	dd07      	ble.n	8011e94 <_printf_float+0x2e8>
 8011e84:	4613      	mov	r3, r2
 8011e86:	4631      	mov	r1, r6
 8011e88:	4642      	mov	r2, r8
 8011e8a:	4628      	mov	r0, r5
 8011e8c:	47b8      	blx	r7
 8011e8e:	3001      	adds	r0, #1
 8011e90:	f43f aee9 	beq.w	8011c66 <_printf_float+0xba>
 8011e94:	f104 031a 	add.w	r3, r4, #26
 8011e98:	f04f 0b00 	mov.w	fp, #0
 8011e9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011ea0:	9306      	str	r3, [sp, #24]
 8011ea2:	e015      	b.n	8011ed0 <_printf_float+0x324>
 8011ea4:	7fefffff 	.word	0x7fefffff
 8011ea8:	0801613c 	.word	0x0801613c
 8011eac:	08016138 	.word	0x08016138
 8011eb0:	08016144 	.word	0x08016144
 8011eb4:	08016140 	.word	0x08016140
 8011eb8:	08016148 	.word	0x08016148
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	9a06      	ldr	r2, [sp, #24]
 8011ec0:	4631      	mov	r1, r6
 8011ec2:	4628      	mov	r0, r5
 8011ec4:	47b8      	blx	r7
 8011ec6:	3001      	adds	r0, #1
 8011ec8:	f43f aecd 	beq.w	8011c66 <_printf_float+0xba>
 8011ecc:	f10b 0b01 	add.w	fp, fp, #1
 8011ed0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011ed4:	ebaa 0309 	sub.w	r3, sl, r9
 8011ed8:	455b      	cmp	r3, fp
 8011eda:	dcef      	bgt.n	8011ebc <_printf_float+0x310>
 8011edc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	44d0      	add	r8, sl
 8011ee4:	db15      	blt.n	8011f12 <_printf_float+0x366>
 8011ee6:	6823      	ldr	r3, [r4, #0]
 8011ee8:	07da      	lsls	r2, r3, #31
 8011eea:	d412      	bmi.n	8011f12 <_printf_float+0x366>
 8011eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011eee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011ef0:	eba3 020a 	sub.w	r2, r3, sl
 8011ef4:	eba3 0a01 	sub.w	sl, r3, r1
 8011ef8:	4592      	cmp	sl, r2
 8011efa:	bfa8      	it	ge
 8011efc:	4692      	movge	sl, r2
 8011efe:	f1ba 0f00 	cmp.w	sl, #0
 8011f02:	dc0e      	bgt.n	8011f22 <_printf_float+0x376>
 8011f04:	f04f 0800 	mov.w	r8, #0
 8011f08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f0c:	f104 091a 	add.w	r9, r4, #26
 8011f10:	e019      	b.n	8011f46 <_printf_float+0x39a>
 8011f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f16:	4631      	mov	r1, r6
 8011f18:	4628      	mov	r0, r5
 8011f1a:	47b8      	blx	r7
 8011f1c:	3001      	adds	r0, #1
 8011f1e:	d1e5      	bne.n	8011eec <_printf_float+0x340>
 8011f20:	e6a1      	b.n	8011c66 <_printf_float+0xba>
 8011f22:	4653      	mov	r3, sl
 8011f24:	4642      	mov	r2, r8
 8011f26:	4631      	mov	r1, r6
 8011f28:	4628      	mov	r0, r5
 8011f2a:	47b8      	blx	r7
 8011f2c:	3001      	adds	r0, #1
 8011f2e:	d1e9      	bne.n	8011f04 <_printf_float+0x358>
 8011f30:	e699      	b.n	8011c66 <_printf_float+0xba>
 8011f32:	2301      	movs	r3, #1
 8011f34:	464a      	mov	r2, r9
 8011f36:	4631      	mov	r1, r6
 8011f38:	4628      	mov	r0, r5
 8011f3a:	47b8      	blx	r7
 8011f3c:	3001      	adds	r0, #1
 8011f3e:	f43f ae92 	beq.w	8011c66 <_printf_float+0xba>
 8011f42:	f108 0801 	add.w	r8, r8, #1
 8011f46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011f4a:	1a9b      	subs	r3, r3, r2
 8011f4c:	eba3 030a 	sub.w	r3, r3, sl
 8011f50:	4543      	cmp	r3, r8
 8011f52:	dcee      	bgt.n	8011f32 <_printf_float+0x386>
 8011f54:	e74a      	b.n	8011dec <_printf_float+0x240>
 8011f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f58:	2a01      	cmp	r2, #1
 8011f5a:	dc01      	bgt.n	8011f60 <_printf_float+0x3b4>
 8011f5c:	07db      	lsls	r3, r3, #31
 8011f5e:	d53a      	bpl.n	8011fd6 <_printf_float+0x42a>
 8011f60:	2301      	movs	r3, #1
 8011f62:	4642      	mov	r2, r8
 8011f64:	4631      	mov	r1, r6
 8011f66:	4628      	mov	r0, r5
 8011f68:	47b8      	blx	r7
 8011f6a:	3001      	adds	r0, #1
 8011f6c:	f43f ae7b 	beq.w	8011c66 <_printf_float+0xba>
 8011f70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f74:	4631      	mov	r1, r6
 8011f76:	4628      	mov	r0, r5
 8011f78:	47b8      	blx	r7
 8011f7a:	3001      	adds	r0, #1
 8011f7c:	f108 0801 	add.w	r8, r8, #1
 8011f80:	f43f ae71 	beq.w	8011c66 <_printf_float+0xba>
 8011f84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f86:	2200      	movs	r2, #0
 8011f88:	f103 3aff 	add.w	sl, r3, #4294967295
 8011f8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011f90:	2300      	movs	r3, #0
 8011f92:	f7ee fd71 	bl	8000a78 <__aeabi_dcmpeq>
 8011f96:	b9c8      	cbnz	r0, 8011fcc <_printf_float+0x420>
 8011f98:	4653      	mov	r3, sl
 8011f9a:	4642      	mov	r2, r8
 8011f9c:	4631      	mov	r1, r6
 8011f9e:	4628      	mov	r0, r5
 8011fa0:	47b8      	blx	r7
 8011fa2:	3001      	adds	r0, #1
 8011fa4:	d10e      	bne.n	8011fc4 <_printf_float+0x418>
 8011fa6:	e65e      	b.n	8011c66 <_printf_float+0xba>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	4652      	mov	r2, sl
 8011fac:	4631      	mov	r1, r6
 8011fae:	4628      	mov	r0, r5
 8011fb0:	47b8      	blx	r7
 8011fb2:	3001      	adds	r0, #1
 8011fb4:	f43f ae57 	beq.w	8011c66 <_printf_float+0xba>
 8011fb8:	f108 0801 	add.w	r8, r8, #1
 8011fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fbe:	3b01      	subs	r3, #1
 8011fc0:	4543      	cmp	r3, r8
 8011fc2:	dcf1      	bgt.n	8011fa8 <_printf_float+0x3fc>
 8011fc4:	464b      	mov	r3, r9
 8011fc6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011fca:	e6de      	b.n	8011d8a <_printf_float+0x1de>
 8011fcc:	f04f 0800 	mov.w	r8, #0
 8011fd0:	f104 0a1a 	add.w	sl, r4, #26
 8011fd4:	e7f2      	b.n	8011fbc <_printf_float+0x410>
 8011fd6:	2301      	movs	r3, #1
 8011fd8:	e7df      	b.n	8011f9a <_printf_float+0x3ee>
 8011fda:	2301      	movs	r3, #1
 8011fdc:	464a      	mov	r2, r9
 8011fde:	4631      	mov	r1, r6
 8011fe0:	4628      	mov	r0, r5
 8011fe2:	47b8      	blx	r7
 8011fe4:	3001      	adds	r0, #1
 8011fe6:	f43f ae3e 	beq.w	8011c66 <_printf_float+0xba>
 8011fea:	f108 0801 	add.w	r8, r8, #1
 8011fee:	68e3      	ldr	r3, [r4, #12]
 8011ff0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011ff2:	1a9b      	subs	r3, r3, r2
 8011ff4:	4543      	cmp	r3, r8
 8011ff6:	dcf0      	bgt.n	8011fda <_printf_float+0x42e>
 8011ff8:	e6fc      	b.n	8011df4 <_printf_float+0x248>
 8011ffa:	f04f 0800 	mov.w	r8, #0
 8011ffe:	f104 0919 	add.w	r9, r4, #25
 8012002:	e7f4      	b.n	8011fee <_printf_float+0x442>
 8012004:	2900      	cmp	r1, #0
 8012006:	f43f ae8b 	beq.w	8011d20 <_printf_float+0x174>
 801200a:	2300      	movs	r3, #0
 801200c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012010:	ab09      	add	r3, sp, #36	; 0x24
 8012012:	9300      	str	r3, [sp, #0]
 8012014:	ec49 8b10 	vmov	d0, r8, r9
 8012018:	6022      	str	r2, [r4, #0]
 801201a:	f8cd a004 	str.w	sl, [sp, #4]
 801201e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012022:	4628      	mov	r0, r5
 8012024:	f7ff fd2e 	bl	8011a84 <__cvt>
 8012028:	4680      	mov	r8, r0
 801202a:	e648      	b.n	8011cbe <_printf_float+0x112>

0801202c <_printf_common>:
 801202c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012030:	4691      	mov	r9, r2
 8012032:	461f      	mov	r7, r3
 8012034:	688a      	ldr	r2, [r1, #8]
 8012036:	690b      	ldr	r3, [r1, #16]
 8012038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801203c:	4293      	cmp	r3, r2
 801203e:	bfb8      	it	lt
 8012040:	4613      	movlt	r3, r2
 8012042:	f8c9 3000 	str.w	r3, [r9]
 8012046:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801204a:	4606      	mov	r6, r0
 801204c:	460c      	mov	r4, r1
 801204e:	b112      	cbz	r2, 8012056 <_printf_common+0x2a>
 8012050:	3301      	adds	r3, #1
 8012052:	f8c9 3000 	str.w	r3, [r9]
 8012056:	6823      	ldr	r3, [r4, #0]
 8012058:	0699      	lsls	r1, r3, #26
 801205a:	bf42      	ittt	mi
 801205c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012060:	3302      	addmi	r3, #2
 8012062:	f8c9 3000 	strmi.w	r3, [r9]
 8012066:	6825      	ldr	r5, [r4, #0]
 8012068:	f015 0506 	ands.w	r5, r5, #6
 801206c:	d107      	bne.n	801207e <_printf_common+0x52>
 801206e:	f104 0a19 	add.w	sl, r4, #25
 8012072:	68e3      	ldr	r3, [r4, #12]
 8012074:	f8d9 2000 	ldr.w	r2, [r9]
 8012078:	1a9b      	subs	r3, r3, r2
 801207a:	42ab      	cmp	r3, r5
 801207c:	dc28      	bgt.n	80120d0 <_printf_common+0xa4>
 801207e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012082:	6822      	ldr	r2, [r4, #0]
 8012084:	3300      	adds	r3, #0
 8012086:	bf18      	it	ne
 8012088:	2301      	movne	r3, #1
 801208a:	0692      	lsls	r2, r2, #26
 801208c:	d42d      	bmi.n	80120ea <_printf_common+0xbe>
 801208e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012092:	4639      	mov	r1, r7
 8012094:	4630      	mov	r0, r6
 8012096:	47c0      	blx	r8
 8012098:	3001      	adds	r0, #1
 801209a:	d020      	beq.n	80120de <_printf_common+0xb2>
 801209c:	6823      	ldr	r3, [r4, #0]
 801209e:	68e5      	ldr	r5, [r4, #12]
 80120a0:	f8d9 2000 	ldr.w	r2, [r9]
 80120a4:	f003 0306 	and.w	r3, r3, #6
 80120a8:	2b04      	cmp	r3, #4
 80120aa:	bf08      	it	eq
 80120ac:	1aad      	subeq	r5, r5, r2
 80120ae:	68a3      	ldr	r3, [r4, #8]
 80120b0:	6922      	ldr	r2, [r4, #16]
 80120b2:	bf0c      	ite	eq
 80120b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80120b8:	2500      	movne	r5, #0
 80120ba:	4293      	cmp	r3, r2
 80120bc:	bfc4      	itt	gt
 80120be:	1a9b      	subgt	r3, r3, r2
 80120c0:	18ed      	addgt	r5, r5, r3
 80120c2:	f04f 0900 	mov.w	r9, #0
 80120c6:	341a      	adds	r4, #26
 80120c8:	454d      	cmp	r5, r9
 80120ca:	d11a      	bne.n	8012102 <_printf_common+0xd6>
 80120cc:	2000      	movs	r0, #0
 80120ce:	e008      	b.n	80120e2 <_printf_common+0xb6>
 80120d0:	2301      	movs	r3, #1
 80120d2:	4652      	mov	r2, sl
 80120d4:	4639      	mov	r1, r7
 80120d6:	4630      	mov	r0, r6
 80120d8:	47c0      	blx	r8
 80120da:	3001      	adds	r0, #1
 80120dc:	d103      	bne.n	80120e6 <_printf_common+0xba>
 80120de:	f04f 30ff 	mov.w	r0, #4294967295
 80120e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120e6:	3501      	adds	r5, #1
 80120e8:	e7c3      	b.n	8012072 <_printf_common+0x46>
 80120ea:	18e1      	adds	r1, r4, r3
 80120ec:	1c5a      	adds	r2, r3, #1
 80120ee:	2030      	movs	r0, #48	; 0x30
 80120f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80120f4:	4422      	add	r2, r4
 80120f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80120fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80120fe:	3302      	adds	r3, #2
 8012100:	e7c5      	b.n	801208e <_printf_common+0x62>
 8012102:	2301      	movs	r3, #1
 8012104:	4622      	mov	r2, r4
 8012106:	4639      	mov	r1, r7
 8012108:	4630      	mov	r0, r6
 801210a:	47c0      	blx	r8
 801210c:	3001      	adds	r0, #1
 801210e:	d0e6      	beq.n	80120de <_printf_common+0xb2>
 8012110:	f109 0901 	add.w	r9, r9, #1
 8012114:	e7d8      	b.n	80120c8 <_printf_common+0x9c>
	...

08012118 <_printf_i>:
 8012118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801211c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012120:	460c      	mov	r4, r1
 8012122:	7e09      	ldrb	r1, [r1, #24]
 8012124:	b085      	sub	sp, #20
 8012126:	296e      	cmp	r1, #110	; 0x6e
 8012128:	4617      	mov	r7, r2
 801212a:	4606      	mov	r6, r0
 801212c:	4698      	mov	r8, r3
 801212e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012130:	f000 80b3 	beq.w	801229a <_printf_i+0x182>
 8012134:	d822      	bhi.n	801217c <_printf_i+0x64>
 8012136:	2963      	cmp	r1, #99	; 0x63
 8012138:	d036      	beq.n	80121a8 <_printf_i+0x90>
 801213a:	d80a      	bhi.n	8012152 <_printf_i+0x3a>
 801213c:	2900      	cmp	r1, #0
 801213e:	f000 80b9 	beq.w	80122b4 <_printf_i+0x19c>
 8012142:	2958      	cmp	r1, #88	; 0x58
 8012144:	f000 8083 	beq.w	801224e <_printf_i+0x136>
 8012148:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801214c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012150:	e032      	b.n	80121b8 <_printf_i+0xa0>
 8012152:	2964      	cmp	r1, #100	; 0x64
 8012154:	d001      	beq.n	801215a <_printf_i+0x42>
 8012156:	2969      	cmp	r1, #105	; 0x69
 8012158:	d1f6      	bne.n	8012148 <_printf_i+0x30>
 801215a:	6820      	ldr	r0, [r4, #0]
 801215c:	6813      	ldr	r3, [r2, #0]
 801215e:	0605      	lsls	r5, r0, #24
 8012160:	f103 0104 	add.w	r1, r3, #4
 8012164:	d52a      	bpl.n	80121bc <_printf_i+0xa4>
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	6011      	str	r1, [r2, #0]
 801216a:	2b00      	cmp	r3, #0
 801216c:	da03      	bge.n	8012176 <_printf_i+0x5e>
 801216e:	222d      	movs	r2, #45	; 0x2d
 8012170:	425b      	negs	r3, r3
 8012172:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012176:	486f      	ldr	r0, [pc, #444]	; (8012334 <_printf_i+0x21c>)
 8012178:	220a      	movs	r2, #10
 801217a:	e039      	b.n	80121f0 <_printf_i+0xd8>
 801217c:	2973      	cmp	r1, #115	; 0x73
 801217e:	f000 809d 	beq.w	80122bc <_printf_i+0x1a4>
 8012182:	d808      	bhi.n	8012196 <_printf_i+0x7e>
 8012184:	296f      	cmp	r1, #111	; 0x6f
 8012186:	d020      	beq.n	80121ca <_printf_i+0xb2>
 8012188:	2970      	cmp	r1, #112	; 0x70
 801218a:	d1dd      	bne.n	8012148 <_printf_i+0x30>
 801218c:	6823      	ldr	r3, [r4, #0]
 801218e:	f043 0320 	orr.w	r3, r3, #32
 8012192:	6023      	str	r3, [r4, #0]
 8012194:	e003      	b.n	801219e <_printf_i+0x86>
 8012196:	2975      	cmp	r1, #117	; 0x75
 8012198:	d017      	beq.n	80121ca <_printf_i+0xb2>
 801219a:	2978      	cmp	r1, #120	; 0x78
 801219c:	d1d4      	bne.n	8012148 <_printf_i+0x30>
 801219e:	2378      	movs	r3, #120	; 0x78
 80121a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80121a4:	4864      	ldr	r0, [pc, #400]	; (8012338 <_printf_i+0x220>)
 80121a6:	e055      	b.n	8012254 <_printf_i+0x13c>
 80121a8:	6813      	ldr	r3, [r2, #0]
 80121aa:	1d19      	adds	r1, r3, #4
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	6011      	str	r1, [r2, #0]
 80121b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80121b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80121b8:	2301      	movs	r3, #1
 80121ba:	e08c      	b.n	80122d6 <_printf_i+0x1be>
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	6011      	str	r1, [r2, #0]
 80121c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80121c4:	bf18      	it	ne
 80121c6:	b21b      	sxthne	r3, r3
 80121c8:	e7cf      	b.n	801216a <_printf_i+0x52>
 80121ca:	6813      	ldr	r3, [r2, #0]
 80121cc:	6825      	ldr	r5, [r4, #0]
 80121ce:	1d18      	adds	r0, r3, #4
 80121d0:	6010      	str	r0, [r2, #0]
 80121d2:	0628      	lsls	r0, r5, #24
 80121d4:	d501      	bpl.n	80121da <_printf_i+0xc2>
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	e002      	b.n	80121e0 <_printf_i+0xc8>
 80121da:	0668      	lsls	r0, r5, #25
 80121dc:	d5fb      	bpl.n	80121d6 <_printf_i+0xbe>
 80121de:	881b      	ldrh	r3, [r3, #0]
 80121e0:	4854      	ldr	r0, [pc, #336]	; (8012334 <_printf_i+0x21c>)
 80121e2:	296f      	cmp	r1, #111	; 0x6f
 80121e4:	bf14      	ite	ne
 80121e6:	220a      	movne	r2, #10
 80121e8:	2208      	moveq	r2, #8
 80121ea:	2100      	movs	r1, #0
 80121ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80121f0:	6865      	ldr	r5, [r4, #4]
 80121f2:	60a5      	str	r5, [r4, #8]
 80121f4:	2d00      	cmp	r5, #0
 80121f6:	f2c0 8095 	blt.w	8012324 <_printf_i+0x20c>
 80121fa:	6821      	ldr	r1, [r4, #0]
 80121fc:	f021 0104 	bic.w	r1, r1, #4
 8012200:	6021      	str	r1, [r4, #0]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d13d      	bne.n	8012282 <_printf_i+0x16a>
 8012206:	2d00      	cmp	r5, #0
 8012208:	f040 808e 	bne.w	8012328 <_printf_i+0x210>
 801220c:	4665      	mov	r5, ip
 801220e:	2a08      	cmp	r2, #8
 8012210:	d10b      	bne.n	801222a <_printf_i+0x112>
 8012212:	6823      	ldr	r3, [r4, #0]
 8012214:	07db      	lsls	r3, r3, #31
 8012216:	d508      	bpl.n	801222a <_printf_i+0x112>
 8012218:	6923      	ldr	r3, [r4, #16]
 801221a:	6862      	ldr	r2, [r4, #4]
 801221c:	429a      	cmp	r2, r3
 801221e:	bfde      	ittt	le
 8012220:	2330      	movle	r3, #48	; 0x30
 8012222:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012226:	f105 35ff 	addle.w	r5, r5, #4294967295
 801222a:	ebac 0305 	sub.w	r3, ip, r5
 801222e:	6123      	str	r3, [r4, #16]
 8012230:	f8cd 8000 	str.w	r8, [sp]
 8012234:	463b      	mov	r3, r7
 8012236:	aa03      	add	r2, sp, #12
 8012238:	4621      	mov	r1, r4
 801223a:	4630      	mov	r0, r6
 801223c:	f7ff fef6 	bl	801202c <_printf_common>
 8012240:	3001      	adds	r0, #1
 8012242:	d14d      	bne.n	80122e0 <_printf_i+0x1c8>
 8012244:	f04f 30ff 	mov.w	r0, #4294967295
 8012248:	b005      	add	sp, #20
 801224a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801224e:	4839      	ldr	r0, [pc, #228]	; (8012334 <_printf_i+0x21c>)
 8012250:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012254:	6813      	ldr	r3, [r2, #0]
 8012256:	6821      	ldr	r1, [r4, #0]
 8012258:	1d1d      	adds	r5, r3, #4
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	6015      	str	r5, [r2, #0]
 801225e:	060a      	lsls	r2, r1, #24
 8012260:	d50b      	bpl.n	801227a <_printf_i+0x162>
 8012262:	07ca      	lsls	r2, r1, #31
 8012264:	bf44      	itt	mi
 8012266:	f041 0120 	orrmi.w	r1, r1, #32
 801226a:	6021      	strmi	r1, [r4, #0]
 801226c:	b91b      	cbnz	r3, 8012276 <_printf_i+0x15e>
 801226e:	6822      	ldr	r2, [r4, #0]
 8012270:	f022 0220 	bic.w	r2, r2, #32
 8012274:	6022      	str	r2, [r4, #0]
 8012276:	2210      	movs	r2, #16
 8012278:	e7b7      	b.n	80121ea <_printf_i+0xd2>
 801227a:	064d      	lsls	r5, r1, #25
 801227c:	bf48      	it	mi
 801227e:	b29b      	uxthmi	r3, r3
 8012280:	e7ef      	b.n	8012262 <_printf_i+0x14a>
 8012282:	4665      	mov	r5, ip
 8012284:	fbb3 f1f2 	udiv	r1, r3, r2
 8012288:	fb02 3311 	mls	r3, r2, r1, r3
 801228c:	5cc3      	ldrb	r3, [r0, r3]
 801228e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012292:	460b      	mov	r3, r1
 8012294:	2900      	cmp	r1, #0
 8012296:	d1f5      	bne.n	8012284 <_printf_i+0x16c>
 8012298:	e7b9      	b.n	801220e <_printf_i+0xf6>
 801229a:	6813      	ldr	r3, [r2, #0]
 801229c:	6825      	ldr	r5, [r4, #0]
 801229e:	6961      	ldr	r1, [r4, #20]
 80122a0:	1d18      	adds	r0, r3, #4
 80122a2:	6010      	str	r0, [r2, #0]
 80122a4:	0628      	lsls	r0, r5, #24
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	d501      	bpl.n	80122ae <_printf_i+0x196>
 80122aa:	6019      	str	r1, [r3, #0]
 80122ac:	e002      	b.n	80122b4 <_printf_i+0x19c>
 80122ae:	066a      	lsls	r2, r5, #25
 80122b0:	d5fb      	bpl.n	80122aa <_printf_i+0x192>
 80122b2:	8019      	strh	r1, [r3, #0]
 80122b4:	2300      	movs	r3, #0
 80122b6:	6123      	str	r3, [r4, #16]
 80122b8:	4665      	mov	r5, ip
 80122ba:	e7b9      	b.n	8012230 <_printf_i+0x118>
 80122bc:	6813      	ldr	r3, [r2, #0]
 80122be:	1d19      	adds	r1, r3, #4
 80122c0:	6011      	str	r1, [r2, #0]
 80122c2:	681d      	ldr	r5, [r3, #0]
 80122c4:	6862      	ldr	r2, [r4, #4]
 80122c6:	2100      	movs	r1, #0
 80122c8:	4628      	mov	r0, r5
 80122ca:	f7ed ff61 	bl	8000190 <memchr>
 80122ce:	b108      	cbz	r0, 80122d4 <_printf_i+0x1bc>
 80122d0:	1b40      	subs	r0, r0, r5
 80122d2:	6060      	str	r0, [r4, #4]
 80122d4:	6863      	ldr	r3, [r4, #4]
 80122d6:	6123      	str	r3, [r4, #16]
 80122d8:	2300      	movs	r3, #0
 80122da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80122de:	e7a7      	b.n	8012230 <_printf_i+0x118>
 80122e0:	6923      	ldr	r3, [r4, #16]
 80122e2:	462a      	mov	r2, r5
 80122e4:	4639      	mov	r1, r7
 80122e6:	4630      	mov	r0, r6
 80122e8:	47c0      	blx	r8
 80122ea:	3001      	adds	r0, #1
 80122ec:	d0aa      	beq.n	8012244 <_printf_i+0x12c>
 80122ee:	6823      	ldr	r3, [r4, #0]
 80122f0:	079b      	lsls	r3, r3, #30
 80122f2:	d413      	bmi.n	801231c <_printf_i+0x204>
 80122f4:	68e0      	ldr	r0, [r4, #12]
 80122f6:	9b03      	ldr	r3, [sp, #12]
 80122f8:	4298      	cmp	r0, r3
 80122fa:	bfb8      	it	lt
 80122fc:	4618      	movlt	r0, r3
 80122fe:	e7a3      	b.n	8012248 <_printf_i+0x130>
 8012300:	2301      	movs	r3, #1
 8012302:	464a      	mov	r2, r9
 8012304:	4639      	mov	r1, r7
 8012306:	4630      	mov	r0, r6
 8012308:	47c0      	blx	r8
 801230a:	3001      	adds	r0, #1
 801230c:	d09a      	beq.n	8012244 <_printf_i+0x12c>
 801230e:	3501      	adds	r5, #1
 8012310:	68e3      	ldr	r3, [r4, #12]
 8012312:	9a03      	ldr	r2, [sp, #12]
 8012314:	1a9b      	subs	r3, r3, r2
 8012316:	42ab      	cmp	r3, r5
 8012318:	dcf2      	bgt.n	8012300 <_printf_i+0x1e8>
 801231a:	e7eb      	b.n	80122f4 <_printf_i+0x1dc>
 801231c:	2500      	movs	r5, #0
 801231e:	f104 0919 	add.w	r9, r4, #25
 8012322:	e7f5      	b.n	8012310 <_printf_i+0x1f8>
 8012324:	2b00      	cmp	r3, #0
 8012326:	d1ac      	bne.n	8012282 <_printf_i+0x16a>
 8012328:	7803      	ldrb	r3, [r0, #0]
 801232a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801232e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012332:	e76c      	b.n	801220e <_printf_i+0xf6>
 8012334:	0801614a 	.word	0x0801614a
 8012338:	0801615b 	.word	0x0801615b

0801233c <iprintf>:
 801233c:	b40f      	push	{r0, r1, r2, r3}
 801233e:	4b0a      	ldr	r3, [pc, #40]	; (8012368 <iprintf+0x2c>)
 8012340:	b513      	push	{r0, r1, r4, lr}
 8012342:	681c      	ldr	r4, [r3, #0]
 8012344:	b124      	cbz	r4, 8012350 <iprintf+0x14>
 8012346:	69a3      	ldr	r3, [r4, #24]
 8012348:	b913      	cbnz	r3, 8012350 <iprintf+0x14>
 801234a:	4620      	mov	r0, r4
 801234c:	f001 f8ac 	bl	80134a8 <__sinit>
 8012350:	ab05      	add	r3, sp, #20
 8012352:	9a04      	ldr	r2, [sp, #16]
 8012354:	68a1      	ldr	r1, [r4, #8]
 8012356:	9301      	str	r3, [sp, #4]
 8012358:	4620      	mov	r0, r4
 801235a:	f001 fe09 	bl	8013f70 <_vfiprintf_r>
 801235e:	b002      	add	sp, #8
 8012360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012364:	b004      	add	sp, #16
 8012366:	4770      	bx	lr
 8012368:	20000024 	.word	0x20000024

0801236c <_puts_r>:
 801236c:	b570      	push	{r4, r5, r6, lr}
 801236e:	460e      	mov	r6, r1
 8012370:	4605      	mov	r5, r0
 8012372:	b118      	cbz	r0, 801237c <_puts_r+0x10>
 8012374:	6983      	ldr	r3, [r0, #24]
 8012376:	b90b      	cbnz	r3, 801237c <_puts_r+0x10>
 8012378:	f001 f896 	bl	80134a8 <__sinit>
 801237c:	69ab      	ldr	r3, [r5, #24]
 801237e:	68ac      	ldr	r4, [r5, #8]
 8012380:	b913      	cbnz	r3, 8012388 <_puts_r+0x1c>
 8012382:	4628      	mov	r0, r5
 8012384:	f001 f890 	bl	80134a8 <__sinit>
 8012388:	4b23      	ldr	r3, [pc, #140]	; (8012418 <_puts_r+0xac>)
 801238a:	429c      	cmp	r4, r3
 801238c:	d117      	bne.n	80123be <_puts_r+0x52>
 801238e:	686c      	ldr	r4, [r5, #4]
 8012390:	89a3      	ldrh	r3, [r4, #12]
 8012392:	071b      	lsls	r3, r3, #28
 8012394:	d51d      	bpl.n	80123d2 <_puts_r+0x66>
 8012396:	6923      	ldr	r3, [r4, #16]
 8012398:	b1db      	cbz	r3, 80123d2 <_puts_r+0x66>
 801239a:	3e01      	subs	r6, #1
 801239c:	68a3      	ldr	r3, [r4, #8]
 801239e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80123a2:	3b01      	subs	r3, #1
 80123a4:	60a3      	str	r3, [r4, #8]
 80123a6:	b9e9      	cbnz	r1, 80123e4 <_puts_r+0x78>
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	da2e      	bge.n	801240a <_puts_r+0x9e>
 80123ac:	4622      	mov	r2, r4
 80123ae:	210a      	movs	r1, #10
 80123b0:	4628      	mov	r0, r5
 80123b2:	f000 f885 	bl	80124c0 <__swbuf_r>
 80123b6:	3001      	adds	r0, #1
 80123b8:	d011      	beq.n	80123de <_puts_r+0x72>
 80123ba:	200a      	movs	r0, #10
 80123bc:	e011      	b.n	80123e2 <_puts_r+0x76>
 80123be:	4b17      	ldr	r3, [pc, #92]	; (801241c <_puts_r+0xb0>)
 80123c0:	429c      	cmp	r4, r3
 80123c2:	d101      	bne.n	80123c8 <_puts_r+0x5c>
 80123c4:	68ac      	ldr	r4, [r5, #8]
 80123c6:	e7e3      	b.n	8012390 <_puts_r+0x24>
 80123c8:	4b15      	ldr	r3, [pc, #84]	; (8012420 <_puts_r+0xb4>)
 80123ca:	429c      	cmp	r4, r3
 80123cc:	bf08      	it	eq
 80123ce:	68ec      	ldreq	r4, [r5, #12]
 80123d0:	e7de      	b.n	8012390 <_puts_r+0x24>
 80123d2:	4621      	mov	r1, r4
 80123d4:	4628      	mov	r0, r5
 80123d6:	f000 f8c5 	bl	8012564 <__swsetup_r>
 80123da:	2800      	cmp	r0, #0
 80123dc:	d0dd      	beq.n	801239a <_puts_r+0x2e>
 80123de:	f04f 30ff 	mov.w	r0, #4294967295
 80123e2:	bd70      	pop	{r4, r5, r6, pc}
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	da04      	bge.n	80123f2 <_puts_r+0x86>
 80123e8:	69a2      	ldr	r2, [r4, #24]
 80123ea:	429a      	cmp	r2, r3
 80123ec:	dc06      	bgt.n	80123fc <_puts_r+0x90>
 80123ee:	290a      	cmp	r1, #10
 80123f0:	d004      	beq.n	80123fc <_puts_r+0x90>
 80123f2:	6823      	ldr	r3, [r4, #0]
 80123f4:	1c5a      	adds	r2, r3, #1
 80123f6:	6022      	str	r2, [r4, #0]
 80123f8:	7019      	strb	r1, [r3, #0]
 80123fa:	e7cf      	b.n	801239c <_puts_r+0x30>
 80123fc:	4622      	mov	r2, r4
 80123fe:	4628      	mov	r0, r5
 8012400:	f000 f85e 	bl	80124c0 <__swbuf_r>
 8012404:	3001      	adds	r0, #1
 8012406:	d1c9      	bne.n	801239c <_puts_r+0x30>
 8012408:	e7e9      	b.n	80123de <_puts_r+0x72>
 801240a:	6823      	ldr	r3, [r4, #0]
 801240c:	200a      	movs	r0, #10
 801240e:	1c5a      	adds	r2, r3, #1
 8012410:	6022      	str	r2, [r4, #0]
 8012412:	7018      	strb	r0, [r3, #0]
 8012414:	e7e5      	b.n	80123e2 <_puts_r+0x76>
 8012416:	bf00      	nop
 8012418:	0801619c 	.word	0x0801619c
 801241c:	080161bc 	.word	0x080161bc
 8012420:	0801617c 	.word	0x0801617c

08012424 <puts>:
 8012424:	4b02      	ldr	r3, [pc, #8]	; (8012430 <puts+0xc>)
 8012426:	4601      	mov	r1, r0
 8012428:	6818      	ldr	r0, [r3, #0]
 801242a:	f7ff bf9f 	b.w	801236c <_puts_r>
 801242e:	bf00      	nop
 8012430:	20000024 	.word	0x20000024

08012434 <_sbrk_r>:
 8012434:	b538      	push	{r3, r4, r5, lr}
 8012436:	4c06      	ldr	r4, [pc, #24]	; (8012450 <_sbrk_r+0x1c>)
 8012438:	2300      	movs	r3, #0
 801243a:	4605      	mov	r5, r0
 801243c:	4608      	mov	r0, r1
 801243e:	6023      	str	r3, [r4, #0]
 8012440:	f7f3 f9c0 	bl	80057c4 <_sbrk>
 8012444:	1c43      	adds	r3, r0, #1
 8012446:	d102      	bne.n	801244e <_sbrk_r+0x1a>
 8012448:	6823      	ldr	r3, [r4, #0]
 801244a:	b103      	cbz	r3, 801244e <_sbrk_r+0x1a>
 801244c:	602b      	str	r3, [r5, #0]
 801244e:	bd38      	pop	{r3, r4, r5, pc}
 8012450:	20005ed4 	.word	0x20005ed4

08012454 <siprintf>:
 8012454:	b40e      	push	{r1, r2, r3}
 8012456:	b500      	push	{lr}
 8012458:	b09c      	sub	sp, #112	; 0x70
 801245a:	ab1d      	add	r3, sp, #116	; 0x74
 801245c:	9002      	str	r0, [sp, #8]
 801245e:	9006      	str	r0, [sp, #24]
 8012460:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012464:	4809      	ldr	r0, [pc, #36]	; (801248c <siprintf+0x38>)
 8012466:	9107      	str	r1, [sp, #28]
 8012468:	9104      	str	r1, [sp, #16]
 801246a:	4909      	ldr	r1, [pc, #36]	; (8012490 <siprintf+0x3c>)
 801246c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012470:	9105      	str	r1, [sp, #20]
 8012472:	6800      	ldr	r0, [r0, #0]
 8012474:	9301      	str	r3, [sp, #4]
 8012476:	a902      	add	r1, sp, #8
 8012478:	f001 fc58 	bl	8013d2c <_svfiprintf_r>
 801247c:	9b02      	ldr	r3, [sp, #8]
 801247e:	2200      	movs	r2, #0
 8012480:	701a      	strb	r2, [r3, #0]
 8012482:	b01c      	add	sp, #112	; 0x70
 8012484:	f85d eb04 	ldr.w	lr, [sp], #4
 8012488:	b003      	add	sp, #12
 801248a:	4770      	bx	lr
 801248c:	20000024 	.word	0x20000024
 8012490:	ffff0208 	.word	0xffff0208

08012494 <strncpy>:
 8012494:	b570      	push	{r4, r5, r6, lr}
 8012496:	3901      	subs	r1, #1
 8012498:	4604      	mov	r4, r0
 801249a:	b902      	cbnz	r2, 801249e <strncpy+0xa>
 801249c:	bd70      	pop	{r4, r5, r6, pc}
 801249e:	4623      	mov	r3, r4
 80124a0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80124a4:	f803 5b01 	strb.w	r5, [r3], #1
 80124a8:	1e56      	subs	r6, r2, #1
 80124aa:	b92d      	cbnz	r5, 80124b8 <strncpy+0x24>
 80124ac:	4414      	add	r4, r2
 80124ae:	42a3      	cmp	r3, r4
 80124b0:	d0f4      	beq.n	801249c <strncpy+0x8>
 80124b2:	f803 5b01 	strb.w	r5, [r3], #1
 80124b6:	e7fa      	b.n	80124ae <strncpy+0x1a>
 80124b8:	461c      	mov	r4, r3
 80124ba:	4632      	mov	r2, r6
 80124bc:	e7ed      	b.n	801249a <strncpy+0x6>
	...

080124c0 <__swbuf_r>:
 80124c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124c2:	460e      	mov	r6, r1
 80124c4:	4614      	mov	r4, r2
 80124c6:	4605      	mov	r5, r0
 80124c8:	b118      	cbz	r0, 80124d2 <__swbuf_r+0x12>
 80124ca:	6983      	ldr	r3, [r0, #24]
 80124cc:	b90b      	cbnz	r3, 80124d2 <__swbuf_r+0x12>
 80124ce:	f000 ffeb 	bl	80134a8 <__sinit>
 80124d2:	4b21      	ldr	r3, [pc, #132]	; (8012558 <__swbuf_r+0x98>)
 80124d4:	429c      	cmp	r4, r3
 80124d6:	d12a      	bne.n	801252e <__swbuf_r+0x6e>
 80124d8:	686c      	ldr	r4, [r5, #4]
 80124da:	69a3      	ldr	r3, [r4, #24]
 80124dc:	60a3      	str	r3, [r4, #8]
 80124de:	89a3      	ldrh	r3, [r4, #12]
 80124e0:	071a      	lsls	r2, r3, #28
 80124e2:	d52e      	bpl.n	8012542 <__swbuf_r+0x82>
 80124e4:	6923      	ldr	r3, [r4, #16]
 80124e6:	b363      	cbz	r3, 8012542 <__swbuf_r+0x82>
 80124e8:	6923      	ldr	r3, [r4, #16]
 80124ea:	6820      	ldr	r0, [r4, #0]
 80124ec:	1ac0      	subs	r0, r0, r3
 80124ee:	6963      	ldr	r3, [r4, #20]
 80124f0:	b2f6      	uxtb	r6, r6
 80124f2:	4283      	cmp	r3, r0
 80124f4:	4637      	mov	r7, r6
 80124f6:	dc04      	bgt.n	8012502 <__swbuf_r+0x42>
 80124f8:	4621      	mov	r1, r4
 80124fa:	4628      	mov	r0, r5
 80124fc:	f000 ff6a 	bl	80133d4 <_fflush_r>
 8012500:	bb28      	cbnz	r0, 801254e <__swbuf_r+0x8e>
 8012502:	68a3      	ldr	r3, [r4, #8]
 8012504:	3b01      	subs	r3, #1
 8012506:	60a3      	str	r3, [r4, #8]
 8012508:	6823      	ldr	r3, [r4, #0]
 801250a:	1c5a      	adds	r2, r3, #1
 801250c:	6022      	str	r2, [r4, #0]
 801250e:	701e      	strb	r6, [r3, #0]
 8012510:	6963      	ldr	r3, [r4, #20]
 8012512:	3001      	adds	r0, #1
 8012514:	4283      	cmp	r3, r0
 8012516:	d004      	beq.n	8012522 <__swbuf_r+0x62>
 8012518:	89a3      	ldrh	r3, [r4, #12]
 801251a:	07db      	lsls	r3, r3, #31
 801251c:	d519      	bpl.n	8012552 <__swbuf_r+0x92>
 801251e:	2e0a      	cmp	r6, #10
 8012520:	d117      	bne.n	8012552 <__swbuf_r+0x92>
 8012522:	4621      	mov	r1, r4
 8012524:	4628      	mov	r0, r5
 8012526:	f000 ff55 	bl	80133d4 <_fflush_r>
 801252a:	b190      	cbz	r0, 8012552 <__swbuf_r+0x92>
 801252c:	e00f      	b.n	801254e <__swbuf_r+0x8e>
 801252e:	4b0b      	ldr	r3, [pc, #44]	; (801255c <__swbuf_r+0x9c>)
 8012530:	429c      	cmp	r4, r3
 8012532:	d101      	bne.n	8012538 <__swbuf_r+0x78>
 8012534:	68ac      	ldr	r4, [r5, #8]
 8012536:	e7d0      	b.n	80124da <__swbuf_r+0x1a>
 8012538:	4b09      	ldr	r3, [pc, #36]	; (8012560 <__swbuf_r+0xa0>)
 801253a:	429c      	cmp	r4, r3
 801253c:	bf08      	it	eq
 801253e:	68ec      	ldreq	r4, [r5, #12]
 8012540:	e7cb      	b.n	80124da <__swbuf_r+0x1a>
 8012542:	4621      	mov	r1, r4
 8012544:	4628      	mov	r0, r5
 8012546:	f000 f80d 	bl	8012564 <__swsetup_r>
 801254a:	2800      	cmp	r0, #0
 801254c:	d0cc      	beq.n	80124e8 <__swbuf_r+0x28>
 801254e:	f04f 37ff 	mov.w	r7, #4294967295
 8012552:	4638      	mov	r0, r7
 8012554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012556:	bf00      	nop
 8012558:	0801619c 	.word	0x0801619c
 801255c:	080161bc 	.word	0x080161bc
 8012560:	0801617c 	.word	0x0801617c

08012564 <__swsetup_r>:
 8012564:	4b32      	ldr	r3, [pc, #200]	; (8012630 <__swsetup_r+0xcc>)
 8012566:	b570      	push	{r4, r5, r6, lr}
 8012568:	681d      	ldr	r5, [r3, #0]
 801256a:	4606      	mov	r6, r0
 801256c:	460c      	mov	r4, r1
 801256e:	b125      	cbz	r5, 801257a <__swsetup_r+0x16>
 8012570:	69ab      	ldr	r3, [r5, #24]
 8012572:	b913      	cbnz	r3, 801257a <__swsetup_r+0x16>
 8012574:	4628      	mov	r0, r5
 8012576:	f000 ff97 	bl	80134a8 <__sinit>
 801257a:	4b2e      	ldr	r3, [pc, #184]	; (8012634 <__swsetup_r+0xd0>)
 801257c:	429c      	cmp	r4, r3
 801257e:	d10f      	bne.n	80125a0 <__swsetup_r+0x3c>
 8012580:	686c      	ldr	r4, [r5, #4]
 8012582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012586:	b29a      	uxth	r2, r3
 8012588:	0715      	lsls	r5, r2, #28
 801258a:	d42c      	bmi.n	80125e6 <__swsetup_r+0x82>
 801258c:	06d0      	lsls	r0, r2, #27
 801258e:	d411      	bmi.n	80125b4 <__swsetup_r+0x50>
 8012590:	2209      	movs	r2, #9
 8012592:	6032      	str	r2, [r6, #0]
 8012594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012598:	81a3      	strh	r3, [r4, #12]
 801259a:	f04f 30ff 	mov.w	r0, #4294967295
 801259e:	e03e      	b.n	801261e <__swsetup_r+0xba>
 80125a0:	4b25      	ldr	r3, [pc, #148]	; (8012638 <__swsetup_r+0xd4>)
 80125a2:	429c      	cmp	r4, r3
 80125a4:	d101      	bne.n	80125aa <__swsetup_r+0x46>
 80125a6:	68ac      	ldr	r4, [r5, #8]
 80125a8:	e7eb      	b.n	8012582 <__swsetup_r+0x1e>
 80125aa:	4b24      	ldr	r3, [pc, #144]	; (801263c <__swsetup_r+0xd8>)
 80125ac:	429c      	cmp	r4, r3
 80125ae:	bf08      	it	eq
 80125b0:	68ec      	ldreq	r4, [r5, #12]
 80125b2:	e7e6      	b.n	8012582 <__swsetup_r+0x1e>
 80125b4:	0751      	lsls	r1, r2, #29
 80125b6:	d512      	bpl.n	80125de <__swsetup_r+0x7a>
 80125b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80125ba:	b141      	cbz	r1, 80125ce <__swsetup_r+0x6a>
 80125bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80125c0:	4299      	cmp	r1, r3
 80125c2:	d002      	beq.n	80125ca <__swsetup_r+0x66>
 80125c4:	4630      	mov	r0, r6
 80125c6:	f7ff f9b5 	bl	8011934 <_free_r>
 80125ca:	2300      	movs	r3, #0
 80125cc:	6363      	str	r3, [r4, #52]	; 0x34
 80125ce:	89a3      	ldrh	r3, [r4, #12]
 80125d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80125d4:	81a3      	strh	r3, [r4, #12]
 80125d6:	2300      	movs	r3, #0
 80125d8:	6063      	str	r3, [r4, #4]
 80125da:	6923      	ldr	r3, [r4, #16]
 80125dc:	6023      	str	r3, [r4, #0]
 80125de:	89a3      	ldrh	r3, [r4, #12]
 80125e0:	f043 0308 	orr.w	r3, r3, #8
 80125e4:	81a3      	strh	r3, [r4, #12]
 80125e6:	6923      	ldr	r3, [r4, #16]
 80125e8:	b94b      	cbnz	r3, 80125fe <__swsetup_r+0x9a>
 80125ea:	89a3      	ldrh	r3, [r4, #12]
 80125ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80125f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80125f4:	d003      	beq.n	80125fe <__swsetup_r+0x9a>
 80125f6:	4621      	mov	r1, r4
 80125f8:	4630      	mov	r0, r6
 80125fa:	f001 f811 	bl	8013620 <__smakebuf_r>
 80125fe:	89a2      	ldrh	r2, [r4, #12]
 8012600:	f012 0301 	ands.w	r3, r2, #1
 8012604:	d00c      	beq.n	8012620 <__swsetup_r+0xbc>
 8012606:	2300      	movs	r3, #0
 8012608:	60a3      	str	r3, [r4, #8]
 801260a:	6963      	ldr	r3, [r4, #20]
 801260c:	425b      	negs	r3, r3
 801260e:	61a3      	str	r3, [r4, #24]
 8012610:	6923      	ldr	r3, [r4, #16]
 8012612:	b953      	cbnz	r3, 801262a <__swsetup_r+0xc6>
 8012614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012618:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801261c:	d1ba      	bne.n	8012594 <__swsetup_r+0x30>
 801261e:	bd70      	pop	{r4, r5, r6, pc}
 8012620:	0792      	lsls	r2, r2, #30
 8012622:	bf58      	it	pl
 8012624:	6963      	ldrpl	r3, [r4, #20]
 8012626:	60a3      	str	r3, [r4, #8]
 8012628:	e7f2      	b.n	8012610 <__swsetup_r+0xac>
 801262a:	2000      	movs	r0, #0
 801262c:	e7f7      	b.n	801261e <__swsetup_r+0xba>
 801262e:	bf00      	nop
 8012630:	20000024 	.word	0x20000024
 8012634:	0801619c 	.word	0x0801619c
 8012638:	080161bc 	.word	0x080161bc
 801263c:	0801617c 	.word	0x0801617c

08012640 <quorem>:
 8012640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012644:	6903      	ldr	r3, [r0, #16]
 8012646:	690c      	ldr	r4, [r1, #16]
 8012648:	42a3      	cmp	r3, r4
 801264a:	4680      	mov	r8, r0
 801264c:	f2c0 8082 	blt.w	8012754 <quorem+0x114>
 8012650:	3c01      	subs	r4, #1
 8012652:	f101 0714 	add.w	r7, r1, #20
 8012656:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801265a:	f100 0614 	add.w	r6, r0, #20
 801265e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012662:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012666:	eb06 030c 	add.w	r3, r6, ip
 801266a:	3501      	adds	r5, #1
 801266c:	eb07 090c 	add.w	r9, r7, ip
 8012670:	9301      	str	r3, [sp, #4]
 8012672:	fbb0 f5f5 	udiv	r5, r0, r5
 8012676:	b395      	cbz	r5, 80126de <quorem+0x9e>
 8012678:	f04f 0a00 	mov.w	sl, #0
 801267c:	4638      	mov	r0, r7
 801267e:	46b6      	mov	lr, r6
 8012680:	46d3      	mov	fp, sl
 8012682:	f850 2b04 	ldr.w	r2, [r0], #4
 8012686:	b293      	uxth	r3, r2
 8012688:	fb05 a303 	mla	r3, r5, r3, sl
 801268c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012690:	b29b      	uxth	r3, r3
 8012692:	ebab 0303 	sub.w	r3, fp, r3
 8012696:	0c12      	lsrs	r2, r2, #16
 8012698:	f8de b000 	ldr.w	fp, [lr]
 801269c:	fb05 a202 	mla	r2, r5, r2, sl
 80126a0:	fa13 f38b 	uxtah	r3, r3, fp
 80126a4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80126a8:	fa1f fb82 	uxth.w	fp, r2
 80126ac:	f8de 2000 	ldr.w	r2, [lr]
 80126b0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80126b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80126b8:	b29b      	uxth	r3, r3
 80126ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126be:	4581      	cmp	r9, r0
 80126c0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80126c4:	f84e 3b04 	str.w	r3, [lr], #4
 80126c8:	d2db      	bcs.n	8012682 <quorem+0x42>
 80126ca:	f856 300c 	ldr.w	r3, [r6, ip]
 80126ce:	b933      	cbnz	r3, 80126de <quorem+0x9e>
 80126d0:	9b01      	ldr	r3, [sp, #4]
 80126d2:	3b04      	subs	r3, #4
 80126d4:	429e      	cmp	r6, r3
 80126d6:	461a      	mov	r2, r3
 80126d8:	d330      	bcc.n	801273c <quorem+0xfc>
 80126da:	f8c8 4010 	str.w	r4, [r8, #16]
 80126de:	4640      	mov	r0, r8
 80126e0:	f001 f9f6 	bl	8013ad0 <__mcmp>
 80126e4:	2800      	cmp	r0, #0
 80126e6:	db25      	blt.n	8012734 <quorem+0xf4>
 80126e8:	3501      	adds	r5, #1
 80126ea:	4630      	mov	r0, r6
 80126ec:	f04f 0c00 	mov.w	ip, #0
 80126f0:	f857 2b04 	ldr.w	r2, [r7], #4
 80126f4:	f8d0 e000 	ldr.w	lr, [r0]
 80126f8:	b293      	uxth	r3, r2
 80126fa:	ebac 0303 	sub.w	r3, ip, r3
 80126fe:	0c12      	lsrs	r2, r2, #16
 8012700:	fa13 f38e 	uxtah	r3, r3, lr
 8012704:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012708:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801270c:	b29b      	uxth	r3, r3
 801270e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012712:	45b9      	cmp	r9, r7
 8012714:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012718:	f840 3b04 	str.w	r3, [r0], #4
 801271c:	d2e8      	bcs.n	80126f0 <quorem+0xb0>
 801271e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012722:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012726:	b92a      	cbnz	r2, 8012734 <quorem+0xf4>
 8012728:	3b04      	subs	r3, #4
 801272a:	429e      	cmp	r6, r3
 801272c:	461a      	mov	r2, r3
 801272e:	d30b      	bcc.n	8012748 <quorem+0x108>
 8012730:	f8c8 4010 	str.w	r4, [r8, #16]
 8012734:	4628      	mov	r0, r5
 8012736:	b003      	add	sp, #12
 8012738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801273c:	6812      	ldr	r2, [r2, #0]
 801273e:	3b04      	subs	r3, #4
 8012740:	2a00      	cmp	r2, #0
 8012742:	d1ca      	bne.n	80126da <quorem+0x9a>
 8012744:	3c01      	subs	r4, #1
 8012746:	e7c5      	b.n	80126d4 <quorem+0x94>
 8012748:	6812      	ldr	r2, [r2, #0]
 801274a:	3b04      	subs	r3, #4
 801274c:	2a00      	cmp	r2, #0
 801274e:	d1ef      	bne.n	8012730 <quorem+0xf0>
 8012750:	3c01      	subs	r4, #1
 8012752:	e7ea      	b.n	801272a <quorem+0xea>
 8012754:	2000      	movs	r0, #0
 8012756:	e7ee      	b.n	8012736 <quorem+0xf6>

08012758 <_dtoa_r>:
 8012758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801275c:	ec57 6b10 	vmov	r6, r7, d0
 8012760:	b097      	sub	sp, #92	; 0x5c
 8012762:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012764:	9106      	str	r1, [sp, #24]
 8012766:	4604      	mov	r4, r0
 8012768:	920b      	str	r2, [sp, #44]	; 0x2c
 801276a:	9312      	str	r3, [sp, #72]	; 0x48
 801276c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012770:	e9cd 6700 	strd	r6, r7, [sp]
 8012774:	b93d      	cbnz	r5, 8012786 <_dtoa_r+0x2e>
 8012776:	2010      	movs	r0, #16
 8012778:	f7ff f8c0 	bl	80118fc <malloc>
 801277c:	6260      	str	r0, [r4, #36]	; 0x24
 801277e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012782:	6005      	str	r5, [r0, #0]
 8012784:	60c5      	str	r5, [r0, #12]
 8012786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012788:	6819      	ldr	r1, [r3, #0]
 801278a:	b151      	cbz	r1, 80127a2 <_dtoa_r+0x4a>
 801278c:	685a      	ldr	r2, [r3, #4]
 801278e:	604a      	str	r2, [r1, #4]
 8012790:	2301      	movs	r3, #1
 8012792:	4093      	lsls	r3, r2
 8012794:	608b      	str	r3, [r1, #8]
 8012796:	4620      	mov	r0, r4
 8012798:	f000 ffb8 	bl	801370c <_Bfree>
 801279c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801279e:	2200      	movs	r2, #0
 80127a0:	601a      	str	r2, [r3, #0]
 80127a2:	1e3b      	subs	r3, r7, #0
 80127a4:	bfbb      	ittet	lt
 80127a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80127aa:	9301      	strlt	r3, [sp, #4]
 80127ac:	2300      	movge	r3, #0
 80127ae:	2201      	movlt	r2, #1
 80127b0:	bfac      	ite	ge
 80127b2:	f8c8 3000 	strge.w	r3, [r8]
 80127b6:	f8c8 2000 	strlt.w	r2, [r8]
 80127ba:	4baf      	ldr	r3, [pc, #700]	; (8012a78 <_dtoa_r+0x320>)
 80127bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80127c0:	ea33 0308 	bics.w	r3, r3, r8
 80127c4:	d114      	bne.n	80127f0 <_dtoa_r+0x98>
 80127c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80127c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80127cc:	6013      	str	r3, [r2, #0]
 80127ce:	9b00      	ldr	r3, [sp, #0]
 80127d0:	b923      	cbnz	r3, 80127dc <_dtoa_r+0x84>
 80127d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80127d6:	2800      	cmp	r0, #0
 80127d8:	f000 8542 	beq.w	8013260 <_dtoa_r+0xb08>
 80127dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80127de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8012a8c <_dtoa_r+0x334>
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	f000 8544 	beq.w	8013270 <_dtoa_r+0xb18>
 80127e8:	f10b 0303 	add.w	r3, fp, #3
 80127ec:	f000 bd3e 	b.w	801326c <_dtoa_r+0xb14>
 80127f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80127f4:	2200      	movs	r2, #0
 80127f6:	2300      	movs	r3, #0
 80127f8:	4630      	mov	r0, r6
 80127fa:	4639      	mov	r1, r7
 80127fc:	f7ee f93c 	bl	8000a78 <__aeabi_dcmpeq>
 8012800:	4681      	mov	r9, r0
 8012802:	b168      	cbz	r0, 8012820 <_dtoa_r+0xc8>
 8012804:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012806:	2301      	movs	r3, #1
 8012808:	6013      	str	r3, [r2, #0]
 801280a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801280c:	2b00      	cmp	r3, #0
 801280e:	f000 8524 	beq.w	801325a <_dtoa_r+0xb02>
 8012812:	4b9a      	ldr	r3, [pc, #616]	; (8012a7c <_dtoa_r+0x324>)
 8012814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012816:	f103 3bff 	add.w	fp, r3, #4294967295
 801281a:	6013      	str	r3, [r2, #0]
 801281c:	f000 bd28 	b.w	8013270 <_dtoa_r+0xb18>
 8012820:	aa14      	add	r2, sp, #80	; 0x50
 8012822:	a915      	add	r1, sp, #84	; 0x54
 8012824:	ec47 6b10 	vmov	d0, r6, r7
 8012828:	4620      	mov	r0, r4
 801282a:	f001 f9c8 	bl	8013bbe <__d2b>
 801282e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012832:	9004      	str	r0, [sp, #16]
 8012834:	2d00      	cmp	r5, #0
 8012836:	d07c      	beq.n	8012932 <_dtoa_r+0x1da>
 8012838:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801283c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012840:	46b2      	mov	sl, r6
 8012842:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8012846:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801284a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801284e:	2200      	movs	r2, #0
 8012850:	4b8b      	ldr	r3, [pc, #556]	; (8012a80 <_dtoa_r+0x328>)
 8012852:	4650      	mov	r0, sl
 8012854:	4659      	mov	r1, fp
 8012856:	f7ed fcef 	bl	8000238 <__aeabi_dsub>
 801285a:	a381      	add	r3, pc, #516	; (adr r3, 8012a60 <_dtoa_r+0x308>)
 801285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012860:	f7ed fea2 	bl	80005a8 <__aeabi_dmul>
 8012864:	a380      	add	r3, pc, #512	; (adr r3, 8012a68 <_dtoa_r+0x310>)
 8012866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801286a:	f7ed fce7 	bl	800023c <__adddf3>
 801286e:	4606      	mov	r6, r0
 8012870:	4628      	mov	r0, r5
 8012872:	460f      	mov	r7, r1
 8012874:	f7ed fe2e 	bl	80004d4 <__aeabi_i2d>
 8012878:	a37d      	add	r3, pc, #500	; (adr r3, 8012a70 <_dtoa_r+0x318>)
 801287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801287e:	f7ed fe93 	bl	80005a8 <__aeabi_dmul>
 8012882:	4602      	mov	r2, r0
 8012884:	460b      	mov	r3, r1
 8012886:	4630      	mov	r0, r6
 8012888:	4639      	mov	r1, r7
 801288a:	f7ed fcd7 	bl	800023c <__adddf3>
 801288e:	4606      	mov	r6, r0
 8012890:	460f      	mov	r7, r1
 8012892:	f7ee f939 	bl	8000b08 <__aeabi_d2iz>
 8012896:	2200      	movs	r2, #0
 8012898:	4682      	mov	sl, r0
 801289a:	2300      	movs	r3, #0
 801289c:	4630      	mov	r0, r6
 801289e:	4639      	mov	r1, r7
 80128a0:	f7ee f8f4 	bl	8000a8c <__aeabi_dcmplt>
 80128a4:	b148      	cbz	r0, 80128ba <_dtoa_r+0x162>
 80128a6:	4650      	mov	r0, sl
 80128a8:	f7ed fe14 	bl	80004d4 <__aeabi_i2d>
 80128ac:	4632      	mov	r2, r6
 80128ae:	463b      	mov	r3, r7
 80128b0:	f7ee f8e2 	bl	8000a78 <__aeabi_dcmpeq>
 80128b4:	b908      	cbnz	r0, 80128ba <_dtoa_r+0x162>
 80128b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80128ba:	f1ba 0f16 	cmp.w	sl, #22
 80128be:	d859      	bhi.n	8012974 <_dtoa_r+0x21c>
 80128c0:	4970      	ldr	r1, [pc, #448]	; (8012a84 <_dtoa_r+0x32c>)
 80128c2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80128c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128ce:	f7ee f8fb 	bl	8000ac8 <__aeabi_dcmpgt>
 80128d2:	2800      	cmp	r0, #0
 80128d4:	d050      	beq.n	8012978 <_dtoa_r+0x220>
 80128d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80128da:	2300      	movs	r3, #0
 80128dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80128de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80128e0:	1b5d      	subs	r5, r3, r5
 80128e2:	f1b5 0801 	subs.w	r8, r5, #1
 80128e6:	bf49      	itett	mi
 80128e8:	f1c5 0301 	rsbmi	r3, r5, #1
 80128ec:	2300      	movpl	r3, #0
 80128ee:	9305      	strmi	r3, [sp, #20]
 80128f0:	f04f 0800 	movmi.w	r8, #0
 80128f4:	bf58      	it	pl
 80128f6:	9305      	strpl	r3, [sp, #20]
 80128f8:	f1ba 0f00 	cmp.w	sl, #0
 80128fc:	db3e      	blt.n	801297c <_dtoa_r+0x224>
 80128fe:	2300      	movs	r3, #0
 8012900:	44d0      	add	r8, sl
 8012902:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012906:	9307      	str	r3, [sp, #28]
 8012908:	9b06      	ldr	r3, [sp, #24]
 801290a:	2b09      	cmp	r3, #9
 801290c:	f200 8090 	bhi.w	8012a30 <_dtoa_r+0x2d8>
 8012910:	2b05      	cmp	r3, #5
 8012912:	bfc4      	itt	gt
 8012914:	3b04      	subgt	r3, #4
 8012916:	9306      	strgt	r3, [sp, #24]
 8012918:	9b06      	ldr	r3, [sp, #24]
 801291a:	f1a3 0302 	sub.w	r3, r3, #2
 801291e:	bfcc      	ite	gt
 8012920:	2500      	movgt	r5, #0
 8012922:	2501      	movle	r5, #1
 8012924:	2b03      	cmp	r3, #3
 8012926:	f200 808f 	bhi.w	8012a48 <_dtoa_r+0x2f0>
 801292a:	e8df f003 	tbb	[pc, r3]
 801292e:	7f7d      	.short	0x7f7d
 8012930:	7131      	.short	0x7131
 8012932:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8012936:	441d      	add	r5, r3
 8012938:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801293c:	2820      	cmp	r0, #32
 801293e:	dd13      	ble.n	8012968 <_dtoa_r+0x210>
 8012940:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012944:	9b00      	ldr	r3, [sp, #0]
 8012946:	fa08 f800 	lsl.w	r8, r8, r0
 801294a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801294e:	fa23 f000 	lsr.w	r0, r3, r0
 8012952:	ea48 0000 	orr.w	r0, r8, r0
 8012956:	f7ed fdad 	bl	80004b4 <__aeabi_ui2d>
 801295a:	2301      	movs	r3, #1
 801295c:	4682      	mov	sl, r0
 801295e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012962:	3d01      	subs	r5, #1
 8012964:	9313      	str	r3, [sp, #76]	; 0x4c
 8012966:	e772      	b.n	801284e <_dtoa_r+0xf6>
 8012968:	9b00      	ldr	r3, [sp, #0]
 801296a:	f1c0 0020 	rsb	r0, r0, #32
 801296e:	fa03 f000 	lsl.w	r0, r3, r0
 8012972:	e7f0      	b.n	8012956 <_dtoa_r+0x1fe>
 8012974:	2301      	movs	r3, #1
 8012976:	e7b1      	b.n	80128dc <_dtoa_r+0x184>
 8012978:	900f      	str	r0, [sp, #60]	; 0x3c
 801297a:	e7b0      	b.n	80128de <_dtoa_r+0x186>
 801297c:	9b05      	ldr	r3, [sp, #20]
 801297e:	eba3 030a 	sub.w	r3, r3, sl
 8012982:	9305      	str	r3, [sp, #20]
 8012984:	f1ca 0300 	rsb	r3, sl, #0
 8012988:	9307      	str	r3, [sp, #28]
 801298a:	2300      	movs	r3, #0
 801298c:	930e      	str	r3, [sp, #56]	; 0x38
 801298e:	e7bb      	b.n	8012908 <_dtoa_r+0x1b0>
 8012990:	2301      	movs	r3, #1
 8012992:	930a      	str	r3, [sp, #40]	; 0x28
 8012994:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012996:	2b00      	cmp	r3, #0
 8012998:	dd59      	ble.n	8012a4e <_dtoa_r+0x2f6>
 801299a:	9302      	str	r3, [sp, #8]
 801299c:	4699      	mov	r9, r3
 801299e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80129a0:	2200      	movs	r2, #0
 80129a2:	6072      	str	r2, [r6, #4]
 80129a4:	2204      	movs	r2, #4
 80129a6:	f102 0014 	add.w	r0, r2, #20
 80129aa:	4298      	cmp	r0, r3
 80129ac:	6871      	ldr	r1, [r6, #4]
 80129ae:	d953      	bls.n	8012a58 <_dtoa_r+0x300>
 80129b0:	4620      	mov	r0, r4
 80129b2:	f000 fe77 	bl	80136a4 <_Balloc>
 80129b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80129b8:	6030      	str	r0, [r6, #0]
 80129ba:	f1b9 0f0e 	cmp.w	r9, #14
 80129be:	f8d3 b000 	ldr.w	fp, [r3]
 80129c2:	f200 80e6 	bhi.w	8012b92 <_dtoa_r+0x43a>
 80129c6:	2d00      	cmp	r5, #0
 80129c8:	f000 80e3 	beq.w	8012b92 <_dtoa_r+0x43a>
 80129cc:	ed9d 7b00 	vldr	d7, [sp]
 80129d0:	f1ba 0f00 	cmp.w	sl, #0
 80129d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80129d8:	dd74      	ble.n	8012ac4 <_dtoa_r+0x36c>
 80129da:	4a2a      	ldr	r2, [pc, #168]	; (8012a84 <_dtoa_r+0x32c>)
 80129dc:	f00a 030f 	and.w	r3, sl, #15
 80129e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80129e4:	ed93 7b00 	vldr	d7, [r3]
 80129e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80129ec:	06f0      	lsls	r0, r6, #27
 80129ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 80129f2:	d565      	bpl.n	8012ac0 <_dtoa_r+0x368>
 80129f4:	4b24      	ldr	r3, [pc, #144]	; (8012a88 <_dtoa_r+0x330>)
 80129f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80129fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80129fe:	f7ed fefd 	bl	80007fc <__aeabi_ddiv>
 8012a02:	e9cd 0100 	strd	r0, r1, [sp]
 8012a06:	f006 060f 	and.w	r6, r6, #15
 8012a0a:	2503      	movs	r5, #3
 8012a0c:	4f1e      	ldr	r7, [pc, #120]	; (8012a88 <_dtoa_r+0x330>)
 8012a0e:	e04c      	b.n	8012aaa <_dtoa_r+0x352>
 8012a10:	2301      	movs	r3, #1
 8012a12:	930a      	str	r3, [sp, #40]	; 0x28
 8012a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a16:	4453      	add	r3, sl
 8012a18:	f103 0901 	add.w	r9, r3, #1
 8012a1c:	9302      	str	r3, [sp, #8]
 8012a1e:	464b      	mov	r3, r9
 8012a20:	2b01      	cmp	r3, #1
 8012a22:	bfb8      	it	lt
 8012a24:	2301      	movlt	r3, #1
 8012a26:	e7ba      	b.n	801299e <_dtoa_r+0x246>
 8012a28:	2300      	movs	r3, #0
 8012a2a:	e7b2      	b.n	8012992 <_dtoa_r+0x23a>
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	e7f0      	b.n	8012a12 <_dtoa_r+0x2ba>
 8012a30:	2501      	movs	r5, #1
 8012a32:	2300      	movs	r3, #0
 8012a34:	9306      	str	r3, [sp, #24]
 8012a36:	950a      	str	r5, [sp, #40]	; 0x28
 8012a38:	f04f 33ff 	mov.w	r3, #4294967295
 8012a3c:	9302      	str	r3, [sp, #8]
 8012a3e:	4699      	mov	r9, r3
 8012a40:	2200      	movs	r2, #0
 8012a42:	2312      	movs	r3, #18
 8012a44:	920b      	str	r2, [sp, #44]	; 0x2c
 8012a46:	e7aa      	b.n	801299e <_dtoa_r+0x246>
 8012a48:	2301      	movs	r3, #1
 8012a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8012a4c:	e7f4      	b.n	8012a38 <_dtoa_r+0x2e0>
 8012a4e:	2301      	movs	r3, #1
 8012a50:	9302      	str	r3, [sp, #8]
 8012a52:	4699      	mov	r9, r3
 8012a54:	461a      	mov	r2, r3
 8012a56:	e7f5      	b.n	8012a44 <_dtoa_r+0x2ec>
 8012a58:	3101      	adds	r1, #1
 8012a5a:	6071      	str	r1, [r6, #4]
 8012a5c:	0052      	lsls	r2, r2, #1
 8012a5e:	e7a2      	b.n	80129a6 <_dtoa_r+0x24e>
 8012a60:	636f4361 	.word	0x636f4361
 8012a64:	3fd287a7 	.word	0x3fd287a7
 8012a68:	8b60c8b3 	.word	0x8b60c8b3
 8012a6c:	3fc68a28 	.word	0x3fc68a28
 8012a70:	509f79fb 	.word	0x509f79fb
 8012a74:	3fd34413 	.word	0x3fd34413
 8012a78:	7ff00000 	.word	0x7ff00000
 8012a7c:	08016149 	.word	0x08016149
 8012a80:	3ff80000 	.word	0x3ff80000
 8012a84:	08016208 	.word	0x08016208
 8012a88:	080161e0 	.word	0x080161e0
 8012a8c:	08016175 	.word	0x08016175
 8012a90:	07f1      	lsls	r1, r6, #31
 8012a92:	d508      	bpl.n	8012aa6 <_dtoa_r+0x34e>
 8012a94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012a9c:	f7ed fd84 	bl	80005a8 <__aeabi_dmul>
 8012aa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012aa4:	3501      	adds	r5, #1
 8012aa6:	1076      	asrs	r6, r6, #1
 8012aa8:	3708      	adds	r7, #8
 8012aaa:	2e00      	cmp	r6, #0
 8012aac:	d1f0      	bne.n	8012a90 <_dtoa_r+0x338>
 8012aae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012ab2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ab6:	f7ed fea1 	bl	80007fc <__aeabi_ddiv>
 8012aba:	e9cd 0100 	strd	r0, r1, [sp]
 8012abe:	e01a      	b.n	8012af6 <_dtoa_r+0x39e>
 8012ac0:	2502      	movs	r5, #2
 8012ac2:	e7a3      	b.n	8012a0c <_dtoa_r+0x2b4>
 8012ac4:	f000 80a0 	beq.w	8012c08 <_dtoa_r+0x4b0>
 8012ac8:	f1ca 0600 	rsb	r6, sl, #0
 8012acc:	4b9f      	ldr	r3, [pc, #636]	; (8012d4c <_dtoa_r+0x5f4>)
 8012ace:	4fa0      	ldr	r7, [pc, #640]	; (8012d50 <_dtoa_r+0x5f8>)
 8012ad0:	f006 020f 	and.w	r2, r6, #15
 8012ad4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012adc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012ae0:	f7ed fd62 	bl	80005a8 <__aeabi_dmul>
 8012ae4:	e9cd 0100 	strd	r0, r1, [sp]
 8012ae8:	1136      	asrs	r6, r6, #4
 8012aea:	2300      	movs	r3, #0
 8012aec:	2502      	movs	r5, #2
 8012aee:	2e00      	cmp	r6, #0
 8012af0:	d17f      	bne.n	8012bf2 <_dtoa_r+0x49a>
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d1e1      	bne.n	8012aba <_dtoa_r+0x362>
 8012af6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	f000 8087 	beq.w	8012c0c <_dtoa_r+0x4b4>
 8012afe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012b02:	2200      	movs	r2, #0
 8012b04:	4b93      	ldr	r3, [pc, #588]	; (8012d54 <_dtoa_r+0x5fc>)
 8012b06:	4630      	mov	r0, r6
 8012b08:	4639      	mov	r1, r7
 8012b0a:	f7ed ffbf 	bl	8000a8c <__aeabi_dcmplt>
 8012b0e:	2800      	cmp	r0, #0
 8012b10:	d07c      	beq.n	8012c0c <_dtoa_r+0x4b4>
 8012b12:	f1b9 0f00 	cmp.w	r9, #0
 8012b16:	d079      	beq.n	8012c0c <_dtoa_r+0x4b4>
 8012b18:	9b02      	ldr	r3, [sp, #8]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	dd35      	ble.n	8012b8a <_dtoa_r+0x432>
 8012b1e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012b22:	9308      	str	r3, [sp, #32]
 8012b24:	4639      	mov	r1, r7
 8012b26:	2200      	movs	r2, #0
 8012b28:	4b8b      	ldr	r3, [pc, #556]	; (8012d58 <_dtoa_r+0x600>)
 8012b2a:	4630      	mov	r0, r6
 8012b2c:	f7ed fd3c 	bl	80005a8 <__aeabi_dmul>
 8012b30:	e9cd 0100 	strd	r0, r1, [sp]
 8012b34:	9f02      	ldr	r7, [sp, #8]
 8012b36:	3501      	adds	r5, #1
 8012b38:	4628      	mov	r0, r5
 8012b3a:	f7ed fccb 	bl	80004d4 <__aeabi_i2d>
 8012b3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b42:	f7ed fd31 	bl	80005a8 <__aeabi_dmul>
 8012b46:	2200      	movs	r2, #0
 8012b48:	4b84      	ldr	r3, [pc, #528]	; (8012d5c <_dtoa_r+0x604>)
 8012b4a:	f7ed fb77 	bl	800023c <__adddf3>
 8012b4e:	4605      	mov	r5, r0
 8012b50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012b54:	2f00      	cmp	r7, #0
 8012b56:	d15d      	bne.n	8012c14 <_dtoa_r+0x4bc>
 8012b58:	2200      	movs	r2, #0
 8012b5a:	4b81      	ldr	r3, [pc, #516]	; (8012d60 <_dtoa_r+0x608>)
 8012b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b60:	f7ed fb6a 	bl	8000238 <__aeabi_dsub>
 8012b64:	462a      	mov	r2, r5
 8012b66:	4633      	mov	r3, r6
 8012b68:	e9cd 0100 	strd	r0, r1, [sp]
 8012b6c:	f7ed ffac 	bl	8000ac8 <__aeabi_dcmpgt>
 8012b70:	2800      	cmp	r0, #0
 8012b72:	f040 8288 	bne.w	8013086 <_dtoa_r+0x92e>
 8012b76:	462a      	mov	r2, r5
 8012b78:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012b7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b80:	f7ed ff84 	bl	8000a8c <__aeabi_dcmplt>
 8012b84:	2800      	cmp	r0, #0
 8012b86:	f040 827c 	bne.w	8013082 <_dtoa_r+0x92a>
 8012b8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012b8e:	e9cd 2300 	strd	r2, r3, [sp]
 8012b92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	f2c0 8150 	blt.w	8012e3a <_dtoa_r+0x6e2>
 8012b9a:	f1ba 0f0e 	cmp.w	sl, #14
 8012b9e:	f300 814c 	bgt.w	8012e3a <_dtoa_r+0x6e2>
 8012ba2:	4b6a      	ldr	r3, [pc, #424]	; (8012d4c <_dtoa_r+0x5f4>)
 8012ba4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012ba8:	ed93 7b00 	vldr	d7, [r3]
 8012bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012bb4:	f280 80d8 	bge.w	8012d68 <_dtoa_r+0x610>
 8012bb8:	f1b9 0f00 	cmp.w	r9, #0
 8012bbc:	f300 80d4 	bgt.w	8012d68 <_dtoa_r+0x610>
 8012bc0:	f040 825e 	bne.w	8013080 <_dtoa_r+0x928>
 8012bc4:	2200      	movs	r2, #0
 8012bc6:	4b66      	ldr	r3, [pc, #408]	; (8012d60 <_dtoa_r+0x608>)
 8012bc8:	ec51 0b17 	vmov	r0, r1, d7
 8012bcc:	f7ed fcec 	bl	80005a8 <__aeabi_dmul>
 8012bd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bd4:	f7ed ff6e 	bl	8000ab4 <__aeabi_dcmpge>
 8012bd8:	464f      	mov	r7, r9
 8012bda:	464e      	mov	r6, r9
 8012bdc:	2800      	cmp	r0, #0
 8012bde:	f040 8234 	bne.w	801304a <_dtoa_r+0x8f2>
 8012be2:	2331      	movs	r3, #49	; 0x31
 8012be4:	f10b 0501 	add.w	r5, fp, #1
 8012be8:	f88b 3000 	strb.w	r3, [fp]
 8012bec:	f10a 0a01 	add.w	sl, sl, #1
 8012bf0:	e22f      	b.n	8013052 <_dtoa_r+0x8fa>
 8012bf2:	07f2      	lsls	r2, r6, #31
 8012bf4:	d505      	bpl.n	8012c02 <_dtoa_r+0x4aa>
 8012bf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012bfa:	f7ed fcd5 	bl	80005a8 <__aeabi_dmul>
 8012bfe:	3501      	adds	r5, #1
 8012c00:	2301      	movs	r3, #1
 8012c02:	1076      	asrs	r6, r6, #1
 8012c04:	3708      	adds	r7, #8
 8012c06:	e772      	b.n	8012aee <_dtoa_r+0x396>
 8012c08:	2502      	movs	r5, #2
 8012c0a:	e774      	b.n	8012af6 <_dtoa_r+0x39e>
 8012c0c:	f8cd a020 	str.w	sl, [sp, #32]
 8012c10:	464f      	mov	r7, r9
 8012c12:	e791      	b.n	8012b38 <_dtoa_r+0x3e0>
 8012c14:	4b4d      	ldr	r3, [pc, #308]	; (8012d4c <_dtoa_r+0x5f4>)
 8012c16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012c1a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d047      	beq.n	8012cb4 <_dtoa_r+0x55c>
 8012c24:	4602      	mov	r2, r0
 8012c26:	460b      	mov	r3, r1
 8012c28:	2000      	movs	r0, #0
 8012c2a:	494e      	ldr	r1, [pc, #312]	; (8012d64 <_dtoa_r+0x60c>)
 8012c2c:	f7ed fde6 	bl	80007fc <__aeabi_ddiv>
 8012c30:	462a      	mov	r2, r5
 8012c32:	4633      	mov	r3, r6
 8012c34:	f7ed fb00 	bl	8000238 <__aeabi_dsub>
 8012c38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012c3c:	465d      	mov	r5, fp
 8012c3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c42:	f7ed ff61 	bl	8000b08 <__aeabi_d2iz>
 8012c46:	4606      	mov	r6, r0
 8012c48:	f7ed fc44 	bl	80004d4 <__aeabi_i2d>
 8012c4c:	4602      	mov	r2, r0
 8012c4e:	460b      	mov	r3, r1
 8012c50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c54:	f7ed faf0 	bl	8000238 <__aeabi_dsub>
 8012c58:	3630      	adds	r6, #48	; 0x30
 8012c5a:	f805 6b01 	strb.w	r6, [r5], #1
 8012c5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012c62:	e9cd 0100 	strd	r0, r1, [sp]
 8012c66:	f7ed ff11 	bl	8000a8c <__aeabi_dcmplt>
 8012c6a:	2800      	cmp	r0, #0
 8012c6c:	d163      	bne.n	8012d36 <_dtoa_r+0x5de>
 8012c6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c72:	2000      	movs	r0, #0
 8012c74:	4937      	ldr	r1, [pc, #220]	; (8012d54 <_dtoa_r+0x5fc>)
 8012c76:	f7ed fadf 	bl	8000238 <__aeabi_dsub>
 8012c7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012c7e:	f7ed ff05 	bl	8000a8c <__aeabi_dcmplt>
 8012c82:	2800      	cmp	r0, #0
 8012c84:	f040 80b7 	bne.w	8012df6 <_dtoa_r+0x69e>
 8012c88:	eba5 030b 	sub.w	r3, r5, fp
 8012c8c:	429f      	cmp	r7, r3
 8012c8e:	f77f af7c 	ble.w	8012b8a <_dtoa_r+0x432>
 8012c92:	2200      	movs	r2, #0
 8012c94:	4b30      	ldr	r3, [pc, #192]	; (8012d58 <_dtoa_r+0x600>)
 8012c96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c9a:	f7ed fc85 	bl	80005a8 <__aeabi_dmul>
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012ca4:	4b2c      	ldr	r3, [pc, #176]	; (8012d58 <_dtoa_r+0x600>)
 8012ca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012caa:	f7ed fc7d 	bl	80005a8 <__aeabi_dmul>
 8012cae:	e9cd 0100 	strd	r0, r1, [sp]
 8012cb2:	e7c4      	b.n	8012c3e <_dtoa_r+0x4e6>
 8012cb4:	462a      	mov	r2, r5
 8012cb6:	4633      	mov	r3, r6
 8012cb8:	f7ed fc76 	bl	80005a8 <__aeabi_dmul>
 8012cbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012cc0:	eb0b 0507 	add.w	r5, fp, r7
 8012cc4:	465e      	mov	r6, fp
 8012cc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cca:	f7ed ff1d 	bl	8000b08 <__aeabi_d2iz>
 8012cce:	4607      	mov	r7, r0
 8012cd0:	f7ed fc00 	bl	80004d4 <__aeabi_i2d>
 8012cd4:	3730      	adds	r7, #48	; 0x30
 8012cd6:	4602      	mov	r2, r0
 8012cd8:	460b      	mov	r3, r1
 8012cda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cde:	f7ed faab 	bl	8000238 <__aeabi_dsub>
 8012ce2:	f806 7b01 	strb.w	r7, [r6], #1
 8012ce6:	42ae      	cmp	r6, r5
 8012ce8:	e9cd 0100 	strd	r0, r1, [sp]
 8012cec:	f04f 0200 	mov.w	r2, #0
 8012cf0:	d126      	bne.n	8012d40 <_dtoa_r+0x5e8>
 8012cf2:	4b1c      	ldr	r3, [pc, #112]	; (8012d64 <_dtoa_r+0x60c>)
 8012cf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012cf8:	f7ed faa0 	bl	800023c <__adddf3>
 8012cfc:	4602      	mov	r2, r0
 8012cfe:	460b      	mov	r3, r1
 8012d00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d04:	f7ed fee0 	bl	8000ac8 <__aeabi_dcmpgt>
 8012d08:	2800      	cmp	r0, #0
 8012d0a:	d174      	bne.n	8012df6 <_dtoa_r+0x69e>
 8012d0c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012d10:	2000      	movs	r0, #0
 8012d12:	4914      	ldr	r1, [pc, #80]	; (8012d64 <_dtoa_r+0x60c>)
 8012d14:	f7ed fa90 	bl	8000238 <__aeabi_dsub>
 8012d18:	4602      	mov	r2, r0
 8012d1a:	460b      	mov	r3, r1
 8012d1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d20:	f7ed feb4 	bl	8000a8c <__aeabi_dcmplt>
 8012d24:	2800      	cmp	r0, #0
 8012d26:	f43f af30 	beq.w	8012b8a <_dtoa_r+0x432>
 8012d2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012d2e:	2b30      	cmp	r3, #48	; 0x30
 8012d30:	f105 32ff 	add.w	r2, r5, #4294967295
 8012d34:	d002      	beq.n	8012d3c <_dtoa_r+0x5e4>
 8012d36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012d3a:	e04a      	b.n	8012dd2 <_dtoa_r+0x67a>
 8012d3c:	4615      	mov	r5, r2
 8012d3e:	e7f4      	b.n	8012d2a <_dtoa_r+0x5d2>
 8012d40:	4b05      	ldr	r3, [pc, #20]	; (8012d58 <_dtoa_r+0x600>)
 8012d42:	f7ed fc31 	bl	80005a8 <__aeabi_dmul>
 8012d46:	e9cd 0100 	strd	r0, r1, [sp]
 8012d4a:	e7bc      	b.n	8012cc6 <_dtoa_r+0x56e>
 8012d4c:	08016208 	.word	0x08016208
 8012d50:	080161e0 	.word	0x080161e0
 8012d54:	3ff00000 	.word	0x3ff00000
 8012d58:	40240000 	.word	0x40240000
 8012d5c:	401c0000 	.word	0x401c0000
 8012d60:	40140000 	.word	0x40140000
 8012d64:	3fe00000 	.word	0x3fe00000
 8012d68:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012d6c:	465d      	mov	r5, fp
 8012d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012d72:	4630      	mov	r0, r6
 8012d74:	4639      	mov	r1, r7
 8012d76:	f7ed fd41 	bl	80007fc <__aeabi_ddiv>
 8012d7a:	f7ed fec5 	bl	8000b08 <__aeabi_d2iz>
 8012d7e:	4680      	mov	r8, r0
 8012d80:	f7ed fba8 	bl	80004d4 <__aeabi_i2d>
 8012d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012d88:	f7ed fc0e 	bl	80005a8 <__aeabi_dmul>
 8012d8c:	4602      	mov	r2, r0
 8012d8e:	460b      	mov	r3, r1
 8012d90:	4630      	mov	r0, r6
 8012d92:	4639      	mov	r1, r7
 8012d94:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012d98:	f7ed fa4e 	bl	8000238 <__aeabi_dsub>
 8012d9c:	f805 6b01 	strb.w	r6, [r5], #1
 8012da0:	eba5 060b 	sub.w	r6, r5, fp
 8012da4:	45b1      	cmp	r9, r6
 8012da6:	4602      	mov	r2, r0
 8012da8:	460b      	mov	r3, r1
 8012daa:	d139      	bne.n	8012e20 <_dtoa_r+0x6c8>
 8012dac:	f7ed fa46 	bl	800023c <__adddf3>
 8012db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012db4:	4606      	mov	r6, r0
 8012db6:	460f      	mov	r7, r1
 8012db8:	f7ed fe86 	bl	8000ac8 <__aeabi_dcmpgt>
 8012dbc:	b9c8      	cbnz	r0, 8012df2 <_dtoa_r+0x69a>
 8012dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012dc2:	4630      	mov	r0, r6
 8012dc4:	4639      	mov	r1, r7
 8012dc6:	f7ed fe57 	bl	8000a78 <__aeabi_dcmpeq>
 8012dca:	b110      	cbz	r0, 8012dd2 <_dtoa_r+0x67a>
 8012dcc:	f018 0f01 	tst.w	r8, #1
 8012dd0:	d10f      	bne.n	8012df2 <_dtoa_r+0x69a>
 8012dd2:	9904      	ldr	r1, [sp, #16]
 8012dd4:	4620      	mov	r0, r4
 8012dd6:	f000 fc99 	bl	801370c <_Bfree>
 8012dda:	2300      	movs	r3, #0
 8012ddc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012dde:	702b      	strb	r3, [r5, #0]
 8012de0:	f10a 0301 	add.w	r3, sl, #1
 8012de4:	6013      	str	r3, [r2, #0]
 8012de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	f000 8241 	beq.w	8013270 <_dtoa_r+0xb18>
 8012dee:	601d      	str	r5, [r3, #0]
 8012df0:	e23e      	b.n	8013270 <_dtoa_r+0xb18>
 8012df2:	f8cd a020 	str.w	sl, [sp, #32]
 8012df6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012dfa:	2a39      	cmp	r2, #57	; 0x39
 8012dfc:	f105 33ff 	add.w	r3, r5, #4294967295
 8012e00:	d108      	bne.n	8012e14 <_dtoa_r+0x6bc>
 8012e02:	459b      	cmp	fp, r3
 8012e04:	d10a      	bne.n	8012e1c <_dtoa_r+0x6c4>
 8012e06:	9b08      	ldr	r3, [sp, #32]
 8012e08:	3301      	adds	r3, #1
 8012e0a:	9308      	str	r3, [sp, #32]
 8012e0c:	2330      	movs	r3, #48	; 0x30
 8012e0e:	f88b 3000 	strb.w	r3, [fp]
 8012e12:	465b      	mov	r3, fp
 8012e14:	781a      	ldrb	r2, [r3, #0]
 8012e16:	3201      	adds	r2, #1
 8012e18:	701a      	strb	r2, [r3, #0]
 8012e1a:	e78c      	b.n	8012d36 <_dtoa_r+0x5de>
 8012e1c:	461d      	mov	r5, r3
 8012e1e:	e7ea      	b.n	8012df6 <_dtoa_r+0x69e>
 8012e20:	2200      	movs	r2, #0
 8012e22:	4b9b      	ldr	r3, [pc, #620]	; (8013090 <_dtoa_r+0x938>)
 8012e24:	f7ed fbc0 	bl	80005a8 <__aeabi_dmul>
 8012e28:	2200      	movs	r2, #0
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	4606      	mov	r6, r0
 8012e2e:	460f      	mov	r7, r1
 8012e30:	f7ed fe22 	bl	8000a78 <__aeabi_dcmpeq>
 8012e34:	2800      	cmp	r0, #0
 8012e36:	d09a      	beq.n	8012d6e <_dtoa_r+0x616>
 8012e38:	e7cb      	b.n	8012dd2 <_dtoa_r+0x67a>
 8012e3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e3c:	2a00      	cmp	r2, #0
 8012e3e:	f000 808b 	beq.w	8012f58 <_dtoa_r+0x800>
 8012e42:	9a06      	ldr	r2, [sp, #24]
 8012e44:	2a01      	cmp	r2, #1
 8012e46:	dc6e      	bgt.n	8012f26 <_dtoa_r+0x7ce>
 8012e48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012e4a:	2a00      	cmp	r2, #0
 8012e4c:	d067      	beq.n	8012f1e <_dtoa_r+0x7c6>
 8012e4e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012e52:	9f07      	ldr	r7, [sp, #28]
 8012e54:	9d05      	ldr	r5, [sp, #20]
 8012e56:	9a05      	ldr	r2, [sp, #20]
 8012e58:	2101      	movs	r1, #1
 8012e5a:	441a      	add	r2, r3
 8012e5c:	4620      	mov	r0, r4
 8012e5e:	9205      	str	r2, [sp, #20]
 8012e60:	4498      	add	r8, r3
 8012e62:	f000 fcf3 	bl	801384c <__i2b>
 8012e66:	4606      	mov	r6, r0
 8012e68:	2d00      	cmp	r5, #0
 8012e6a:	dd0c      	ble.n	8012e86 <_dtoa_r+0x72e>
 8012e6c:	f1b8 0f00 	cmp.w	r8, #0
 8012e70:	dd09      	ble.n	8012e86 <_dtoa_r+0x72e>
 8012e72:	4545      	cmp	r5, r8
 8012e74:	9a05      	ldr	r2, [sp, #20]
 8012e76:	462b      	mov	r3, r5
 8012e78:	bfa8      	it	ge
 8012e7a:	4643      	movge	r3, r8
 8012e7c:	1ad2      	subs	r2, r2, r3
 8012e7e:	9205      	str	r2, [sp, #20]
 8012e80:	1aed      	subs	r5, r5, r3
 8012e82:	eba8 0803 	sub.w	r8, r8, r3
 8012e86:	9b07      	ldr	r3, [sp, #28]
 8012e88:	b1eb      	cbz	r3, 8012ec6 <_dtoa_r+0x76e>
 8012e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d067      	beq.n	8012f60 <_dtoa_r+0x808>
 8012e90:	b18f      	cbz	r7, 8012eb6 <_dtoa_r+0x75e>
 8012e92:	4631      	mov	r1, r6
 8012e94:	463a      	mov	r2, r7
 8012e96:	4620      	mov	r0, r4
 8012e98:	f000 fd78 	bl	801398c <__pow5mult>
 8012e9c:	9a04      	ldr	r2, [sp, #16]
 8012e9e:	4601      	mov	r1, r0
 8012ea0:	4606      	mov	r6, r0
 8012ea2:	4620      	mov	r0, r4
 8012ea4:	f000 fcdb 	bl	801385e <__multiply>
 8012ea8:	9904      	ldr	r1, [sp, #16]
 8012eaa:	9008      	str	r0, [sp, #32]
 8012eac:	4620      	mov	r0, r4
 8012eae:	f000 fc2d 	bl	801370c <_Bfree>
 8012eb2:	9b08      	ldr	r3, [sp, #32]
 8012eb4:	9304      	str	r3, [sp, #16]
 8012eb6:	9b07      	ldr	r3, [sp, #28]
 8012eb8:	1bda      	subs	r2, r3, r7
 8012eba:	d004      	beq.n	8012ec6 <_dtoa_r+0x76e>
 8012ebc:	9904      	ldr	r1, [sp, #16]
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f000 fd64 	bl	801398c <__pow5mult>
 8012ec4:	9004      	str	r0, [sp, #16]
 8012ec6:	2101      	movs	r1, #1
 8012ec8:	4620      	mov	r0, r4
 8012eca:	f000 fcbf 	bl	801384c <__i2b>
 8012ece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012ed0:	4607      	mov	r7, r0
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	f000 81d0 	beq.w	8013278 <_dtoa_r+0xb20>
 8012ed8:	461a      	mov	r2, r3
 8012eda:	4601      	mov	r1, r0
 8012edc:	4620      	mov	r0, r4
 8012ede:	f000 fd55 	bl	801398c <__pow5mult>
 8012ee2:	9b06      	ldr	r3, [sp, #24]
 8012ee4:	2b01      	cmp	r3, #1
 8012ee6:	4607      	mov	r7, r0
 8012ee8:	dc40      	bgt.n	8012f6c <_dtoa_r+0x814>
 8012eea:	9b00      	ldr	r3, [sp, #0]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d139      	bne.n	8012f64 <_dtoa_r+0x80c>
 8012ef0:	9b01      	ldr	r3, [sp, #4]
 8012ef2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d136      	bne.n	8012f68 <_dtoa_r+0x810>
 8012efa:	9b01      	ldr	r3, [sp, #4]
 8012efc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f00:	0d1b      	lsrs	r3, r3, #20
 8012f02:	051b      	lsls	r3, r3, #20
 8012f04:	b12b      	cbz	r3, 8012f12 <_dtoa_r+0x7ba>
 8012f06:	9b05      	ldr	r3, [sp, #20]
 8012f08:	3301      	adds	r3, #1
 8012f0a:	9305      	str	r3, [sp, #20]
 8012f0c:	f108 0801 	add.w	r8, r8, #1
 8012f10:	2301      	movs	r3, #1
 8012f12:	9307      	str	r3, [sp, #28]
 8012f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d12a      	bne.n	8012f70 <_dtoa_r+0x818>
 8012f1a:	2001      	movs	r0, #1
 8012f1c:	e030      	b.n	8012f80 <_dtoa_r+0x828>
 8012f1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012f20:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012f24:	e795      	b.n	8012e52 <_dtoa_r+0x6fa>
 8012f26:	9b07      	ldr	r3, [sp, #28]
 8012f28:	f109 37ff 	add.w	r7, r9, #4294967295
 8012f2c:	42bb      	cmp	r3, r7
 8012f2e:	bfbf      	itttt	lt
 8012f30:	9b07      	ldrlt	r3, [sp, #28]
 8012f32:	9707      	strlt	r7, [sp, #28]
 8012f34:	1afa      	sublt	r2, r7, r3
 8012f36:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012f38:	bfbb      	ittet	lt
 8012f3a:	189b      	addlt	r3, r3, r2
 8012f3c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012f3e:	1bdf      	subge	r7, r3, r7
 8012f40:	2700      	movlt	r7, #0
 8012f42:	f1b9 0f00 	cmp.w	r9, #0
 8012f46:	bfb5      	itete	lt
 8012f48:	9b05      	ldrlt	r3, [sp, #20]
 8012f4a:	9d05      	ldrge	r5, [sp, #20]
 8012f4c:	eba3 0509 	sublt.w	r5, r3, r9
 8012f50:	464b      	movge	r3, r9
 8012f52:	bfb8      	it	lt
 8012f54:	2300      	movlt	r3, #0
 8012f56:	e77e      	b.n	8012e56 <_dtoa_r+0x6fe>
 8012f58:	9f07      	ldr	r7, [sp, #28]
 8012f5a:	9d05      	ldr	r5, [sp, #20]
 8012f5c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012f5e:	e783      	b.n	8012e68 <_dtoa_r+0x710>
 8012f60:	9a07      	ldr	r2, [sp, #28]
 8012f62:	e7ab      	b.n	8012ebc <_dtoa_r+0x764>
 8012f64:	2300      	movs	r3, #0
 8012f66:	e7d4      	b.n	8012f12 <_dtoa_r+0x7ba>
 8012f68:	9b00      	ldr	r3, [sp, #0]
 8012f6a:	e7d2      	b.n	8012f12 <_dtoa_r+0x7ba>
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	9307      	str	r3, [sp, #28]
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012f76:	6918      	ldr	r0, [r3, #16]
 8012f78:	f000 fc1a 	bl	80137b0 <__hi0bits>
 8012f7c:	f1c0 0020 	rsb	r0, r0, #32
 8012f80:	4440      	add	r0, r8
 8012f82:	f010 001f 	ands.w	r0, r0, #31
 8012f86:	d047      	beq.n	8013018 <_dtoa_r+0x8c0>
 8012f88:	f1c0 0320 	rsb	r3, r0, #32
 8012f8c:	2b04      	cmp	r3, #4
 8012f8e:	dd3b      	ble.n	8013008 <_dtoa_r+0x8b0>
 8012f90:	9b05      	ldr	r3, [sp, #20]
 8012f92:	f1c0 001c 	rsb	r0, r0, #28
 8012f96:	4403      	add	r3, r0
 8012f98:	9305      	str	r3, [sp, #20]
 8012f9a:	4405      	add	r5, r0
 8012f9c:	4480      	add	r8, r0
 8012f9e:	9b05      	ldr	r3, [sp, #20]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	dd05      	ble.n	8012fb0 <_dtoa_r+0x858>
 8012fa4:	461a      	mov	r2, r3
 8012fa6:	9904      	ldr	r1, [sp, #16]
 8012fa8:	4620      	mov	r0, r4
 8012faa:	f000 fd3d 	bl	8013a28 <__lshift>
 8012fae:	9004      	str	r0, [sp, #16]
 8012fb0:	f1b8 0f00 	cmp.w	r8, #0
 8012fb4:	dd05      	ble.n	8012fc2 <_dtoa_r+0x86a>
 8012fb6:	4639      	mov	r1, r7
 8012fb8:	4642      	mov	r2, r8
 8012fba:	4620      	mov	r0, r4
 8012fbc:	f000 fd34 	bl	8013a28 <__lshift>
 8012fc0:	4607      	mov	r7, r0
 8012fc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012fc4:	b353      	cbz	r3, 801301c <_dtoa_r+0x8c4>
 8012fc6:	4639      	mov	r1, r7
 8012fc8:	9804      	ldr	r0, [sp, #16]
 8012fca:	f000 fd81 	bl	8013ad0 <__mcmp>
 8012fce:	2800      	cmp	r0, #0
 8012fd0:	da24      	bge.n	801301c <_dtoa_r+0x8c4>
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	220a      	movs	r2, #10
 8012fd6:	9904      	ldr	r1, [sp, #16]
 8012fd8:	4620      	mov	r0, r4
 8012fda:	f000 fbae 	bl	801373a <__multadd>
 8012fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fe0:	9004      	str	r0, [sp, #16]
 8012fe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	f000 814d 	beq.w	8013286 <_dtoa_r+0xb2e>
 8012fec:	2300      	movs	r3, #0
 8012fee:	4631      	mov	r1, r6
 8012ff0:	220a      	movs	r2, #10
 8012ff2:	4620      	mov	r0, r4
 8012ff4:	f000 fba1 	bl	801373a <__multadd>
 8012ff8:	9b02      	ldr	r3, [sp, #8]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	4606      	mov	r6, r0
 8012ffe:	dc4f      	bgt.n	80130a0 <_dtoa_r+0x948>
 8013000:	9b06      	ldr	r3, [sp, #24]
 8013002:	2b02      	cmp	r3, #2
 8013004:	dd4c      	ble.n	80130a0 <_dtoa_r+0x948>
 8013006:	e011      	b.n	801302c <_dtoa_r+0x8d4>
 8013008:	d0c9      	beq.n	8012f9e <_dtoa_r+0x846>
 801300a:	9a05      	ldr	r2, [sp, #20]
 801300c:	331c      	adds	r3, #28
 801300e:	441a      	add	r2, r3
 8013010:	9205      	str	r2, [sp, #20]
 8013012:	441d      	add	r5, r3
 8013014:	4498      	add	r8, r3
 8013016:	e7c2      	b.n	8012f9e <_dtoa_r+0x846>
 8013018:	4603      	mov	r3, r0
 801301a:	e7f6      	b.n	801300a <_dtoa_r+0x8b2>
 801301c:	f1b9 0f00 	cmp.w	r9, #0
 8013020:	dc38      	bgt.n	8013094 <_dtoa_r+0x93c>
 8013022:	9b06      	ldr	r3, [sp, #24]
 8013024:	2b02      	cmp	r3, #2
 8013026:	dd35      	ble.n	8013094 <_dtoa_r+0x93c>
 8013028:	f8cd 9008 	str.w	r9, [sp, #8]
 801302c:	9b02      	ldr	r3, [sp, #8]
 801302e:	b963      	cbnz	r3, 801304a <_dtoa_r+0x8f2>
 8013030:	4639      	mov	r1, r7
 8013032:	2205      	movs	r2, #5
 8013034:	4620      	mov	r0, r4
 8013036:	f000 fb80 	bl	801373a <__multadd>
 801303a:	4601      	mov	r1, r0
 801303c:	4607      	mov	r7, r0
 801303e:	9804      	ldr	r0, [sp, #16]
 8013040:	f000 fd46 	bl	8013ad0 <__mcmp>
 8013044:	2800      	cmp	r0, #0
 8013046:	f73f adcc 	bgt.w	8012be2 <_dtoa_r+0x48a>
 801304a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801304c:	465d      	mov	r5, fp
 801304e:	ea6f 0a03 	mvn.w	sl, r3
 8013052:	f04f 0900 	mov.w	r9, #0
 8013056:	4639      	mov	r1, r7
 8013058:	4620      	mov	r0, r4
 801305a:	f000 fb57 	bl	801370c <_Bfree>
 801305e:	2e00      	cmp	r6, #0
 8013060:	f43f aeb7 	beq.w	8012dd2 <_dtoa_r+0x67a>
 8013064:	f1b9 0f00 	cmp.w	r9, #0
 8013068:	d005      	beq.n	8013076 <_dtoa_r+0x91e>
 801306a:	45b1      	cmp	r9, r6
 801306c:	d003      	beq.n	8013076 <_dtoa_r+0x91e>
 801306e:	4649      	mov	r1, r9
 8013070:	4620      	mov	r0, r4
 8013072:	f000 fb4b 	bl	801370c <_Bfree>
 8013076:	4631      	mov	r1, r6
 8013078:	4620      	mov	r0, r4
 801307a:	f000 fb47 	bl	801370c <_Bfree>
 801307e:	e6a8      	b.n	8012dd2 <_dtoa_r+0x67a>
 8013080:	2700      	movs	r7, #0
 8013082:	463e      	mov	r6, r7
 8013084:	e7e1      	b.n	801304a <_dtoa_r+0x8f2>
 8013086:	f8dd a020 	ldr.w	sl, [sp, #32]
 801308a:	463e      	mov	r6, r7
 801308c:	e5a9      	b.n	8012be2 <_dtoa_r+0x48a>
 801308e:	bf00      	nop
 8013090:	40240000 	.word	0x40240000
 8013094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013096:	f8cd 9008 	str.w	r9, [sp, #8]
 801309a:	2b00      	cmp	r3, #0
 801309c:	f000 80fa 	beq.w	8013294 <_dtoa_r+0xb3c>
 80130a0:	2d00      	cmp	r5, #0
 80130a2:	dd05      	ble.n	80130b0 <_dtoa_r+0x958>
 80130a4:	4631      	mov	r1, r6
 80130a6:	462a      	mov	r2, r5
 80130a8:	4620      	mov	r0, r4
 80130aa:	f000 fcbd 	bl	8013a28 <__lshift>
 80130ae:	4606      	mov	r6, r0
 80130b0:	9b07      	ldr	r3, [sp, #28]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d04c      	beq.n	8013150 <_dtoa_r+0x9f8>
 80130b6:	6871      	ldr	r1, [r6, #4]
 80130b8:	4620      	mov	r0, r4
 80130ba:	f000 faf3 	bl	80136a4 <_Balloc>
 80130be:	6932      	ldr	r2, [r6, #16]
 80130c0:	3202      	adds	r2, #2
 80130c2:	4605      	mov	r5, r0
 80130c4:	0092      	lsls	r2, r2, #2
 80130c6:	f106 010c 	add.w	r1, r6, #12
 80130ca:	300c      	adds	r0, #12
 80130cc:	f7fe fc1e 	bl	801190c <memcpy>
 80130d0:	2201      	movs	r2, #1
 80130d2:	4629      	mov	r1, r5
 80130d4:	4620      	mov	r0, r4
 80130d6:	f000 fca7 	bl	8013a28 <__lshift>
 80130da:	9b00      	ldr	r3, [sp, #0]
 80130dc:	f8cd b014 	str.w	fp, [sp, #20]
 80130e0:	f003 0301 	and.w	r3, r3, #1
 80130e4:	46b1      	mov	r9, r6
 80130e6:	9307      	str	r3, [sp, #28]
 80130e8:	4606      	mov	r6, r0
 80130ea:	4639      	mov	r1, r7
 80130ec:	9804      	ldr	r0, [sp, #16]
 80130ee:	f7ff faa7 	bl	8012640 <quorem>
 80130f2:	4649      	mov	r1, r9
 80130f4:	4605      	mov	r5, r0
 80130f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80130fa:	9804      	ldr	r0, [sp, #16]
 80130fc:	f000 fce8 	bl	8013ad0 <__mcmp>
 8013100:	4632      	mov	r2, r6
 8013102:	9000      	str	r0, [sp, #0]
 8013104:	4639      	mov	r1, r7
 8013106:	4620      	mov	r0, r4
 8013108:	f000 fcfc 	bl	8013b04 <__mdiff>
 801310c:	68c3      	ldr	r3, [r0, #12]
 801310e:	4602      	mov	r2, r0
 8013110:	bb03      	cbnz	r3, 8013154 <_dtoa_r+0x9fc>
 8013112:	4601      	mov	r1, r0
 8013114:	9008      	str	r0, [sp, #32]
 8013116:	9804      	ldr	r0, [sp, #16]
 8013118:	f000 fcda 	bl	8013ad0 <__mcmp>
 801311c:	9a08      	ldr	r2, [sp, #32]
 801311e:	4603      	mov	r3, r0
 8013120:	4611      	mov	r1, r2
 8013122:	4620      	mov	r0, r4
 8013124:	9308      	str	r3, [sp, #32]
 8013126:	f000 faf1 	bl	801370c <_Bfree>
 801312a:	9b08      	ldr	r3, [sp, #32]
 801312c:	b9a3      	cbnz	r3, 8013158 <_dtoa_r+0xa00>
 801312e:	9a06      	ldr	r2, [sp, #24]
 8013130:	b992      	cbnz	r2, 8013158 <_dtoa_r+0xa00>
 8013132:	9a07      	ldr	r2, [sp, #28]
 8013134:	b982      	cbnz	r2, 8013158 <_dtoa_r+0xa00>
 8013136:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801313a:	d029      	beq.n	8013190 <_dtoa_r+0xa38>
 801313c:	9b00      	ldr	r3, [sp, #0]
 801313e:	2b00      	cmp	r3, #0
 8013140:	dd01      	ble.n	8013146 <_dtoa_r+0x9ee>
 8013142:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8013146:	9b05      	ldr	r3, [sp, #20]
 8013148:	1c5d      	adds	r5, r3, #1
 801314a:	f883 8000 	strb.w	r8, [r3]
 801314e:	e782      	b.n	8013056 <_dtoa_r+0x8fe>
 8013150:	4630      	mov	r0, r6
 8013152:	e7c2      	b.n	80130da <_dtoa_r+0x982>
 8013154:	2301      	movs	r3, #1
 8013156:	e7e3      	b.n	8013120 <_dtoa_r+0x9c8>
 8013158:	9a00      	ldr	r2, [sp, #0]
 801315a:	2a00      	cmp	r2, #0
 801315c:	db04      	blt.n	8013168 <_dtoa_r+0xa10>
 801315e:	d125      	bne.n	80131ac <_dtoa_r+0xa54>
 8013160:	9a06      	ldr	r2, [sp, #24]
 8013162:	bb1a      	cbnz	r2, 80131ac <_dtoa_r+0xa54>
 8013164:	9a07      	ldr	r2, [sp, #28]
 8013166:	bb0a      	cbnz	r2, 80131ac <_dtoa_r+0xa54>
 8013168:	2b00      	cmp	r3, #0
 801316a:	ddec      	ble.n	8013146 <_dtoa_r+0x9ee>
 801316c:	2201      	movs	r2, #1
 801316e:	9904      	ldr	r1, [sp, #16]
 8013170:	4620      	mov	r0, r4
 8013172:	f000 fc59 	bl	8013a28 <__lshift>
 8013176:	4639      	mov	r1, r7
 8013178:	9004      	str	r0, [sp, #16]
 801317a:	f000 fca9 	bl	8013ad0 <__mcmp>
 801317e:	2800      	cmp	r0, #0
 8013180:	dc03      	bgt.n	801318a <_dtoa_r+0xa32>
 8013182:	d1e0      	bne.n	8013146 <_dtoa_r+0x9ee>
 8013184:	f018 0f01 	tst.w	r8, #1
 8013188:	d0dd      	beq.n	8013146 <_dtoa_r+0x9ee>
 801318a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801318e:	d1d8      	bne.n	8013142 <_dtoa_r+0x9ea>
 8013190:	9b05      	ldr	r3, [sp, #20]
 8013192:	9a05      	ldr	r2, [sp, #20]
 8013194:	1c5d      	adds	r5, r3, #1
 8013196:	2339      	movs	r3, #57	; 0x39
 8013198:	7013      	strb	r3, [r2, #0]
 801319a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801319e:	2b39      	cmp	r3, #57	; 0x39
 80131a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80131a4:	d04f      	beq.n	8013246 <_dtoa_r+0xaee>
 80131a6:	3301      	adds	r3, #1
 80131a8:	7013      	strb	r3, [r2, #0]
 80131aa:	e754      	b.n	8013056 <_dtoa_r+0x8fe>
 80131ac:	9a05      	ldr	r2, [sp, #20]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	f102 0501 	add.w	r5, r2, #1
 80131b4:	dd06      	ble.n	80131c4 <_dtoa_r+0xa6c>
 80131b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80131ba:	d0e9      	beq.n	8013190 <_dtoa_r+0xa38>
 80131bc:	f108 0801 	add.w	r8, r8, #1
 80131c0:	9b05      	ldr	r3, [sp, #20]
 80131c2:	e7c2      	b.n	801314a <_dtoa_r+0x9f2>
 80131c4:	9a02      	ldr	r2, [sp, #8]
 80131c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80131ca:	eba5 030b 	sub.w	r3, r5, fp
 80131ce:	4293      	cmp	r3, r2
 80131d0:	d021      	beq.n	8013216 <_dtoa_r+0xabe>
 80131d2:	2300      	movs	r3, #0
 80131d4:	220a      	movs	r2, #10
 80131d6:	9904      	ldr	r1, [sp, #16]
 80131d8:	4620      	mov	r0, r4
 80131da:	f000 faae 	bl	801373a <__multadd>
 80131de:	45b1      	cmp	r9, r6
 80131e0:	9004      	str	r0, [sp, #16]
 80131e2:	f04f 0300 	mov.w	r3, #0
 80131e6:	f04f 020a 	mov.w	r2, #10
 80131ea:	4649      	mov	r1, r9
 80131ec:	4620      	mov	r0, r4
 80131ee:	d105      	bne.n	80131fc <_dtoa_r+0xaa4>
 80131f0:	f000 faa3 	bl	801373a <__multadd>
 80131f4:	4681      	mov	r9, r0
 80131f6:	4606      	mov	r6, r0
 80131f8:	9505      	str	r5, [sp, #20]
 80131fa:	e776      	b.n	80130ea <_dtoa_r+0x992>
 80131fc:	f000 fa9d 	bl	801373a <__multadd>
 8013200:	4631      	mov	r1, r6
 8013202:	4681      	mov	r9, r0
 8013204:	2300      	movs	r3, #0
 8013206:	220a      	movs	r2, #10
 8013208:	4620      	mov	r0, r4
 801320a:	f000 fa96 	bl	801373a <__multadd>
 801320e:	4606      	mov	r6, r0
 8013210:	e7f2      	b.n	80131f8 <_dtoa_r+0xaa0>
 8013212:	f04f 0900 	mov.w	r9, #0
 8013216:	2201      	movs	r2, #1
 8013218:	9904      	ldr	r1, [sp, #16]
 801321a:	4620      	mov	r0, r4
 801321c:	f000 fc04 	bl	8013a28 <__lshift>
 8013220:	4639      	mov	r1, r7
 8013222:	9004      	str	r0, [sp, #16]
 8013224:	f000 fc54 	bl	8013ad0 <__mcmp>
 8013228:	2800      	cmp	r0, #0
 801322a:	dcb6      	bgt.n	801319a <_dtoa_r+0xa42>
 801322c:	d102      	bne.n	8013234 <_dtoa_r+0xadc>
 801322e:	f018 0f01 	tst.w	r8, #1
 8013232:	d1b2      	bne.n	801319a <_dtoa_r+0xa42>
 8013234:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013238:	2b30      	cmp	r3, #48	; 0x30
 801323a:	f105 32ff 	add.w	r2, r5, #4294967295
 801323e:	f47f af0a 	bne.w	8013056 <_dtoa_r+0x8fe>
 8013242:	4615      	mov	r5, r2
 8013244:	e7f6      	b.n	8013234 <_dtoa_r+0xadc>
 8013246:	4593      	cmp	fp, r2
 8013248:	d105      	bne.n	8013256 <_dtoa_r+0xafe>
 801324a:	2331      	movs	r3, #49	; 0x31
 801324c:	f10a 0a01 	add.w	sl, sl, #1
 8013250:	f88b 3000 	strb.w	r3, [fp]
 8013254:	e6ff      	b.n	8013056 <_dtoa_r+0x8fe>
 8013256:	4615      	mov	r5, r2
 8013258:	e79f      	b.n	801319a <_dtoa_r+0xa42>
 801325a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80132c0 <_dtoa_r+0xb68>
 801325e:	e007      	b.n	8013270 <_dtoa_r+0xb18>
 8013260:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013262:	f8df b060 	ldr.w	fp, [pc, #96]	; 80132c4 <_dtoa_r+0xb6c>
 8013266:	b11b      	cbz	r3, 8013270 <_dtoa_r+0xb18>
 8013268:	f10b 0308 	add.w	r3, fp, #8
 801326c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801326e:	6013      	str	r3, [r2, #0]
 8013270:	4658      	mov	r0, fp
 8013272:	b017      	add	sp, #92	; 0x5c
 8013274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013278:	9b06      	ldr	r3, [sp, #24]
 801327a:	2b01      	cmp	r3, #1
 801327c:	f77f ae35 	ble.w	8012eea <_dtoa_r+0x792>
 8013280:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013282:	9307      	str	r3, [sp, #28]
 8013284:	e649      	b.n	8012f1a <_dtoa_r+0x7c2>
 8013286:	9b02      	ldr	r3, [sp, #8]
 8013288:	2b00      	cmp	r3, #0
 801328a:	dc03      	bgt.n	8013294 <_dtoa_r+0xb3c>
 801328c:	9b06      	ldr	r3, [sp, #24]
 801328e:	2b02      	cmp	r3, #2
 8013290:	f73f aecc 	bgt.w	801302c <_dtoa_r+0x8d4>
 8013294:	465d      	mov	r5, fp
 8013296:	4639      	mov	r1, r7
 8013298:	9804      	ldr	r0, [sp, #16]
 801329a:	f7ff f9d1 	bl	8012640 <quorem>
 801329e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80132a2:	f805 8b01 	strb.w	r8, [r5], #1
 80132a6:	9a02      	ldr	r2, [sp, #8]
 80132a8:	eba5 030b 	sub.w	r3, r5, fp
 80132ac:	429a      	cmp	r2, r3
 80132ae:	ddb0      	ble.n	8013212 <_dtoa_r+0xaba>
 80132b0:	2300      	movs	r3, #0
 80132b2:	220a      	movs	r2, #10
 80132b4:	9904      	ldr	r1, [sp, #16]
 80132b6:	4620      	mov	r0, r4
 80132b8:	f000 fa3f 	bl	801373a <__multadd>
 80132bc:	9004      	str	r0, [sp, #16]
 80132be:	e7ea      	b.n	8013296 <_dtoa_r+0xb3e>
 80132c0:	08016148 	.word	0x08016148
 80132c4:	0801616c 	.word	0x0801616c

080132c8 <__sflush_r>:
 80132c8:	898a      	ldrh	r2, [r1, #12]
 80132ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132ce:	4605      	mov	r5, r0
 80132d0:	0710      	lsls	r0, r2, #28
 80132d2:	460c      	mov	r4, r1
 80132d4:	d458      	bmi.n	8013388 <__sflush_r+0xc0>
 80132d6:	684b      	ldr	r3, [r1, #4]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	dc05      	bgt.n	80132e8 <__sflush_r+0x20>
 80132dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80132de:	2b00      	cmp	r3, #0
 80132e0:	dc02      	bgt.n	80132e8 <__sflush_r+0x20>
 80132e2:	2000      	movs	r0, #0
 80132e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132ea:	2e00      	cmp	r6, #0
 80132ec:	d0f9      	beq.n	80132e2 <__sflush_r+0x1a>
 80132ee:	2300      	movs	r3, #0
 80132f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80132f4:	682f      	ldr	r7, [r5, #0]
 80132f6:	6a21      	ldr	r1, [r4, #32]
 80132f8:	602b      	str	r3, [r5, #0]
 80132fa:	d032      	beq.n	8013362 <__sflush_r+0x9a>
 80132fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80132fe:	89a3      	ldrh	r3, [r4, #12]
 8013300:	075a      	lsls	r2, r3, #29
 8013302:	d505      	bpl.n	8013310 <__sflush_r+0x48>
 8013304:	6863      	ldr	r3, [r4, #4]
 8013306:	1ac0      	subs	r0, r0, r3
 8013308:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801330a:	b10b      	cbz	r3, 8013310 <__sflush_r+0x48>
 801330c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801330e:	1ac0      	subs	r0, r0, r3
 8013310:	2300      	movs	r3, #0
 8013312:	4602      	mov	r2, r0
 8013314:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013316:	6a21      	ldr	r1, [r4, #32]
 8013318:	4628      	mov	r0, r5
 801331a:	47b0      	blx	r6
 801331c:	1c43      	adds	r3, r0, #1
 801331e:	89a3      	ldrh	r3, [r4, #12]
 8013320:	d106      	bne.n	8013330 <__sflush_r+0x68>
 8013322:	6829      	ldr	r1, [r5, #0]
 8013324:	291d      	cmp	r1, #29
 8013326:	d848      	bhi.n	80133ba <__sflush_r+0xf2>
 8013328:	4a29      	ldr	r2, [pc, #164]	; (80133d0 <__sflush_r+0x108>)
 801332a:	40ca      	lsrs	r2, r1
 801332c:	07d6      	lsls	r6, r2, #31
 801332e:	d544      	bpl.n	80133ba <__sflush_r+0xf2>
 8013330:	2200      	movs	r2, #0
 8013332:	6062      	str	r2, [r4, #4]
 8013334:	04d9      	lsls	r1, r3, #19
 8013336:	6922      	ldr	r2, [r4, #16]
 8013338:	6022      	str	r2, [r4, #0]
 801333a:	d504      	bpl.n	8013346 <__sflush_r+0x7e>
 801333c:	1c42      	adds	r2, r0, #1
 801333e:	d101      	bne.n	8013344 <__sflush_r+0x7c>
 8013340:	682b      	ldr	r3, [r5, #0]
 8013342:	b903      	cbnz	r3, 8013346 <__sflush_r+0x7e>
 8013344:	6560      	str	r0, [r4, #84]	; 0x54
 8013346:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013348:	602f      	str	r7, [r5, #0]
 801334a:	2900      	cmp	r1, #0
 801334c:	d0c9      	beq.n	80132e2 <__sflush_r+0x1a>
 801334e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013352:	4299      	cmp	r1, r3
 8013354:	d002      	beq.n	801335c <__sflush_r+0x94>
 8013356:	4628      	mov	r0, r5
 8013358:	f7fe faec 	bl	8011934 <_free_r>
 801335c:	2000      	movs	r0, #0
 801335e:	6360      	str	r0, [r4, #52]	; 0x34
 8013360:	e7c0      	b.n	80132e4 <__sflush_r+0x1c>
 8013362:	2301      	movs	r3, #1
 8013364:	4628      	mov	r0, r5
 8013366:	47b0      	blx	r6
 8013368:	1c41      	adds	r1, r0, #1
 801336a:	d1c8      	bne.n	80132fe <__sflush_r+0x36>
 801336c:	682b      	ldr	r3, [r5, #0]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d0c5      	beq.n	80132fe <__sflush_r+0x36>
 8013372:	2b1d      	cmp	r3, #29
 8013374:	d001      	beq.n	801337a <__sflush_r+0xb2>
 8013376:	2b16      	cmp	r3, #22
 8013378:	d101      	bne.n	801337e <__sflush_r+0xb6>
 801337a:	602f      	str	r7, [r5, #0]
 801337c:	e7b1      	b.n	80132e2 <__sflush_r+0x1a>
 801337e:	89a3      	ldrh	r3, [r4, #12]
 8013380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013384:	81a3      	strh	r3, [r4, #12]
 8013386:	e7ad      	b.n	80132e4 <__sflush_r+0x1c>
 8013388:	690f      	ldr	r7, [r1, #16]
 801338a:	2f00      	cmp	r7, #0
 801338c:	d0a9      	beq.n	80132e2 <__sflush_r+0x1a>
 801338e:	0793      	lsls	r3, r2, #30
 8013390:	680e      	ldr	r6, [r1, #0]
 8013392:	bf08      	it	eq
 8013394:	694b      	ldreq	r3, [r1, #20]
 8013396:	600f      	str	r7, [r1, #0]
 8013398:	bf18      	it	ne
 801339a:	2300      	movne	r3, #0
 801339c:	eba6 0807 	sub.w	r8, r6, r7
 80133a0:	608b      	str	r3, [r1, #8]
 80133a2:	f1b8 0f00 	cmp.w	r8, #0
 80133a6:	dd9c      	ble.n	80132e2 <__sflush_r+0x1a>
 80133a8:	4643      	mov	r3, r8
 80133aa:	463a      	mov	r2, r7
 80133ac:	6a21      	ldr	r1, [r4, #32]
 80133ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80133b0:	4628      	mov	r0, r5
 80133b2:	47b0      	blx	r6
 80133b4:	2800      	cmp	r0, #0
 80133b6:	dc06      	bgt.n	80133c6 <__sflush_r+0xfe>
 80133b8:	89a3      	ldrh	r3, [r4, #12]
 80133ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133be:	81a3      	strh	r3, [r4, #12]
 80133c0:	f04f 30ff 	mov.w	r0, #4294967295
 80133c4:	e78e      	b.n	80132e4 <__sflush_r+0x1c>
 80133c6:	4407      	add	r7, r0
 80133c8:	eba8 0800 	sub.w	r8, r8, r0
 80133cc:	e7e9      	b.n	80133a2 <__sflush_r+0xda>
 80133ce:	bf00      	nop
 80133d0:	20400001 	.word	0x20400001

080133d4 <_fflush_r>:
 80133d4:	b538      	push	{r3, r4, r5, lr}
 80133d6:	690b      	ldr	r3, [r1, #16]
 80133d8:	4605      	mov	r5, r0
 80133da:	460c      	mov	r4, r1
 80133dc:	b1db      	cbz	r3, 8013416 <_fflush_r+0x42>
 80133de:	b118      	cbz	r0, 80133e8 <_fflush_r+0x14>
 80133e0:	6983      	ldr	r3, [r0, #24]
 80133e2:	b90b      	cbnz	r3, 80133e8 <_fflush_r+0x14>
 80133e4:	f000 f860 	bl	80134a8 <__sinit>
 80133e8:	4b0c      	ldr	r3, [pc, #48]	; (801341c <_fflush_r+0x48>)
 80133ea:	429c      	cmp	r4, r3
 80133ec:	d109      	bne.n	8013402 <_fflush_r+0x2e>
 80133ee:	686c      	ldr	r4, [r5, #4]
 80133f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133f4:	b17b      	cbz	r3, 8013416 <_fflush_r+0x42>
 80133f6:	4621      	mov	r1, r4
 80133f8:	4628      	mov	r0, r5
 80133fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80133fe:	f7ff bf63 	b.w	80132c8 <__sflush_r>
 8013402:	4b07      	ldr	r3, [pc, #28]	; (8013420 <_fflush_r+0x4c>)
 8013404:	429c      	cmp	r4, r3
 8013406:	d101      	bne.n	801340c <_fflush_r+0x38>
 8013408:	68ac      	ldr	r4, [r5, #8]
 801340a:	e7f1      	b.n	80133f0 <_fflush_r+0x1c>
 801340c:	4b05      	ldr	r3, [pc, #20]	; (8013424 <_fflush_r+0x50>)
 801340e:	429c      	cmp	r4, r3
 8013410:	bf08      	it	eq
 8013412:	68ec      	ldreq	r4, [r5, #12]
 8013414:	e7ec      	b.n	80133f0 <_fflush_r+0x1c>
 8013416:	2000      	movs	r0, #0
 8013418:	bd38      	pop	{r3, r4, r5, pc}
 801341a:	bf00      	nop
 801341c:	0801619c 	.word	0x0801619c
 8013420:	080161bc 	.word	0x080161bc
 8013424:	0801617c 	.word	0x0801617c

08013428 <std>:
 8013428:	2300      	movs	r3, #0
 801342a:	b510      	push	{r4, lr}
 801342c:	4604      	mov	r4, r0
 801342e:	e9c0 3300 	strd	r3, r3, [r0]
 8013432:	6083      	str	r3, [r0, #8]
 8013434:	8181      	strh	r1, [r0, #12]
 8013436:	6643      	str	r3, [r0, #100]	; 0x64
 8013438:	81c2      	strh	r2, [r0, #14]
 801343a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801343e:	6183      	str	r3, [r0, #24]
 8013440:	4619      	mov	r1, r3
 8013442:	2208      	movs	r2, #8
 8013444:	305c      	adds	r0, #92	; 0x5c
 8013446:	f7fe fa6c 	bl	8011922 <memset>
 801344a:	4b05      	ldr	r3, [pc, #20]	; (8013460 <std+0x38>)
 801344c:	6263      	str	r3, [r4, #36]	; 0x24
 801344e:	4b05      	ldr	r3, [pc, #20]	; (8013464 <std+0x3c>)
 8013450:	62a3      	str	r3, [r4, #40]	; 0x28
 8013452:	4b05      	ldr	r3, [pc, #20]	; (8013468 <std+0x40>)
 8013454:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013456:	4b05      	ldr	r3, [pc, #20]	; (801346c <std+0x44>)
 8013458:	6224      	str	r4, [r4, #32]
 801345a:	6323      	str	r3, [r4, #48]	; 0x30
 801345c:	bd10      	pop	{r4, pc}
 801345e:	bf00      	nop
 8013460:	0801419d 	.word	0x0801419d
 8013464:	080141bf 	.word	0x080141bf
 8013468:	080141f7 	.word	0x080141f7
 801346c:	0801421b 	.word	0x0801421b

08013470 <_cleanup_r>:
 8013470:	4901      	ldr	r1, [pc, #4]	; (8013478 <_cleanup_r+0x8>)
 8013472:	f000 b885 	b.w	8013580 <_fwalk_reent>
 8013476:	bf00      	nop
 8013478:	080133d5 	.word	0x080133d5

0801347c <__sfmoreglue>:
 801347c:	b570      	push	{r4, r5, r6, lr}
 801347e:	1e4a      	subs	r2, r1, #1
 8013480:	2568      	movs	r5, #104	; 0x68
 8013482:	4355      	muls	r5, r2
 8013484:	460e      	mov	r6, r1
 8013486:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801348a:	f7fe faa1 	bl	80119d0 <_malloc_r>
 801348e:	4604      	mov	r4, r0
 8013490:	b140      	cbz	r0, 80134a4 <__sfmoreglue+0x28>
 8013492:	2100      	movs	r1, #0
 8013494:	e9c0 1600 	strd	r1, r6, [r0]
 8013498:	300c      	adds	r0, #12
 801349a:	60a0      	str	r0, [r4, #8]
 801349c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80134a0:	f7fe fa3f 	bl	8011922 <memset>
 80134a4:	4620      	mov	r0, r4
 80134a6:	bd70      	pop	{r4, r5, r6, pc}

080134a8 <__sinit>:
 80134a8:	6983      	ldr	r3, [r0, #24]
 80134aa:	b510      	push	{r4, lr}
 80134ac:	4604      	mov	r4, r0
 80134ae:	bb33      	cbnz	r3, 80134fe <__sinit+0x56>
 80134b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80134b4:	6503      	str	r3, [r0, #80]	; 0x50
 80134b6:	4b12      	ldr	r3, [pc, #72]	; (8013500 <__sinit+0x58>)
 80134b8:	4a12      	ldr	r2, [pc, #72]	; (8013504 <__sinit+0x5c>)
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	6282      	str	r2, [r0, #40]	; 0x28
 80134be:	4298      	cmp	r0, r3
 80134c0:	bf04      	itt	eq
 80134c2:	2301      	moveq	r3, #1
 80134c4:	6183      	streq	r3, [r0, #24]
 80134c6:	f000 f81f 	bl	8013508 <__sfp>
 80134ca:	6060      	str	r0, [r4, #4]
 80134cc:	4620      	mov	r0, r4
 80134ce:	f000 f81b 	bl	8013508 <__sfp>
 80134d2:	60a0      	str	r0, [r4, #8]
 80134d4:	4620      	mov	r0, r4
 80134d6:	f000 f817 	bl	8013508 <__sfp>
 80134da:	2200      	movs	r2, #0
 80134dc:	60e0      	str	r0, [r4, #12]
 80134de:	2104      	movs	r1, #4
 80134e0:	6860      	ldr	r0, [r4, #4]
 80134e2:	f7ff ffa1 	bl	8013428 <std>
 80134e6:	2201      	movs	r2, #1
 80134e8:	2109      	movs	r1, #9
 80134ea:	68a0      	ldr	r0, [r4, #8]
 80134ec:	f7ff ff9c 	bl	8013428 <std>
 80134f0:	2202      	movs	r2, #2
 80134f2:	2112      	movs	r1, #18
 80134f4:	68e0      	ldr	r0, [r4, #12]
 80134f6:	f7ff ff97 	bl	8013428 <std>
 80134fa:	2301      	movs	r3, #1
 80134fc:	61a3      	str	r3, [r4, #24]
 80134fe:	bd10      	pop	{r4, pc}
 8013500:	08016134 	.word	0x08016134
 8013504:	08013471 	.word	0x08013471

08013508 <__sfp>:
 8013508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801350a:	4b1b      	ldr	r3, [pc, #108]	; (8013578 <__sfp+0x70>)
 801350c:	681e      	ldr	r6, [r3, #0]
 801350e:	69b3      	ldr	r3, [r6, #24]
 8013510:	4607      	mov	r7, r0
 8013512:	b913      	cbnz	r3, 801351a <__sfp+0x12>
 8013514:	4630      	mov	r0, r6
 8013516:	f7ff ffc7 	bl	80134a8 <__sinit>
 801351a:	3648      	adds	r6, #72	; 0x48
 801351c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013520:	3b01      	subs	r3, #1
 8013522:	d503      	bpl.n	801352c <__sfp+0x24>
 8013524:	6833      	ldr	r3, [r6, #0]
 8013526:	b133      	cbz	r3, 8013536 <__sfp+0x2e>
 8013528:	6836      	ldr	r6, [r6, #0]
 801352a:	e7f7      	b.n	801351c <__sfp+0x14>
 801352c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013530:	b16d      	cbz	r5, 801354e <__sfp+0x46>
 8013532:	3468      	adds	r4, #104	; 0x68
 8013534:	e7f4      	b.n	8013520 <__sfp+0x18>
 8013536:	2104      	movs	r1, #4
 8013538:	4638      	mov	r0, r7
 801353a:	f7ff ff9f 	bl	801347c <__sfmoreglue>
 801353e:	6030      	str	r0, [r6, #0]
 8013540:	2800      	cmp	r0, #0
 8013542:	d1f1      	bne.n	8013528 <__sfp+0x20>
 8013544:	230c      	movs	r3, #12
 8013546:	603b      	str	r3, [r7, #0]
 8013548:	4604      	mov	r4, r0
 801354a:	4620      	mov	r0, r4
 801354c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801354e:	4b0b      	ldr	r3, [pc, #44]	; (801357c <__sfp+0x74>)
 8013550:	6665      	str	r5, [r4, #100]	; 0x64
 8013552:	e9c4 5500 	strd	r5, r5, [r4]
 8013556:	60a5      	str	r5, [r4, #8]
 8013558:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801355c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013560:	2208      	movs	r2, #8
 8013562:	4629      	mov	r1, r5
 8013564:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013568:	f7fe f9db 	bl	8011922 <memset>
 801356c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013570:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013574:	e7e9      	b.n	801354a <__sfp+0x42>
 8013576:	bf00      	nop
 8013578:	08016134 	.word	0x08016134
 801357c:	ffff0001 	.word	0xffff0001

08013580 <_fwalk_reent>:
 8013580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013584:	4680      	mov	r8, r0
 8013586:	4689      	mov	r9, r1
 8013588:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801358c:	2600      	movs	r6, #0
 801358e:	b914      	cbnz	r4, 8013596 <_fwalk_reent+0x16>
 8013590:	4630      	mov	r0, r6
 8013592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013596:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801359a:	3f01      	subs	r7, #1
 801359c:	d501      	bpl.n	80135a2 <_fwalk_reent+0x22>
 801359e:	6824      	ldr	r4, [r4, #0]
 80135a0:	e7f5      	b.n	801358e <_fwalk_reent+0xe>
 80135a2:	89ab      	ldrh	r3, [r5, #12]
 80135a4:	2b01      	cmp	r3, #1
 80135a6:	d907      	bls.n	80135b8 <_fwalk_reent+0x38>
 80135a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80135ac:	3301      	adds	r3, #1
 80135ae:	d003      	beq.n	80135b8 <_fwalk_reent+0x38>
 80135b0:	4629      	mov	r1, r5
 80135b2:	4640      	mov	r0, r8
 80135b4:	47c8      	blx	r9
 80135b6:	4306      	orrs	r6, r0
 80135b8:	3568      	adds	r5, #104	; 0x68
 80135ba:	e7ee      	b.n	801359a <_fwalk_reent+0x1a>

080135bc <_localeconv_r>:
 80135bc:	4b04      	ldr	r3, [pc, #16]	; (80135d0 <_localeconv_r+0x14>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	6a18      	ldr	r0, [r3, #32]
 80135c2:	4b04      	ldr	r3, [pc, #16]	; (80135d4 <_localeconv_r+0x18>)
 80135c4:	2800      	cmp	r0, #0
 80135c6:	bf08      	it	eq
 80135c8:	4618      	moveq	r0, r3
 80135ca:	30f0      	adds	r0, #240	; 0xf0
 80135cc:	4770      	bx	lr
 80135ce:	bf00      	nop
 80135d0:	20000024 	.word	0x20000024
 80135d4:	20000088 	.word	0x20000088

080135d8 <__swhatbuf_r>:
 80135d8:	b570      	push	{r4, r5, r6, lr}
 80135da:	460e      	mov	r6, r1
 80135dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135e0:	2900      	cmp	r1, #0
 80135e2:	b096      	sub	sp, #88	; 0x58
 80135e4:	4614      	mov	r4, r2
 80135e6:	461d      	mov	r5, r3
 80135e8:	da07      	bge.n	80135fa <__swhatbuf_r+0x22>
 80135ea:	2300      	movs	r3, #0
 80135ec:	602b      	str	r3, [r5, #0]
 80135ee:	89b3      	ldrh	r3, [r6, #12]
 80135f0:	061a      	lsls	r2, r3, #24
 80135f2:	d410      	bmi.n	8013616 <__swhatbuf_r+0x3e>
 80135f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80135f8:	e00e      	b.n	8013618 <__swhatbuf_r+0x40>
 80135fa:	466a      	mov	r2, sp
 80135fc:	f000 fe34 	bl	8014268 <_fstat_r>
 8013600:	2800      	cmp	r0, #0
 8013602:	dbf2      	blt.n	80135ea <__swhatbuf_r+0x12>
 8013604:	9a01      	ldr	r2, [sp, #4]
 8013606:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801360a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801360e:	425a      	negs	r2, r3
 8013610:	415a      	adcs	r2, r3
 8013612:	602a      	str	r2, [r5, #0]
 8013614:	e7ee      	b.n	80135f4 <__swhatbuf_r+0x1c>
 8013616:	2340      	movs	r3, #64	; 0x40
 8013618:	2000      	movs	r0, #0
 801361a:	6023      	str	r3, [r4, #0]
 801361c:	b016      	add	sp, #88	; 0x58
 801361e:	bd70      	pop	{r4, r5, r6, pc}

08013620 <__smakebuf_r>:
 8013620:	898b      	ldrh	r3, [r1, #12]
 8013622:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013624:	079d      	lsls	r5, r3, #30
 8013626:	4606      	mov	r6, r0
 8013628:	460c      	mov	r4, r1
 801362a:	d507      	bpl.n	801363c <__smakebuf_r+0x1c>
 801362c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013630:	6023      	str	r3, [r4, #0]
 8013632:	6123      	str	r3, [r4, #16]
 8013634:	2301      	movs	r3, #1
 8013636:	6163      	str	r3, [r4, #20]
 8013638:	b002      	add	sp, #8
 801363a:	bd70      	pop	{r4, r5, r6, pc}
 801363c:	ab01      	add	r3, sp, #4
 801363e:	466a      	mov	r2, sp
 8013640:	f7ff ffca 	bl	80135d8 <__swhatbuf_r>
 8013644:	9900      	ldr	r1, [sp, #0]
 8013646:	4605      	mov	r5, r0
 8013648:	4630      	mov	r0, r6
 801364a:	f7fe f9c1 	bl	80119d0 <_malloc_r>
 801364e:	b948      	cbnz	r0, 8013664 <__smakebuf_r+0x44>
 8013650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013654:	059a      	lsls	r2, r3, #22
 8013656:	d4ef      	bmi.n	8013638 <__smakebuf_r+0x18>
 8013658:	f023 0303 	bic.w	r3, r3, #3
 801365c:	f043 0302 	orr.w	r3, r3, #2
 8013660:	81a3      	strh	r3, [r4, #12]
 8013662:	e7e3      	b.n	801362c <__smakebuf_r+0xc>
 8013664:	4b0d      	ldr	r3, [pc, #52]	; (801369c <__smakebuf_r+0x7c>)
 8013666:	62b3      	str	r3, [r6, #40]	; 0x28
 8013668:	89a3      	ldrh	r3, [r4, #12]
 801366a:	6020      	str	r0, [r4, #0]
 801366c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013670:	81a3      	strh	r3, [r4, #12]
 8013672:	9b00      	ldr	r3, [sp, #0]
 8013674:	6163      	str	r3, [r4, #20]
 8013676:	9b01      	ldr	r3, [sp, #4]
 8013678:	6120      	str	r0, [r4, #16]
 801367a:	b15b      	cbz	r3, 8013694 <__smakebuf_r+0x74>
 801367c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013680:	4630      	mov	r0, r6
 8013682:	f000 fe03 	bl	801428c <_isatty_r>
 8013686:	b128      	cbz	r0, 8013694 <__smakebuf_r+0x74>
 8013688:	89a3      	ldrh	r3, [r4, #12]
 801368a:	f023 0303 	bic.w	r3, r3, #3
 801368e:	f043 0301 	orr.w	r3, r3, #1
 8013692:	81a3      	strh	r3, [r4, #12]
 8013694:	89a3      	ldrh	r3, [r4, #12]
 8013696:	431d      	orrs	r5, r3
 8013698:	81a5      	strh	r5, [r4, #12]
 801369a:	e7cd      	b.n	8013638 <__smakebuf_r+0x18>
 801369c:	08013471 	.word	0x08013471

080136a0 <__malloc_lock>:
 80136a0:	4770      	bx	lr

080136a2 <__malloc_unlock>:
 80136a2:	4770      	bx	lr

080136a4 <_Balloc>:
 80136a4:	b570      	push	{r4, r5, r6, lr}
 80136a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80136a8:	4604      	mov	r4, r0
 80136aa:	460e      	mov	r6, r1
 80136ac:	b93d      	cbnz	r5, 80136be <_Balloc+0x1a>
 80136ae:	2010      	movs	r0, #16
 80136b0:	f7fe f924 	bl	80118fc <malloc>
 80136b4:	6260      	str	r0, [r4, #36]	; 0x24
 80136b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80136ba:	6005      	str	r5, [r0, #0]
 80136bc:	60c5      	str	r5, [r0, #12]
 80136be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80136c0:	68eb      	ldr	r3, [r5, #12]
 80136c2:	b183      	cbz	r3, 80136e6 <_Balloc+0x42>
 80136c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80136c6:	68db      	ldr	r3, [r3, #12]
 80136c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80136cc:	b9b8      	cbnz	r0, 80136fe <_Balloc+0x5a>
 80136ce:	2101      	movs	r1, #1
 80136d0:	fa01 f506 	lsl.w	r5, r1, r6
 80136d4:	1d6a      	adds	r2, r5, #5
 80136d6:	0092      	lsls	r2, r2, #2
 80136d8:	4620      	mov	r0, r4
 80136da:	f000 fabf 	bl	8013c5c <_calloc_r>
 80136de:	b160      	cbz	r0, 80136fa <_Balloc+0x56>
 80136e0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80136e4:	e00e      	b.n	8013704 <_Balloc+0x60>
 80136e6:	2221      	movs	r2, #33	; 0x21
 80136e8:	2104      	movs	r1, #4
 80136ea:	4620      	mov	r0, r4
 80136ec:	f000 fab6 	bl	8013c5c <_calloc_r>
 80136f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80136f2:	60e8      	str	r0, [r5, #12]
 80136f4:	68db      	ldr	r3, [r3, #12]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d1e4      	bne.n	80136c4 <_Balloc+0x20>
 80136fa:	2000      	movs	r0, #0
 80136fc:	bd70      	pop	{r4, r5, r6, pc}
 80136fe:	6802      	ldr	r2, [r0, #0]
 8013700:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013704:	2300      	movs	r3, #0
 8013706:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801370a:	e7f7      	b.n	80136fc <_Balloc+0x58>

0801370c <_Bfree>:
 801370c:	b570      	push	{r4, r5, r6, lr}
 801370e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013710:	4606      	mov	r6, r0
 8013712:	460d      	mov	r5, r1
 8013714:	b93c      	cbnz	r4, 8013726 <_Bfree+0x1a>
 8013716:	2010      	movs	r0, #16
 8013718:	f7fe f8f0 	bl	80118fc <malloc>
 801371c:	6270      	str	r0, [r6, #36]	; 0x24
 801371e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013722:	6004      	str	r4, [r0, #0]
 8013724:	60c4      	str	r4, [r0, #12]
 8013726:	b13d      	cbz	r5, 8013738 <_Bfree+0x2c>
 8013728:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801372a:	686a      	ldr	r2, [r5, #4]
 801372c:	68db      	ldr	r3, [r3, #12]
 801372e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013732:	6029      	str	r1, [r5, #0]
 8013734:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013738:	bd70      	pop	{r4, r5, r6, pc}

0801373a <__multadd>:
 801373a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801373e:	690d      	ldr	r5, [r1, #16]
 8013740:	461f      	mov	r7, r3
 8013742:	4606      	mov	r6, r0
 8013744:	460c      	mov	r4, r1
 8013746:	f101 0c14 	add.w	ip, r1, #20
 801374a:	2300      	movs	r3, #0
 801374c:	f8dc 0000 	ldr.w	r0, [ip]
 8013750:	b281      	uxth	r1, r0
 8013752:	fb02 7101 	mla	r1, r2, r1, r7
 8013756:	0c0f      	lsrs	r7, r1, #16
 8013758:	0c00      	lsrs	r0, r0, #16
 801375a:	fb02 7000 	mla	r0, r2, r0, r7
 801375e:	b289      	uxth	r1, r1
 8013760:	3301      	adds	r3, #1
 8013762:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8013766:	429d      	cmp	r5, r3
 8013768:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801376c:	f84c 1b04 	str.w	r1, [ip], #4
 8013770:	dcec      	bgt.n	801374c <__multadd+0x12>
 8013772:	b1d7      	cbz	r7, 80137aa <__multadd+0x70>
 8013774:	68a3      	ldr	r3, [r4, #8]
 8013776:	42ab      	cmp	r3, r5
 8013778:	dc12      	bgt.n	80137a0 <__multadd+0x66>
 801377a:	6861      	ldr	r1, [r4, #4]
 801377c:	4630      	mov	r0, r6
 801377e:	3101      	adds	r1, #1
 8013780:	f7ff ff90 	bl	80136a4 <_Balloc>
 8013784:	6922      	ldr	r2, [r4, #16]
 8013786:	3202      	adds	r2, #2
 8013788:	f104 010c 	add.w	r1, r4, #12
 801378c:	4680      	mov	r8, r0
 801378e:	0092      	lsls	r2, r2, #2
 8013790:	300c      	adds	r0, #12
 8013792:	f7fe f8bb 	bl	801190c <memcpy>
 8013796:	4621      	mov	r1, r4
 8013798:	4630      	mov	r0, r6
 801379a:	f7ff ffb7 	bl	801370c <_Bfree>
 801379e:	4644      	mov	r4, r8
 80137a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80137a4:	3501      	adds	r5, #1
 80137a6:	615f      	str	r7, [r3, #20]
 80137a8:	6125      	str	r5, [r4, #16]
 80137aa:	4620      	mov	r0, r4
 80137ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080137b0 <__hi0bits>:
 80137b0:	0c02      	lsrs	r2, r0, #16
 80137b2:	0412      	lsls	r2, r2, #16
 80137b4:	4603      	mov	r3, r0
 80137b6:	b9b2      	cbnz	r2, 80137e6 <__hi0bits+0x36>
 80137b8:	0403      	lsls	r3, r0, #16
 80137ba:	2010      	movs	r0, #16
 80137bc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80137c0:	bf04      	itt	eq
 80137c2:	021b      	lsleq	r3, r3, #8
 80137c4:	3008      	addeq	r0, #8
 80137c6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80137ca:	bf04      	itt	eq
 80137cc:	011b      	lsleq	r3, r3, #4
 80137ce:	3004      	addeq	r0, #4
 80137d0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80137d4:	bf04      	itt	eq
 80137d6:	009b      	lsleq	r3, r3, #2
 80137d8:	3002      	addeq	r0, #2
 80137da:	2b00      	cmp	r3, #0
 80137dc:	db06      	blt.n	80137ec <__hi0bits+0x3c>
 80137de:	005b      	lsls	r3, r3, #1
 80137e0:	d503      	bpl.n	80137ea <__hi0bits+0x3a>
 80137e2:	3001      	adds	r0, #1
 80137e4:	4770      	bx	lr
 80137e6:	2000      	movs	r0, #0
 80137e8:	e7e8      	b.n	80137bc <__hi0bits+0xc>
 80137ea:	2020      	movs	r0, #32
 80137ec:	4770      	bx	lr

080137ee <__lo0bits>:
 80137ee:	6803      	ldr	r3, [r0, #0]
 80137f0:	f013 0207 	ands.w	r2, r3, #7
 80137f4:	4601      	mov	r1, r0
 80137f6:	d00b      	beq.n	8013810 <__lo0bits+0x22>
 80137f8:	07da      	lsls	r2, r3, #31
 80137fa:	d423      	bmi.n	8013844 <__lo0bits+0x56>
 80137fc:	0798      	lsls	r0, r3, #30
 80137fe:	bf49      	itett	mi
 8013800:	085b      	lsrmi	r3, r3, #1
 8013802:	089b      	lsrpl	r3, r3, #2
 8013804:	2001      	movmi	r0, #1
 8013806:	600b      	strmi	r3, [r1, #0]
 8013808:	bf5c      	itt	pl
 801380a:	600b      	strpl	r3, [r1, #0]
 801380c:	2002      	movpl	r0, #2
 801380e:	4770      	bx	lr
 8013810:	b298      	uxth	r0, r3
 8013812:	b9a8      	cbnz	r0, 8013840 <__lo0bits+0x52>
 8013814:	0c1b      	lsrs	r3, r3, #16
 8013816:	2010      	movs	r0, #16
 8013818:	f013 0fff 	tst.w	r3, #255	; 0xff
 801381c:	bf04      	itt	eq
 801381e:	0a1b      	lsreq	r3, r3, #8
 8013820:	3008      	addeq	r0, #8
 8013822:	071a      	lsls	r2, r3, #28
 8013824:	bf04      	itt	eq
 8013826:	091b      	lsreq	r3, r3, #4
 8013828:	3004      	addeq	r0, #4
 801382a:	079a      	lsls	r2, r3, #30
 801382c:	bf04      	itt	eq
 801382e:	089b      	lsreq	r3, r3, #2
 8013830:	3002      	addeq	r0, #2
 8013832:	07da      	lsls	r2, r3, #31
 8013834:	d402      	bmi.n	801383c <__lo0bits+0x4e>
 8013836:	085b      	lsrs	r3, r3, #1
 8013838:	d006      	beq.n	8013848 <__lo0bits+0x5a>
 801383a:	3001      	adds	r0, #1
 801383c:	600b      	str	r3, [r1, #0]
 801383e:	4770      	bx	lr
 8013840:	4610      	mov	r0, r2
 8013842:	e7e9      	b.n	8013818 <__lo0bits+0x2a>
 8013844:	2000      	movs	r0, #0
 8013846:	4770      	bx	lr
 8013848:	2020      	movs	r0, #32
 801384a:	4770      	bx	lr

0801384c <__i2b>:
 801384c:	b510      	push	{r4, lr}
 801384e:	460c      	mov	r4, r1
 8013850:	2101      	movs	r1, #1
 8013852:	f7ff ff27 	bl	80136a4 <_Balloc>
 8013856:	2201      	movs	r2, #1
 8013858:	6144      	str	r4, [r0, #20]
 801385a:	6102      	str	r2, [r0, #16]
 801385c:	bd10      	pop	{r4, pc}

0801385e <__multiply>:
 801385e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013862:	4614      	mov	r4, r2
 8013864:	690a      	ldr	r2, [r1, #16]
 8013866:	6923      	ldr	r3, [r4, #16]
 8013868:	429a      	cmp	r2, r3
 801386a:	bfb8      	it	lt
 801386c:	460b      	movlt	r3, r1
 801386e:	4688      	mov	r8, r1
 8013870:	bfbc      	itt	lt
 8013872:	46a0      	movlt	r8, r4
 8013874:	461c      	movlt	r4, r3
 8013876:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801387a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801387e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013882:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013886:	eb07 0609 	add.w	r6, r7, r9
 801388a:	42b3      	cmp	r3, r6
 801388c:	bfb8      	it	lt
 801388e:	3101      	addlt	r1, #1
 8013890:	f7ff ff08 	bl	80136a4 <_Balloc>
 8013894:	f100 0514 	add.w	r5, r0, #20
 8013898:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801389c:	462b      	mov	r3, r5
 801389e:	2200      	movs	r2, #0
 80138a0:	4573      	cmp	r3, lr
 80138a2:	d316      	bcc.n	80138d2 <__multiply+0x74>
 80138a4:	f104 0214 	add.w	r2, r4, #20
 80138a8:	f108 0114 	add.w	r1, r8, #20
 80138ac:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80138b0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80138b4:	9300      	str	r3, [sp, #0]
 80138b6:	9b00      	ldr	r3, [sp, #0]
 80138b8:	9201      	str	r2, [sp, #4]
 80138ba:	4293      	cmp	r3, r2
 80138bc:	d80c      	bhi.n	80138d8 <__multiply+0x7a>
 80138be:	2e00      	cmp	r6, #0
 80138c0:	dd03      	ble.n	80138ca <__multiply+0x6c>
 80138c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d05d      	beq.n	8013986 <__multiply+0x128>
 80138ca:	6106      	str	r6, [r0, #16]
 80138cc:	b003      	add	sp, #12
 80138ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138d2:	f843 2b04 	str.w	r2, [r3], #4
 80138d6:	e7e3      	b.n	80138a0 <__multiply+0x42>
 80138d8:	f8b2 b000 	ldrh.w	fp, [r2]
 80138dc:	f1bb 0f00 	cmp.w	fp, #0
 80138e0:	d023      	beq.n	801392a <__multiply+0xcc>
 80138e2:	4689      	mov	r9, r1
 80138e4:	46ac      	mov	ip, r5
 80138e6:	f04f 0800 	mov.w	r8, #0
 80138ea:	f859 4b04 	ldr.w	r4, [r9], #4
 80138ee:	f8dc a000 	ldr.w	sl, [ip]
 80138f2:	b2a3      	uxth	r3, r4
 80138f4:	fa1f fa8a 	uxth.w	sl, sl
 80138f8:	fb0b a303 	mla	r3, fp, r3, sl
 80138fc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013900:	f8dc 4000 	ldr.w	r4, [ip]
 8013904:	4443      	add	r3, r8
 8013906:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801390a:	fb0b 840a 	mla	r4, fp, sl, r8
 801390e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8013912:	46e2      	mov	sl, ip
 8013914:	b29b      	uxth	r3, r3
 8013916:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801391a:	454f      	cmp	r7, r9
 801391c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013920:	f84a 3b04 	str.w	r3, [sl], #4
 8013924:	d82b      	bhi.n	801397e <__multiply+0x120>
 8013926:	f8cc 8004 	str.w	r8, [ip, #4]
 801392a:	9b01      	ldr	r3, [sp, #4]
 801392c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8013930:	3204      	adds	r2, #4
 8013932:	f1ba 0f00 	cmp.w	sl, #0
 8013936:	d020      	beq.n	801397a <__multiply+0x11c>
 8013938:	682b      	ldr	r3, [r5, #0]
 801393a:	4689      	mov	r9, r1
 801393c:	46a8      	mov	r8, r5
 801393e:	f04f 0b00 	mov.w	fp, #0
 8013942:	f8b9 c000 	ldrh.w	ip, [r9]
 8013946:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801394a:	fb0a 440c 	mla	r4, sl, ip, r4
 801394e:	445c      	add	r4, fp
 8013950:	46c4      	mov	ip, r8
 8013952:	b29b      	uxth	r3, r3
 8013954:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8013958:	f84c 3b04 	str.w	r3, [ip], #4
 801395c:	f859 3b04 	ldr.w	r3, [r9], #4
 8013960:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8013964:	0c1b      	lsrs	r3, r3, #16
 8013966:	fb0a b303 	mla	r3, sl, r3, fp
 801396a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801396e:	454f      	cmp	r7, r9
 8013970:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8013974:	d805      	bhi.n	8013982 <__multiply+0x124>
 8013976:	f8c8 3004 	str.w	r3, [r8, #4]
 801397a:	3504      	adds	r5, #4
 801397c:	e79b      	b.n	80138b6 <__multiply+0x58>
 801397e:	46d4      	mov	ip, sl
 8013980:	e7b3      	b.n	80138ea <__multiply+0x8c>
 8013982:	46e0      	mov	r8, ip
 8013984:	e7dd      	b.n	8013942 <__multiply+0xe4>
 8013986:	3e01      	subs	r6, #1
 8013988:	e799      	b.n	80138be <__multiply+0x60>
	...

0801398c <__pow5mult>:
 801398c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013990:	4615      	mov	r5, r2
 8013992:	f012 0203 	ands.w	r2, r2, #3
 8013996:	4606      	mov	r6, r0
 8013998:	460f      	mov	r7, r1
 801399a:	d007      	beq.n	80139ac <__pow5mult+0x20>
 801399c:	3a01      	subs	r2, #1
 801399e:	4c21      	ldr	r4, [pc, #132]	; (8013a24 <__pow5mult+0x98>)
 80139a0:	2300      	movs	r3, #0
 80139a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80139a6:	f7ff fec8 	bl	801373a <__multadd>
 80139aa:	4607      	mov	r7, r0
 80139ac:	10ad      	asrs	r5, r5, #2
 80139ae:	d035      	beq.n	8013a1c <__pow5mult+0x90>
 80139b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80139b2:	b93c      	cbnz	r4, 80139c4 <__pow5mult+0x38>
 80139b4:	2010      	movs	r0, #16
 80139b6:	f7fd ffa1 	bl	80118fc <malloc>
 80139ba:	6270      	str	r0, [r6, #36]	; 0x24
 80139bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80139c0:	6004      	str	r4, [r0, #0]
 80139c2:	60c4      	str	r4, [r0, #12]
 80139c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80139c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80139cc:	b94c      	cbnz	r4, 80139e2 <__pow5mult+0x56>
 80139ce:	f240 2171 	movw	r1, #625	; 0x271
 80139d2:	4630      	mov	r0, r6
 80139d4:	f7ff ff3a 	bl	801384c <__i2b>
 80139d8:	2300      	movs	r3, #0
 80139da:	f8c8 0008 	str.w	r0, [r8, #8]
 80139de:	4604      	mov	r4, r0
 80139e0:	6003      	str	r3, [r0, #0]
 80139e2:	f04f 0800 	mov.w	r8, #0
 80139e6:	07eb      	lsls	r3, r5, #31
 80139e8:	d50a      	bpl.n	8013a00 <__pow5mult+0x74>
 80139ea:	4639      	mov	r1, r7
 80139ec:	4622      	mov	r2, r4
 80139ee:	4630      	mov	r0, r6
 80139f0:	f7ff ff35 	bl	801385e <__multiply>
 80139f4:	4639      	mov	r1, r7
 80139f6:	4681      	mov	r9, r0
 80139f8:	4630      	mov	r0, r6
 80139fa:	f7ff fe87 	bl	801370c <_Bfree>
 80139fe:	464f      	mov	r7, r9
 8013a00:	106d      	asrs	r5, r5, #1
 8013a02:	d00b      	beq.n	8013a1c <__pow5mult+0x90>
 8013a04:	6820      	ldr	r0, [r4, #0]
 8013a06:	b938      	cbnz	r0, 8013a18 <__pow5mult+0x8c>
 8013a08:	4622      	mov	r2, r4
 8013a0a:	4621      	mov	r1, r4
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	f7ff ff26 	bl	801385e <__multiply>
 8013a12:	6020      	str	r0, [r4, #0]
 8013a14:	f8c0 8000 	str.w	r8, [r0]
 8013a18:	4604      	mov	r4, r0
 8013a1a:	e7e4      	b.n	80139e6 <__pow5mult+0x5a>
 8013a1c:	4638      	mov	r0, r7
 8013a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a22:	bf00      	nop
 8013a24:	080162d0 	.word	0x080162d0

08013a28 <__lshift>:
 8013a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a2c:	460c      	mov	r4, r1
 8013a2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013a32:	6923      	ldr	r3, [r4, #16]
 8013a34:	6849      	ldr	r1, [r1, #4]
 8013a36:	eb0a 0903 	add.w	r9, sl, r3
 8013a3a:	68a3      	ldr	r3, [r4, #8]
 8013a3c:	4607      	mov	r7, r0
 8013a3e:	4616      	mov	r6, r2
 8013a40:	f109 0501 	add.w	r5, r9, #1
 8013a44:	42ab      	cmp	r3, r5
 8013a46:	db32      	blt.n	8013aae <__lshift+0x86>
 8013a48:	4638      	mov	r0, r7
 8013a4a:	f7ff fe2b 	bl	80136a4 <_Balloc>
 8013a4e:	2300      	movs	r3, #0
 8013a50:	4680      	mov	r8, r0
 8013a52:	f100 0114 	add.w	r1, r0, #20
 8013a56:	461a      	mov	r2, r3
 8013a58:	4553      	cmp	r3, sl
 8013a5a:	db2b      	blt.n	8013ab4 <__lshift+0x8c>
 8013a5c:	6920      	ldr	r0, [r4, #16]
 8013a5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013a62:	f104 0314 	add.w	r3, r4, #20
 8013a66:	f016 021f 	ands.w	r2, r6, #31
 8013a6a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013a6e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013a72:	d025      	beq.n	8013ac0 <__lshift+0x98>
 8013a74:	f1c2 0e20 	rsb	lr, r2, #32
 8013a78:	2000      	movs	r0, #0
 8013a7a:	681e      	ldr	r6, [r3, #0]
 8013a7c:	468a      	mov	sl, r1
 8013a7e:	4096      	lsls	r6, r2
 8013a80:	4330      	orrs	r0, r6
 8013a82:	f84a 0b04 	str.w	r0, [sl], #4
 8013a86:	f853 0b04 	ldr.w	r0, [r3], #4
 8013a8a:	459c      	cmp	ip, r3
 8013a8c:	fa20 f00e 	lsr.w	r0, r0, lr
 8013a90:	d814      	bhi.n	8013abc <__lshift+0x94>
 8013a92:	6048      	str	r0, [r1, #4]
 8013a94:	b108      	cbz	r0, 8013a9a <__lshift+0x72>
 8013a96:	f109 0502 	add.w	r5, r9, #2
 8013a9a:	3d01      	subs	r5, #1
 8013a9c:	4638      	mov	r0, r7
 8013a9e:	f8c8 5010 	str.w	r5, [r8, #16]
 8013aa2:	4621      	mov	r1, r4
 8013aa4:	f7ff fe32 	bl	801370c <_Bfree>
 8013aa8:	4640      	mov	r0, r8
 8013aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aae:	3101      	adds	r1, #1
 8013ab0:	005b      	lsls	r3, r3, #1
 8013ab2:	e7c7      	b.n	8013a44 <__lshift+0x1c>
 8013ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013ab8:	3301      	adds	r3, #1
 8013aba:	e7cd      	b.n	8013a58 <__lshift+0x30>
 8013abc:	4651      	mov	r1, sl
 8013abe:	e7dc      	b.n	8013a7a <__lshift+0x52>
 8013ac0:	3904      	subs	r1, #4
 8013ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ac6:	f841 2f04 	str.w	r2, [r1, #4]!
 8013aca:	459c      	cmp	ip, r3
 8013acc:	d8f9      	bhi.n	8013ac2 <__lshift+0x9a>
 8013ace:	e7e4      	b.n	8013a9a <__lshift+0x72>

08013ad0 <__mcmp>:
 8013ad0:	6903      	ldr	r3, [r0, #16]
 8013ad2:	690a      	ldr	r2, [r1, #16]
 8013ad4:	1a9b      	subs	r3, r3, r2
 8013ad6:	b530      	push	{r4, r5, lr}
 8013ad8:	d10c      	bne.n	8013af4 <__mcmp+0x24>
 8013ada:	0092      	lsls	r2, r2, #2
 8013adc:	3014      	adds	r0, #20
 8013ade:	3114      	adds	r1, #20
 8013ae0:	1884      	adds	r4, r0, r2
 8013ae2:	4411      	add	r1, r2
 8013ae4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013ae8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013aec:	4295      	cmp	r5, r2
 8013aee:	d003      	beq.n	8013af8 <__mcmp+0x28>
 8013af0:	d305      	bcc.n	8013afe <__mcmp+0x2e>
 8013af2:	2301      	movs	r3, #1
 8013af4:	4618      	mov	r0, r3
 8013af6:	bd30      	pop	{r4, r5, pc}
 8013af8:	42a0      	cmp	r0, r4
 8013afa:	d3f3      	bcc.n	8013ae4 <__mcmp+0x14>
 8013afc:	e7fa      	b.n	8013af4 <__mcmp+0x24>
 8013afe:	f04f 33ff 	mov.w	r3, #4294967295
 8013b02:	e7f7      	b.n	8013af4 <__mcmp+0x24>

08013b04 <__mdiff>:
 8013b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b08:	460d      	mov	r5, r1
 8013b0a:	4607      	mov	r7, r0
 8013b0c:	4611      	mov	r1, r2
 8013b0e:	4628      	mov	r0, r5
 8013b10:	4614      	mov	r4, r2
 8013b12:	f7ff ffdd 	bl	8013ad0 <__mcmp>
 8013b16:	1e06      	subs	r6, r0, #0
 8013b18:	d108      	bne.n	8013b2c <__mdiff+0x28>
 8013b1a:	4631      	mov	r1, r6
 8013b1c:	4638      	mov	r0, r7
 8013b1e:	f7ff fdc1 	bl	80136a4 <_Balloc>
 8013b22:	2301      	movs	r3, #1
 8013b24:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b2c:	bfa4      	itt	ge
 8013b2e:	4623      	movge	r3, r4
 8013b30:	462c      	movge	r4, r5
 8013b32:	4638      	mov	r0, r7
 8013b34:	6861      	ldr	r1, [r4, #4]
 8013b36:	bfa6      	itte	ge
 8013b38:	461d      	movge	r5, r3
 8013b3a:	2600      	movge	r6, #0
 8013b3c:	2601      	movlt	r6, #1
 8013b3e:	f7ff fdb1 	bl	80136a4 <_Balloc>
 8013b42:	692b      	ldr	r3, [r5, #16]
 8013b44:	60c6      	str	r6, [r0, #12]
 8013b46:	6926      	ldr	r6, [r4, #16]
 8013b48:	f105 0914 	add.w	r9, r5, #20
 8013b4c:	f104 0214 	add.w	r2, r4, #20
 8013b50:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013b54:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8013b58:	f100 0514 	add.w	r5, r0, #20
 8013b5c:	f04f 0e00 	mov.w	lr, #0
 8013b60:	f852 ab04 	ldr.w	sl, [r2], #4
 8013b64:	f859 4b04 	ldr.w	r4, [r9], #4
 8013b68:	fa1e f18a 	uxtah	r1, lr, sl
 8013b6c:	b2a3      	uxth	r3, r4
 8013b6e:	1ac9      	subs	r1, r1, r3
 8013b70:	0c23      	lsrs	r3, r4, #16
 8013b72:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013b76:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013b7a:	b289      	uxth	r1, r1
 8013b7c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013b80:	45c8      	cmp	r8, r9
 8013b82:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013b86:	4694      	mov	ip, r2
 8013b88:	f845 3b04 	str.w	r3, [r5], #4
 8013b8c:	d8e8      	bhi.n	8013b60 <__mdiff+0x5c>
 8013b8e:	45bc      	cmp	ip, r7
 8013b90:	d304      	bcc.n	8013b9c <__mdiff+0x98>
 8013b92:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013b96:	b183      	cbz	r3, 8013bba <__mdiff+0xb6>
 8013b98:	6106      	str	r6, [r0, #16]
 8013b9a:	e7c5      	b.n	8013b28 <__mdiff+0x24>
 8013b9c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013ba0:	fa1e f381 	uxtah	r3, lr, r1
 8013ba4:	141a      	asrs	r2, r3, #16
 8013ba6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013baa:	b29b      	uxth	r3, r3
 8013bac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013bb0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013bb4:	f845 3b04 	str.w	r3, [r5], #4
 8013bb8:	e7e9      	b.n	8013b8e <__mdiff+0x8a>
 8013bba:	3e01      	subs	r6, #1
 8013bbc:	e7e9      	b.n	8013b92 <__mdiff+0x8e>

08013bbe <__d2b>:
 8013bbe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013bc2:	460e      	mov	r6, r1
 8013bc4:	2101      	movs	r1, #1
 8013bc6:	ec59 8b10 	vmov	r8, r9, d0
 8013bca:	4615      	mov	r5, r2
 8013bcc:	f7ff fd6a 	bl	80136a4 <_Balloc>
 8013bd0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8013bd4:	4607      	mov	r7, r0
 8013bd6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013bda:	bb34      	cbnz	r4, 8013c2a <__d2b+0x6c>
 8013bdc:	9301      	str	r3, [sp, #4]
 8013bde:	f1b8 0300 	subs.w	r3, r8, #0
 8013be2:	d027      	beq.n	8013c34 <__d2b+0x76>
 8013be4:	a802      	add	r0, sp, #8
 8013be6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013bea:	f7ff fe00 	bl	80137ee <__lo0bits>
 8013bee:	9900      	ldr	r1, [sp, #0]
 8013bf0:	b1f0      	cbz	r0, 8013c30 <__d2b+0x72>
 8013bf2:	9a01      	ldr	r2, [sp, #4]
 8013bf4:	f1c0 0320 	rsb	r3, r0, #32
 8013bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8013bfc:	430b      	orrs	r3, r1
 8013bfe:	40c2      	lsrs	r2, r0
 8013c00:	617b      	str	r3, [r7, #20]
 8013c02:	9201      	str	r2, [sp, #4]
 8013c04:	9b01      	ldr	r3, [sp, #4]
 8013c06:	61bb      	str	r3, [r7, #24]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	bf14      	ite	ne
 8013c0c:	2102      	movne	r1, #2
 8013c0e:	2101      	moveq	r1, #1
 8013c10:	6139      	str	r1, [r7, #16]
 8013c12:	b1c4      	cbz	r4, 8013c46 <__d2b+0x88>
 8013c14:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013c18:	4404      	add	r4, r0
 8013c1a:	6034      	str	r4, [r6, #0]
 8013c1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013c20:	6028      	str	r0, [r5, #0]
 8013c22:	4638      	mov	r0, r7
 8013c24:	b003      	add	sp, #12
 8013c26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013c2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013c2e:	e7d5      	b.n	8013bdc <__d2b+0x1e>
 8013c30:	6179      	str	r1, [r7, #20]
 8013c32:	e7e7      	b.n	8013c04 <__d2b+0x46>
 8013c34:	a801      	add	r0, sp, #4
 8013c36:	f7ff fdda 	bl	80137ee <__lo0bits>
 8013c3a:	9b01      	ldr	r3, [sp, #4]
 8013c3c:	617b      	str	r3, [r7, #20]
 8013c3e:	2101      	movs	r1, #1
 8013c40:	6139      	str	r1, [r7, #16]
 8013c42:	3020      	adds	r0, #32
 8013c44:	e7e5      	b.n	8013c12 <__d2b+0x54>
 8013c46:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013c4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013c4e:	6030      	str	r0, [r6, #0]
 8013c50:	6918      	ldr	r0, [r3, #16]
 8013c52:	f7ff fdad 	bl	80137b0 <__hi0bits>
 8013c56:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013c5a:	e7e1      	b.n	8013c20 <__d2b+0x62>

08013c5c <_calloc_r>:
 8013c5c:	b538      	push	{r3, r4, r5, lr}
 8013c5e:	fb02 f401 	mul.w	r4, r2, r1
 8013c62:	4621      	mov	r1, r4
 8013c64:	f7fd feb4 	bl	80119d0 <_malloc_r>
 8013c68:	4605      	mov	r5, r0
 8013c6a:	b118      	cbz	r0, 8013c74 <_calloc_r+0x18>
 8013c6c:	4622      	mov	r2, r4
 8013c6e:	2100      	movs	r1, #0
 8013c70:	f7fd fe57 	bl	8011922 <memset>
 8013c74:	4628      	mov	r0, r5
 8013c76:	bd38      	pop	{r3, r4, r5, pc}

08013c78 <__ssputs_r>:
 8013c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c7c:	688e      	ldr	r6, [r1, #8]
 8013c7e:	429e      	cmp	r6, r3
 8013c80:	4682      	mov	sl, r0
 8013c82:	460c      	mov	r4, r1
 8013c84:	4690      	mov	r8, r2
 8013c86:	4699      	mov	r9, r3
 8013c88:	d837      	bhi.n	8013cfa <__ssputs_r+0x82>
 8013c8a:	898a      	ldrh	r2, [r1, #12]
 8013c8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013c90:	d031      	beq.n	8013cf6 <__ssputs_r+0x7e>
 8013c92:	6825      	ldr	r5, [r4, #0]
 8013c94:	6909      	ldr	r1, [r1, #16]
 8013c96:	1a6f      	subs	r7, r5, r1
 8013c98:	6965      	ldr	r5, [r4, #20]
 8013c9a:	2302      	movs	r3, #2
 8013c9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013ca0:	fb95 f5f3 	sdiv	r5, r5, r3
 8013ca4:	f109 0301 	add.w	r3, r9, #1
 8013ca8:	443b      	add	r3, r7
 8013caa:	429d      	cmp	r5, r3
 8013cac:	bf38      	it	cc
 8013cae:	461d      	movcc	r5, r3
 8013cb0:	0553      	lsls	r3, r2, #21
 8013cb2:	d530      	bpl.n	8013d16 <__ssputs_r+0x9e>
 8013cb4:	4629      	mov	r1, r5
 8013cb6:	f7fd fe8b 	bl	80119d0 <_malloc_r>
 8013cba:	4606      	mov	r6, r0
 8013cbc:	b950      	cbnz	r0, 8013cd4 <__ssputs_r+0x5c>
 8013cbe:	230c      	movs	r3, #12
 8013cc0:	f8ca 3000 	str.w	r3, [sl]
 8013cc4:	89a3      	ldrh	r3, [r4, #12]
 8013cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013cca:	81a3      	strh	r3, [r4, #12]
 8013ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8013cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013cd4:	463a      	mov	r2, r7
 8013cd6:	6921      	ldr	r1, [r4, #16]
 8013cd8:	f7fd fe18 	bl	801190c <memcpy>
 8013cdc:	89a3      	ldrh	r3, [r4, #12]
 8013cde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013ce6:	81a3      	strh	r3, [r4, #12]
 8013ce8:	6126      	str	r6, [r4, #16]
 8013cea:	6165      	str	r5, [r4, #20]
 8013cec:	443e      	add	r6, r7
 8013cee:	1bed      	subs	r5, r5, r7
 8013cf0:	6026      	str	r6, [r4, #0]
 8013cf2:	60a5      	str	r5, [r4, #8]
 8013cf4:	464e      	mov	r6, r9
 8013cf6:	454e      	cmp	r6, r9
 8013cf8:	d900      	bls.n	8013cfc <__ssputs_r+0x84>
 8013cfa:	464e      	mov	r6, r9
 8013cfc:	4632      	mov	r2, r6
 8013cfe:	4641      	mov	r1, r8
 8013d00:	6820      	ldr	r0, [r4, #0]
 8013d02:	f000 faf7 	bl	80142f4 <memmove>
 8013d06:	68a3      	ldr	r3, [r4, #8]
 8013d08:	1b9b      	subs	r3, r3, r6
 8013d0a:	60a3      	str	r3, [r4, #8]
 8013d0c:	6823      	ldr	r3, [r4, #0]
 8013d0e:	441e      	add	r6, r3
 8013d10:	6026      	str	r6, [r4, #0]
 8013d12:	2000      	movs	r0, #0
 8013d14:	e7dc      	b.n	8013cd0 <__ssputs_r+0x58>
 8013d16:	462a      	mov	r2, r5
 8013d18:	f000 fb05 	bl	8014326 <_realloc_r>
 8013d1c:	4606      	mov	r6, r0
 8013d1e:	2800      	cmp	r0, #0
 8013d20:	d1e2      	bne.n	8013ce8 <__ssputs_r+0x70>
 8013d22:	6921      	ldr	r1, [r4, #16]
 8013d24:	4650      	mov	r0, sl
 8013d26:	f7fd fe05 	bl	8011934 <_free_r>
 8013d2a:	e7c8      	b.n	8013cbe <__ssputs_r+0x46>

08013d2c <_svfiprintf_r>:
 8013d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d30:	461d      	mov	r5, r3
 8013d32:	898b      	ldrh	r3, [r1, #12]
 8013d34:	061f      	lsls	r7, r3, #24
 8013d36:	b09d      	sub	sp, #116	; 0x74
 8013d38:	4680      	mov	r8, r0
 8013d3a:	460c      	mov	r4, r1
 8013d3c:	4616      	mov	r6, r2
 8013d3e:	d50f      	bpl.n	8013d60 <_svfiprintf_r+0x34>
 8013d40:	690b      	ldr	r3, [r1, #16]
 8013d42:	b96b      	cbnz	r3, 8013d60 <_svfiprintf_r+0x34>
 8013d44:	2140      	movs	r1, #64	; 0x40
 8013d46:	f7fd fe43 	bl	80119d0 <_malloc_r>
 8013d4a:	6020      	str	r0, [r4, #0]
 8013d4c:	6120      	str	r0, [r4, #16]
 8013d4e:	b928      	cbnz	r0, 8013d5c <_svfiprintf_r+0x30>
 8013d50:	230c      	movs	r3, #12
 8013d52:	f8c8 3000 	str.w	r3, [r8]
 8013d56:	f04f 30ff 	mov.w	r0, #4294967295
 8013d5a:	e0c8      	b.n	8013eee <_svfiprintf_r+0x1c2>
 8013d5c:	2340      	movs	r3, #64	; 0x40
 8013d5e:	6163      	str	r3, [r4, #20]
 8013d60:	2300      	movs	r3, #0
 8013d62:	9309      	str	r3, [sp, #36]	; 0x24
 8013d64:	2320      	movs	r3, #32
 8013d66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013d6a:	2330      	movs	r3, #48	; 0x30
 8013d6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013d70:	9503      	str	r5, [sp, #12]
 8013d72:	f04f 0b01 	mov.w	fp, #1
 8013d76:	4637      	mov	r7, r6
 8013d78:	463d      	mov	r5, r7
 8013d7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013d7e:	b10b      	cbz	r3, 8013d84 <_svfiprintf_r+0x58>
 8013d80:	2b25      	cmp	r3, #37	; 0x25
 8013d82:	d13e      	bne.n	8013e02 <_svfiprintf_r+0xd6>
 8013d84:	ebb7 0a06 	subs.w	sl, r7, r6
 8013d88:	d00b      	beq.n	8013da2 <_svfiprintf_r+0x76>
 8013d8a:	4653      	mov	r3, sl
 8013d8c:	4632      	mov	r2, r6
 8013d8e:	4621      	mov	r1, r4
 8013d90:	4640      	mov	r0, r8
 8013d92:	f7ff ff71 	bl	8013c78 <__ssputs_r>
 8013d96:	3001      	adds	r0, #1
 8013d98:	f000 80a4 	beq.w	8013ee4 <_svfiprintf_r+0x1b8>
 8013d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d9e:	4453      	add	r3, sl
 8013da0:	9309      	str	r3, [sp, #36]	; 0x24
 8013da2:	783b      	ldrb	r3, [r7, #0]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	f000 809d 	beq.w	8013ee4 <_svfiprintf_r+0x1b8>
 8013daa:	2300      	movs	r3, #0
 8013dac:	f04f 32ff 	mov.w	r2, #4294967295
 8013db0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013db4:	9304      	str	r3, [sp, #16]
 8013db6:	9307      	str	r3, [sp, #28]
 8013db8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013dbc:	931a      	str	r3, [sp, #104]	; 0x68
 8013dbe:	462f      	mov	r7, r5
 8013dc0:	2205      	movs	r2, #5
 8013dc2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013dc6:	4850      	ldr	r0, [pc, #320]	; (8013f08 <_svfiprintf_r+0x1dc>)
 8013dc8:	f7ec f9e2 	bl	8000190 <memchr>
 8013dcc:	9b04      	ldr	r3, [sp, #16]
 8013dce:	b9d0      	cbnz	r0, 8013e06 <_svfiprintf_r+0xda>
 8013dd0:	06d9      	lsls	r1, r3, #27
 8013dd2:	bf44      	itt	mi
 8013dd4:	2220      	movmi	r2, #32
 8013dd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013dda:	071a      	lsls	r2, r3, #28
 8013ddc:	bf44      	itt	mi
 8013dde:	222b      	movmi	r2, #43	; 0x2b
 8013de0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013de4:	782a      	ldrb	r2, [r5, #0]
 8013de6:	2a2a      	cmp	r2, #42	; 0x2a
 8013de8:	d015      	beq.n	8013e16 <_svfiprintf_r+0xea>
 8013dea:	9a07      	ldr	r2, [sp, #28]
 8013dec:	462f      	mov	r7, r5
 8013dee:	2000      	movs	r0, #0
 8013df0:	250a      	movs	r5, #10
 8013df2:	4639      	mov	r1, r7
 8013df4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013df8:	3b30      	subs	r3, #48	; 0x30
 8013dfa:	2b09      	cmp	r3, #9
 8013dfc:	d94d      	bls.n	8013e9a <_svfiprintf_r+0x16e>
 8013dfe:	b1b8      	cbz	r0, 8013e30 <_svfiprintf_r+0x104>
 8013e00:	e00f      	b.n	8013e22 <_svfiprintf_r+0xf6>
 8013e02:	462f      	mov	r7, r5
 8013e04:	e7b8      	b.n	8013d78 <_svfiprintf_r+0x4c>
 8013e06:	4a40      	ldr	r2, [pc, #256]	; (8013f08 <_svfiprintf_r+0x1dc>)
 8013e08:	1a80      	subs	r0, r0, r2
 8013e0a:	fa0b f000 	lsl.w	r0, fp, r0
 8013e0e:	4318      	orrs	r0, r3
 8013e10:	9004      	str	r0, [sp, #16]
 8013e12:	463d      	mov	r5, r7
 8013e14:	e7d3      	b.n	8013dbe <_svfiprintf_r+0x92>
 8013e16:	9a03      	ldr	r2, [sp, #12]
 8013e18:	1d11      	adds	r1, r2, #4
 8013e1a:	6812      	ldr	r2, [r2, #0]
 8013e1c:	9103      	str	r1, [sp, #12]
 8013e1e:	2a00      	cmp	r2, #0
 8013e20:	db01      	blt.n	8013e26 <_svfiprintf_r+0xfa>
 8013e22:	9207      	str	r2, [sp, #28]
 8013e24:	e004      	b.n	8013e30 <_svfiprintf_r+0x104>
 8013e26:	4252      	negs	r2, r2
 8013e28:	f043 0302 	orr.w	r3, r3, #2
 8013e2c:	9207      	str	r2, [sp, #28]
 8013e2e:	9304      	str	r3, [sp, #16]
 8013e30:	783b      	ldrb	r3, [r7, #0]
 8013e32:	2b2e      	cmp	r3, #46	; 0x2e
 8013e34:	d10c      	bne.n	8013e50 <_svfiprintf_r+0x124>
 8013e36:	787b      	ldrb	r3, [r7, #1]
 8013e38:	2b2a      	cmp	r3, #42	; 0x2a
 8013e3a:	d133      	bne.n	8013ea4 <_svfiprintf_r+0x178>
 8013e3c:	9b03      	ldr	r3, [sp, #12]
 8013e3e:	1d1a      	adds	r2, r3, #4
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	9203      	str	r2, [sp, #12]
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	bfb8      	it	lt
 8013e48:	f04f 33ff 	movlt.w	r3, #4294967295
 8013e4c:	3702      	adds	r7, #2
 8013e4e:	9305      	str	r3, [sp, #20]
 8013e50:	4d2e      	ldr	r5, [pc, #184]	; (8013f0c <_svfiprintf_r+0x1e0>)
 8013e52:	7839      	ldrb	r1, [r7, #0]
 8013e54:	2203      	movs	r2, #3
 8013e56:	4628      	mov	r0, r5
 8013e58:	f7ec f99a 	bl	8000190 <memchr>
 8013e5c:	b138      	cbz	r0, 8013e6e <_svfiprintf_r+0x142>
 8013e5e:	2340      	movs	r3, #64	; 0x40
 8013e60:	1b40      	subs	r0, r0, r5
 8013e62:	fa03 f000 	lsl.w	r0, r3, r0
 8013e66:	9b04      	ldr	r3, [sp, #16]
 8013e68:	4303      	orrs	r3, r0
 8013e6a:	3701      	adds	r7, #1
 8013e6c:	9304      	str	r3, [sp, #16]
 8013e6e:	7839      	ldrb	r1, [r7, #0]
 8013e70:	4827      	ldr	r0, [pc, #156]	; (8013f10 <_svfiprintf_r+0x1e4>)
 8013e72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013e76:	2206      	movs	r2, #6
 8013e78:	1c7e      	adds	r6, r7, #1
 8013e7a:	f7ec f989 	bl	8000190 <memchr>
 8013e7e:	2800      	cmp	r0, #0
 8013e80:	d038      	beq.n	8013ef4 <_svfiprintf_r+0x1c8>
 8013e82:	4b24      	ldr	r3, [pc, #144]	; (8013f14 <_svfiprintf_r+0x1e8>)
 8013e84:	bb13      	cbnz	r3, 8013ecc <_svfiprintf_r+0x1a0>
 8013e86:	9b03      	ldr	r3, [sp, #12]
 8013e88:	3307      	adds	r3, #7
 8013e8a:	f023 0307 	bic.w	r3, r3, #7
 8013e8e:	3308      	adds	r3, #8
 8013e90:	9303      	str	r3, [sp, #12]
 8013e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e94:	444b      	add	r3, r9
 8013e96:	9309      	str	r3, [sp, #36]	; 0x24
 8013e98:	e76d      	b.n	8013d76 <_svfiprintf_r+0x4a>
 8013e9a:	fb05 3202 	mla	r2, r5, r2, r3
 8013e9e:	2001      	movs	r0, #1
 8013ea0:	460f      	mov	r7, r1
 8013ea2:	e7a6      	b.n	8013df2 <_svfiprintf_r+0xc6>
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	3701      	adds	r7, #1
 8013ea8:	9305      	str	r3, [sp, #20]
 8013eaa:	4619      	mov	r1, r3
 8013eac:	250a      	movs	r5, #10
 8013eae:	4638      	mov	r0, r7
 8013eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013eb4:	3a30      	subs	r2, #48	; 0x30
 8013eb6:	2a09      	cmp	r2, #9
 8013eb8:	d903      	bls.n	8013ec2 <_svfiprintf_r+0x196>
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d0c8      	beq.n	8013e50 <_svfiprintf_r+0x124>
 8013ebe:	9105      	str	r1, [sp, #20]
 8013ec0:	e7c6      	b.n	8013e50 <_svfiprintf_r+0x124>
 8013ec2:	fb05 2101 	mla	r1, r5, r1, r2
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	4607      	mov	r7, r0
 8013eca:	e7f0      	b.n	8013eae <_svfiprintf_r+0x182>
 8013ecc:	ab03      	add	r3, sp, #12
 8013ece:	9300      	str	r3, [sp, #0]
 8013ed0:	4622      	mov	r2, r4
 8013ed2:	4b11      	ldr	r3, [pc, #68]	; (8013f18 <_svfiprintf_r+0x1ec>)
 8013ed4:	a904      	add	r1, sp, #16
 8013ed6:	4640      	mov	r0, r8
 8013ed8:	f7fd fe68 	bl	8011bac <_printf_float>
 8013edc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013ee0:	4681      	mov	r9, r0
 8013ee2:	d1d6      	bne.n	8013e92 <_svfiprintf_r+0x166>
 8013ee4:	89a3      	ldrh	r3, [r4, #12]
 8013ee6:	065b      	lsls	r3, r3, #25
 8013ee8:	f53f af35 	bmi.w	8013d56 <_svfiprintf_r+0x2a>
 8013eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013eee:	b01d      	add	sp, #116	; 0x74
 8013ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ef4:	ab03      	add	r3, sp, #12
 8013ef6:	9300      	str	r3, [sp, #0]
 8013ef8:	4622      	mov	r2, r4
 8013efa:	4b07      	ldr	r3, [pc, #28]	; (8013f18 <_svfiprintf_r+0x1ec>)
 8013efc:	a904      	add	r1, sp, #16
 8013efe:	4640      	mov	r0, r8
 8013f00:	f7fe f90a 	bl	8012118 <_printf_i>
 8013f04:	e7ea      	b.n	8013edc <_svfiprintf_r+0x1b0>
 8013f06:	bf00      	nop
 8013f08:	080162dc 	.word	0x080162dc
 8013f0c:	080162e2 	.word	0x080162e2
 8013f10:	080162e6 	.word	0x080162e6
 8013f14:	08011bad 	.word	0x08011bad
 8013f18:	08013c79 	.word	0x08013c79

08013f1c <__sfputc_r>:
 8013f1c:	6893      	ldr	r3, [r2, #8]
 8013f1e:	3b01      	subs	r3, #1
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	b410      	push	{r4}
 8013f24:	6093      	str	r3, [r2, #8]
 8013f26:	da08      	bge.n	8013f3a <__sfputc_r+0x1e>
 8013f28:	6994      	ldr	r4, [r2, #24]
 8013f2a:	42a3      	cmp	r3, r4
 8013f2c:	db01      	blt.n	8013f32 <__sfputc_r+0x16>
 8013f2e:	290a      	cmp	r1, #10
 8013f30:	d103      	bne.n	8013f3a <__sfputc_r+0x1e>
 8013f32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f36:	f7fe bac3 	b.w	80124c0 <__swbuf_r>
 8013f3a:	6813      	ldr	r3, [r2, #0]
 8013f3c:	1c58      	adds	r0, r3, #1
 8013f3e:	6010      	str	r0, [r2, #0]
 8013f40:	7019      	strb	r1, [r3, #0]
 8013f42:	4608      	mov	r0, r1
 8013f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f48:	4770      	bx	lr

08013f4a <__sfputs_r>:
 8013f4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f4c:	4606      	mov	r6, r0
 8013f4e:	460f      	mov	r7, r1
 8013f50:	4614      	mov	r4, r2
 8013f52:	18d5      	adds	r5, r2, r3
 8013f54:	42ac      	cmp	r4, r5
 8013f56:	d101      	bne.n	8013f5c <__sfputs_r+0x12>
 8013f58:	2000      	movs	r0, #0
 8013f5a:	e007      	b.n	8013f6c <__sfputs_r+0x22>
 8013f5c:	463a      	mov	r2, r7
 8013f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f62:	4630      	mov	r0, r6
 8013f64:	f7ff ffda 	bl	8013f1c <__sfputc_r>
 8013f68:	1c43      	adds	r3, r0, #1
 8013f6a:	d1f3      	bne.n	8013f54 <__sfputs_r+0xa>
 8013f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013f70 <_vfiprintf_r>:
 8013f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f74:	460c      	mov	r4, r1
 8013f76:	b09d      	sub	sp, #116	; 0x74
 8013f78:	4617      	mov	r7, r2
 8013f7a:	461d      	mov	r5, r3
 8013f7c:	4606      	mov	r6, r0
 8013f7e:	b118      	cbz	r0, 8013f88 <_vfiprintf_r+0x18>
 8013f80:	6983      	ldr	r3, [r0, #24]
 8013f82:	b90b      	cbnz	r3, 8013f88 <_vfiprintf_r+0x18>
 8013f84:	f7ff fa90 	bl	80134a8 <__sinit>
 8013f88:	4b7c      	ldr	r3, [pc, #496]	; (801417c <_vfiprintf_r+0x20c>)
 8013f8a:	429c      	cmp	r4, r3
 8013f8c:	d158      	bne.n	8014040 <_vfiprintf_r+0xd0>
 8013f8e:	6874      	ldr	r4, [r6, #4]
 8013f90:	89a3      	ldrh	r3, [r4, #12]
 8013f92:	0718      	lsls	r0, r3, #28
 8013f94:	d55e      	bpl.n	8014054 <_vfiprintf_r+0xe4>
 8013f96:	6923      	ldr	r3, [r4, #16]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d05b      	beq.n	8014054 <_vfiprintf_r+0xe4>
 8013f9c:	2300      	movs	r3, #0
 8013f9e:	9309      	str	r3, [sp, #36]	; 0x24
 8013fa0:	2320      	movs	r3, #32
 8013fa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013fa6:	2330      	movs	r3, #48	; 0x30
 8013fa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013fac:	9503      	str	r5, [sp, #12]
 8013fae:	f04f 0b01 	mov.w	fp, #1
 8013fb2:	46b8      	mov	r8, r7
 8013fb4:	4645      	mov	r5, r8
 8013fb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013fba:	b10b      	cbz	r3, 8013fc0 <_vfiprintf_r+0x50>
 8013fbc:	2b25      	cmp	r3, #37	; 0x25
 8013fbe:	d154      	bne.n	801406a <_vfiprintf_r+0xfa>
 8013fc0:	ebb8 0a07 	subs.w	sl, r8, r7
 8013fc4:	d00b      	beq.n	8013fde <_vfiprintf_r+0x6e>
 8013fc6:	4653      	mov	r3, sl
 8013fc8:	463a      	mov	r2, r7
 8013fca:	4621      	mov	r1, r4
 8013fcc:	4630      	mov	r0, r6
 8013fce:	f7ff ffbc 	bl	8013f4a <__sfputs_r>
 8013fd2:	3001      	adds	r0, #1
 8013fd4:	f000 80c2 	beq.w	801415c <_vfiprintf_r+0x1ec>
 8013fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fda:	4453      	add	r3, sl
 8013fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8013fde:	f898 3000 	ldrb.w	r3, [r8]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	f000 80ba 	beq.w	801415c <_vfiprintf_r+0x1ec>
 8013fe8:	2300      	movs	r3, #0
 8013fea:	f04f 32ff 	mov.w	r2, #4294967295
 8013fee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013ff2:	9304      	str	r3, [sp, #16]
 8013ff4:	9307      	str	r3, [sp, #28]
 8013ff6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013ffa:	931a      	str	r3, [sp, #104]	; 0x68
 8013ffc:	46a8      	mov	r8, r5
 8013ffe:	2205      	movs	r2, #5
 8014000:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014004:	485e      	ldr	r0, [pc, #376]	; (8014180 <_vfiprintf_r+0x210>)
 8014006:	f7ec f8c3 	bl	8000190 <memchr>
 801400a:	9b04      	ldr	r3, [sp, #16]
 801400c:	bb78      	cbnz	r0, 801406e <_vfiprintf_r+0xfe>
 801400e:	06d9      	lsls	r1, r3, #27
 8014010:	bf44      	itt	mi
 8014012:	2220      	movmi	r2, #32
 8014014:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014018:	071a      	lsls	r2, r3, #28
 801401a:	bf44      	itt	mi
 801401c:	222b      	movmi	r2, #43	; 0x2b
 801401e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014022:	782a      	ldrb	r2, [r5, #0]
 8014024:	2a2a      	cmp	r2, #42	; 0x2a
 8014026:	d02a      	beq.n	801407e <_vfiprintf_r+0x10e>
 8014028:	9a07      	ldr	r2, [sp, #28]
 801402a:	46a8      	mov	r8, r5
 801402c:	2000      	movs	r0, #0
 801402e:	250a      	movs	r5, #10
 8014030:	4641      	mov	r1, r8
 8014032:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014036:	3b30      	subs	r3, #48	; 0x30
 8014038:	2b09      	cmp	r3, #9
 801403a:	d969      	bls.n	8014110 <_vfiprintf_r+0x1a0>
 801403c:	b360      	cbz	r0, 8014098 <_vfiprintf_r+0x128>
 801403e:	e024      	b.n	801408a <_vfiprintf_r+0x11a>
 8014040:	4b50      	ldr	r3, [pc, #320]	; (8014184 <_vfiprintf_r+0x214>)
 8014042:	429c      	cmp	r4, r3
 8014044:	d101      	bne.n	801404a <_vfiprintf_r+0xda>
 8014046:	68b4      	ldr	r4, [r6, #8]
 8014048:	e7a2      	b.n	8013f90 <_vfiprintf_r+0x20>
 801404a:	4b4f      	ldr	r3, [pc, #316]	; (8014188 <_vfiprintf_r+0x218>)
 801404c:	429c      	cmp	r4, r3
 801404e:	bf08      	it	eq
 8014050:	68f4      	ldreq	r4, [r6, #12]
 8014052:	e79d      	b.n	8013f90 <_vfiprintf_r+0x20>
 8014054:	4621      	mov	r1, r4
 8014056:	4630      	mov	r0, r6
 8014058:	f7fe fa84 	bl	8012564 <__swsetup_r>
 801405c:	2800      	cmp	r0, #0
 801405e:	d09d      	beq.n	8013f9c <_vfiprintf_r+0x2c>
 8014060:	f04f 30ff 	mov.w	r0, #4294967295
 8014064:	b01d      	add	sp, #116	; 0x74
 8014066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801406a:	46a8      	mov	r8, r5
 801406c:	e7a2      	b.n	8013fb4 <_vfiprintf_r+0x44>
 801406e:	4a44      	ldr	r2, [pc, #272]	; (8014180 <_vfiprintf_r+0x210>)
 8014070:	1a80      	subs	r0, r0, r2
 8014072:	fa0b f000 	lsl.w	r0, fp, r0
 8014076:	4318      	orrs	r0, r3
 8014078:	9004      	str	r0, [sp, #16]
 801407a:	4645      	mov	r5, r8
 801407c:	e7be      	b.n	8013ffc <_vfiprintf_r+0x8c>
 801407e:	9a03      	ldr	r2, [sp, #12]
 8014080:	1d11      	adds	r1, r2, #4
 8014082:	6812      	ldr	r2, [r2, #0]
 8014084:	9103      	str	r1, [sp, #12]
 8014086:	2a00      	cmp	r2, #0
 8014088:	db01      	blt.n	801408e <_vfiprintf_r+0x11e>
 801408a:	9207      	str	r2, [sp, #28]
 801408c:	e004      	b.n	8014098 <_vfiprintf_r+0x128>
 801408e:	4252      	negs	r2, r2
 8014090:	f043 0302 	orr.w	r3, r3, #2
 8014094:	9207      	str	r2, [sp, #28]
 8014096:	9304      	str	r3, [sp, #16]
 8014098:	f898 3000 	ldrb.w	r3, [r8]
 801409c:	2b2e      	cmp	r3, #46	; 0x2e
 801409e:	d10e      	bne.n	80140be <_vfiprintf_r+0x14e>
 80140a0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80140a4:	2b2a      	cmp	r3, #42	; 0x2a
 80140a6:	d138      	bne.n	801411a <_vfiprintf_r+0x1aa>
 80140a8:	9b03      	ldr	r3, [sp, #12]
 80140aa:	1d1a      	adds	r2, r3, #4
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	9203      	str	r2, [sp, #12]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	bfb8      	it	lt
 80140b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80140b8:	f108 0802 	add.w	r8, r8, #2
 80140bc:	9305      	str	r3, [sp, #20]
 80140be:	4d33      	ldr	r5, [pc, #204]	; (801418c <_vfiprintf_r+0x21c>)
 80140c0:	f898 1000 	ldrb.w	r1, [r8]
 80140c4:	2203      	movs	r2, #3
 80140c6:	4628      	mov	r0, r5
 80140c8:	f7ec f862 	bl	8000190 <memchr>
 80140cc:	b140      	cbz	r0, 80140e0 <_vfiprintf_r+0x170>
 80140ce:	2340      	movs	r3, #64	; 0x40
 80140d0:	1b40      	subs	r0, r0, r5
 80140d2:	fa03 f000 	lsl.w	r0, r3, r0
 80140d6:	9b04      	ldr	r3, [sp, #16]
 80140d8:	4303      	orrs	r3, r0
 80140da:	f108 0801 	add.w	r8, r8, #1
 80140de:	9304      	str	r3, [sp, #16]
 80140e0:	f898 1000 	ldrb.w	r1, [r8]
 80140e4:	482a      	ldr	r0, [pc, #168]	; (8014190 <_vfiprintf_r+0x220>)
 80140e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80140ea:	2206      	movs	r2, #6
 80140ec:	f108 0701 	add.w	r7, r8, #1
 80140f0:	f7ec f84e 	bl	8000190 <memchr>
 80140f4:	2800      	cmp	r0, #0
 80140f6:	d037      	beq.n	8014168 <_vfiprintf_r+0x1f8>
 80140f8:	4b26      	ldr	r3, [pc, #152]	; (8014194 <_vfiprintf_r+0x224>)
 80140fa:	bb1b      	cbnz	r3, 8014144 <_vfiprintf_r+0x1d4>
 80140fc:	9b03      	ldr	r3, [sp, #12]
 80140fe:	3307      	adds	r3, #7
 8014100:	f023 0307 	bic.w	r3, r3, #7
 8014104:	3308      	adds	r3, #8
 8014106:	9303      	str	r3, [sp, #12]
 8014108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801410a:	444b      	add	r3, r9
 801410c:	9309      	str	r3, [sp, #36]	; 0x24
 801410e:	e750      	b.n	8013fb2 <_vfiprintf_r+0x42>
 8014110:	fb05 3202 	mla	r2, r5, r2, r3
 8014114:	2001      	movs	r0, #1
 8014116:	4688      	mov	r8, r1
 8014118:	e78a      	b.n	8014030 <_vfiprintf_r+0xc0>
 801411a:	2300      	movs	r3, #0
 801411c:	f108 0801 	add.w	r8, r8, #1
 8014120:	9305      	str	r3, [sp, #20]
 8014122:	4619      	mov	r1, r3
 8014124:	250a      	movs	r5, #10
 8014126:	4640      	mov	r0, r8
 8014128:	f810 2b01 	ldrb.w	r2, [r0], #1
 801412c:	3a30      	subs	r2, #48	; 0x30
 801412e:	2a09      	cmp	r2, #9
 8014130:	d903      	bls.n	801413a <_vfiprintf_r+0x1ca>
 8014132:	2b00      	cmp	r3, #0
 8014134:	d0c3      	beq.n	80140be <_vfiprintf_r+0x14e>
 8014136:	9105      	str	r1, [sp, #20]
 8014138:	e7c1      	b.n	80140be <_vfiprintf_r+0x14e>
 801413a:	fb05 2101 	mla	r1, r5, r1, r2
 801413e:	2301      	movs	r3, #1
 8014140:	4680      	mov	r8, r0
 8014142:	e7f0      	b.n	8014126 <_vfiprintf_r+0x1b6>
 8014144:	ab03      	add	r3, sp, #12
 8014146:	9300      	str	r3, [sp, #0]
 8014148:	4622      	mov	r2, r4
 801414a:	4b13      	ldr	r3, [pc, #76]	; (8014198 <_vfiprintf_r+0x228>)
 801414c:	a904      	add	r1, sp, #16
 801414e:	4630      	mov	r0, r6
 8014150:	f7fd fd2c 	bl	8011bac <_printf_float>
 8014154:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014158:	4681      	mov	r9, r0
 801415a:	d1d5      	bne.n	8014108 <_vfiprintf_r+0x198>
 801415c:	89a3      	ldrh	r3, [r4, #12]
 801415e:	065b      	lsls	r3, r3, #25
 8014160:	f53f af7e 	bmi.w	8014060 <_vfiprintf_r+0xf0>
 8014164:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014166:	e77d      	b.n	8014064 <_vfiprintf_r+0xf4>
 8014168:	ab03      	add	r3, sp, #12
 801416a:	9300      	str	r3, [sp, #0]
 801416c:	4622      	mov	r2, r4
 801416e:	4b0a      	ldr	r3, [pc, #40]	; (8014198 <_vfiprintf_r+0x228>)
 8014170:	a904      	add	r1, sp, #16
 8014172:	4630      	mov	r0, r6
 8014174:	f7fd ffd0 	bl	8012118 <_printf_i>
 8014178:	e7ec      	b.n	8014154 <_vfiprintf_r+0x1e4>
 801417a:	bf00      	nop
 801417c:	0801619c 	.word	0x0801619c
 8014180:	080162dc 	.word	0x080162dc
 8014184:	080161bc 	.word	0x080161bc
 8014188:	0801617c 	.word	0x0801617c
 801418c:	080162e2 	.word	0x080162e2
 8014190:	080162e6 	.word	0x080162e6
 8014194:	08011bad 	.word	0x08011bad
 8014198:	08013f4b 	.word	0x08013f4b

0801419c <__sread>:
 801419c:	b510      	push	{r4, lr}
 801419e:	460c      	mov	r4, r1
 80141a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141a4:	f000 f8e6 	bl	8014374 <_read_r>
 80141a8:	2800      	cmp	r0, #0
 80141aa:	bfab      	itete	ge
 80141ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80141ae:	89a3      	ldrhlt	r3, [r4, #12]
 80141b0:	181b      	addge	r3, r3, r0
 80141b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80141b6:	bfac      	ite	ge
 80141b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80141ba:	81a3      	strhlt	r3, [r4, #12]
 80141bc:	bd10      	pop	{r4, pc}

080141be <__swrite>:
 80141be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141c2:	461f      	mov	r7, r3
 80141c4:	898b      	ldrh	r3, [r1, #12]
 80141c6:	05db      	lsls	r3, r3, #23
 80141c8:	4605      	mov	r5, r0
 80141ca:	460c      	mov	r4, r1
 80141cc:	4616      	mov	r6, r2
 80141ce:	d505      	bpl.n	80141dc <__swrite+0x1e>
 80141d0:	2302      	movs	r3, #2
 80141d2:	2200      	movs	r2, #0
 80141d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141d8:	f000 f868 	bl	80142ac <_lseek_r>
 80141dc:	89a3      	ldrh	r3, [r4, #12]
 80141de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80141e6:	81a3      	strh	r3, [r4, #12]
 80141e8:	4632      	mov	r2, r6
 80141ea:	463b      	mov	r3, r7
 80141ec:	4628      	mov	r0, r5
 80141ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141f2:	f000 b817 	b.w	8014224 <_write_r>

080141f6 <__sseek>:
 80141f6:	b510      	push	{r4, lr}
 80141f8:	460c      	mov	r4, r1
 80141fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141fe:	f000 f855 	bl	80142ac <_lseek_r>
 8014202:	1c43      	adds	r3, r0, #1
 8014204:	89a3      	ldrh	r3, [r4, #12]
 8014206:	bf15      	itete	ne
 8014208:	6560      	strne	r0, [r4, #84]	; 0x54
 801420a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801420e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014212:	81a3      	strheq	r3, [r4, #12]
 8014214:	bf18      	it	ne
 8014216:	81a3      	strhne	r3, [r4, #12]
 8014218:	bd10      	pop	{r4, pc}

0801421a <__sclose>:
 801421a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801421e:	f000 b813 	b.w	8014248 <_close_r>
	...

08014224 <_write_r>:
 8014224:	b538      	push	{r3, r4, r5, lr}
 8014226:	4c07      	ldr	r4, [pc, #28]	; (8014244 <_write_r+0x20>)
 8014228:	4605      	mov	r5, r0
 801422a:	4608      	mov	r0, r1
 801422c:	4611      	mov	r1, r2
 801422e:	2200      	movs	r2, #0
 8014230:	6022      	str	r2, [r4, #0]
 8014232:	461a      	mov	r2, r3
 8014234:	f7f8 fc02 	bl	800ca3c <_write>
 8014238:	1c43      	adds	r3, r0, #1
 801423a:	d102      	bne.n	8014242 <_write_r+0x1e>
 801423c:	6823      	ldr	r3, [r4, #0]
 801423e:	b103      	cbz	r3, 8014242 <_write_r+0x1e>
 8014240:	602b      	str	r3, [r5, #0]
 8014242:	bd38      	pop	{r3, r4, r5, pc}
 8014244:	20005ed4 	.word	0x20005ed4

08014248 <_close_r>:
 8014248:	b538      	push	{r3, r4, r5, lr}
 801424a:	4c06      	ldr	r4, [pc, #24]	; (8014264 <_close_r+0x1c>)
 801424c:	2300      	movs	r3, #0
 801424e:	4605      	mov	r5, r0
 8014250:	4608      	mov	r0, r1
 8014252:	6023      	str	r3, [r4, #0]
 8014254:	f7f1 fa81 	bl	800575a <_close>
 8014258:	1c43      	adds	r3, r0, #1
 801425a:	d102      	bne.n	8014262 <_close_r+0x1a>
 801425c:	6823      	ldr	r3, [r4, #0]
 801425e:	b103      	cbz	r3, 8014262 <_close_r+0x1a>
 8014260:	602b      	str	r3, [r5, #0]
 8014262:	bd38      	pop	{r3, r4, r5, pc}
 8014264:	20005ed4 	.word	0x20005ed4

08014268 <_fstat_r>:
 8014268:	b538      	push	{r3, r4, r5, lr}
 801426a:	4c07      	ldr	r4, [pc, #28]	; (8014288 <_fstat_r+0x20>)
 801426c:	2300      	movs	r3, #0
 801426e:	4605      	mov	r5, r0
 8014270:	4608      	mov	r0, r1
 8014272:	4611      	mov	r1, r2
 8014274:	6023      	str	r3, [r4, #0]
 8014276:	f7f1 fa7c 	bl	8005772 <_fstat>
 801427a:	1c43      	adds	r3, r0, #1
 801427c:	d102      	bne.n	8014284 <_fstat_r+0x1c>
 801427e:	6823      	ldr	r3, [r4, #0]
 8014280:	b103      	cbz	r3, 8014284 <_fstat_r+0x1c>
 8014282:	602b      	str	r3, [r5, #0]
 8014284:	bd38      	pop	{r3, r4, r5, pc}
 8014286:	bf00      	nop
 8014288:	20005ed4 	.word	0x20005ed4

0801428c <_isatty_r>:
 801428c:	b538      	push	{r3, r4, r5, lr}
 801428e:	4c06      	ldr	r4, [pc, #24]	; (80142a8 <_isatty_r+0x1c>)
 8014290:	2300      	movs	r3, #0
 8014292:	4605      	mov	r5, r0
 8014294:	4608      	mov	r0, r1
 8014296:	6023      	str	r3, [r4, #0]
 8014298:	f7f1 fa7b 	bl	8005792 <_isatty>
 801429c:	1c43      	adds	r3, r0, #1
 801429e:	d102      	bne.n	80142a6 <_isatty_r+0x1a>
 80142a0:	6823      	ldr	r3, [r4, #0]
 80142a2:	b103      	cbz	r3, 80142a6 <_isatty_r+0x1a>
 80142a4:	602b      	str	r3, [r5, #0]
 80142a6:	bd38      	pop	{r3, r4, r5, pc}
 80142a8:	20005ed4 	.word	0x20005ed4

080142ac <_lseek_r>:
 80142ac:	b538      	push	{r3, r4, r5, lr}
 80142ae:	4c07      	ldr	r4, [pc, #28]	; (80142cc <_lseek_r+0x20>)
 80142b0:	4605      	mov	r5, r0
 80142b2:	4608      	mov	r0, r1
 80142b4:	4611      	mov	r1, r2
 80142b6:	2200      	movs	r2, #0
 80142b8:	6022      	str	r2, [r4, #0]
 80142ba:	461a      	mov	r2, r3
 80142bc:	f7f1 fa74 	bl	80057a8 <_lseek>
 80142c0:	1c43      	adds	r3, r0, #1
 80142c2:	d102      	bne.n	80142ca <_lseek_r+0x1e>
 80142c4:	6823      	ldr	r3, [r4, #0]
 80142c6:	b103      	cbz	r3, 80142ca <_lseek_r+0x1e>
 80142c8:	602b      	str	r3, [r5, #0]
 80142ca:	bd38      	pop	{r3, r4, r5, pc}
 80142cc:	20005ed4 	.word	0x20005ed4

080142d0 <__ascii_mbtowc>:
 80142d0:	b082      	sub	sp, #8
 80142d2:	b901      	cbnz	r1, 80142d6 <__ascii_mbtowc+0x6>
 80142d4:	a901      	add	r1, sp, #4
 80142d6:	b142      	cbz	r2, 80142ea <__ascii_mbtowc+0x1a>
 80142d8:	b14b      	cbz	r3, 80142ee <__ascii_mbtowc+0x1e>
 80142da:	7813      	ldrb	r3, [r2, #0]
 80142dc:	600b      	str	r3, [r1, #0]
 80142de:	7812      	ldrb	r2, [r2, #0]
 80142e0:	1c10      	adds	r0, r2, #0
 80142e2:	bf18      	it	ne
 80142e4:	2001      	movne	r0, #1
 80142e6:	b002      	add	sp, #8
 80142e8:	4770      	bx	lr
 80142ea:	4610      	mov	r0, r2
 80142ec:	e7fb      	b.n	80142e6 <__ascii_mbtowc+0x16>
 80142ee:	f06f 0001 	mvn.w	r0, #1
 80142f2:	e7f8      	b.n	80142e6 <__ascii_mbtowc+0x16>

080142f4 <memmove>:
 80142f4:	4288      	cmp	r0, r1
 80142f6:	b510      	push	{r4, lr}
 80142f8:	eb01 0302 	add.w	r3, r1, r2
 80142fc:	d807      	bhi.n	801430e <memmove+0x1a>
 80142fe:	1e42      	subs	r2, r0, #1
 8014300:	4299      	cmp	r1, r3
 8014302:	d00a      	beq.n	801431a <memmove+0x26>
 8014304:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014308:	f802 4f01 	strb.w	r4, [r2, #1]!
 801430c:	e7f8      	b.n	8014300 <memmove+0xc>
 801430e:	4283      	cmp	r3, r0
 8014310:	d9f5      	bls.n	80142fe <memmove+0xa>
 8014312:	1881      	adds	r1, r0, r2
 8014314:	1ad2      	subs	r2, r2, r3
 8014316:	42d3      	cmn	r3, r2
 8014318:	d100      	bne.n	801431c <memmove+0x28>
 801431a:	bd10      	pop	{r4, pc}
 801431c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014320:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8014324:	e7f7      	b.n	8014316 <memmove+0x22>

08014326 <_realloc_r>:
 8014326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014328:	4607      	mov	r7, r0
 801432a:	4614      	mov	r4, r2
 801432c:	460e      	mov	r6, r1
 801432e:	b921      	cbnz	r1, 801433a <_realloc_r+0x14>
 8014330:	4611      	mov	r1, r2
 8014332:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014336:	f7fd bb4b 	b.w	80119d0 <_malloc_r>
 801433a:	b922      	cbnz	r2, 8014346 <_realloc_r+0x20>
 801433c:	f7fd fafa 	bl	8011934 <_free_r>
 8014340:	4625      	mov	r5, r4
 8014342:	4628      	mov	r0, r5
 8014344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014346:	f000 f834 	bl	80143b2 <_malloc_usable_size_r>
 801434a:	42a0      	cmp	r0, r4
 801434c:	d20f      	bcs.n	801436e <_realloc_r+0x48>
 801434e:	4621      	mov	r1, r4
 8014350:	4638      	mov	r0, r7
 8014352:	f7fd fb3d 	bl	80119d0 <_malloc_r>
 8014356:	4605      	mov	r5, r0
 8014358:	2800      	cmp	r0, #0
 801435a:	d0f2      	beq.n	8014342 <_realloc_r+0x1c>
 801435c:	4631      	mov	r1, r6
 801435e:	4622      	mov	r2, r4
 8014360:	f7fd fad4 	bl	801190c <memcpy>
 8014364:	4631      	mov	r1, r6
 8014366:	4638      	mov	r0, r7
 8014368:	f7fd fae4 	bl	8011934 <_free_r>
 801436c:	e7e9      	b.n	8014342 <_realloc_r+0x1c>
 801436e:	4635      	mov	r5, r6
 8014370:	e7e7      	b.n	8014342 <_realloc_r+0x1c>
	...

08014374 <_read_r>:
 8014374:	b538      	push	{r3, r4, r5, lr}
 8014376:	4c07      	ldr	r4, [pc, #28]	; (8014394 <_read_r+0x20>)
 8014378:	4605      	mov	r5, r0
 801437a:	4608      	mov	r0, r1
 801437c:	4611      	mov	r1, r2
 801437e:	2200      	movs	r2, #0
 8014380:	6022      	str	r2, [r4, #0]
 8014382:	461a      	mov	r2, r3
 8014384:	f7f1 f9cc 	bl	8005720 <_read>
 8014388:	1c43      	adds	r3, r0, #1
 801438a:	d102      	bne.n	8014392 <_read_r+0x1e>
 801438c:	6823      	ldr	r3, [r4, #0]
 801438e:	b103      	cbz	r3, 8014392 <_read_r+0x1e>
 8014390:	602b      	str	r3, [r5, #0]
 8014392:	bd38      	pop	{r3, r4, r5, pc}
 8014394:	20005ed4 	.word	0x20005ed4

08014398 <__ascii_wctomb>:
 8014398:	b149      	cbz	r1, 80143ae <__ascii_wctomb+0x16>
 801439a:	2aff      	cmp	r2, #255	; 0xff
 801439c:	bf85      	ittet	hi
 801439e:	238a      	movhi	r3, #138	; 0x8a
 80143a0:	6003      	strhi	r3, [r0, #0]
 80143a2:	700a      	strbls	r2, [r1, #0]
 80143a4:	f04f 30ff 	movhi.w	r0, #4294967295
 80143a8:	bf98      	it	ls
 80143aa:	2001      	movls	r0, #1
 80143ac:	4770      	bx	lr
 80143ae:	4608      	mov	r0, r1
 80143b0:	4770      	bx	lr

080143b2 <_malloc_usable_size_r>:
 80143b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80143b6:	1f18      	subs	r0, r3, #4
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	bfbc      	itt	lt
 80143bc:	580b      	ldrlt	r3, [r1, r0]
 80143be:	18c0      	addlt	r0, r0, r3
 80143c0:	4770      	bx	lr
	...

080143c4 <round>:
 80143c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143c6:	ec57 6b10 	vmov	r6, r7, d0
 80143ca:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80143ce:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80143d2:	2c13      	cmp	r4, #19
 80143d4:	463b      	mov	r3, r7
 80143d6:	463d      	mov	r5, r7
 80143d8:	dc17      	bgt.n	801440a <round+0x46>
 80143da:	2c00      	cmp	r4, #0
 80143dc:	da09      	bge.n	80143f2 <round+0x2e>
 80143de:	3401      	adds	r4, #1
 80143e0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80143e4:	d103      	bne.n	80143ee <round+0x2a>
 80143e6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80143ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80143ee:	2100      	movs	r1, #0
 80143f0:	e02c      	b.n	801444c <round+0x88>
 80143f2:	4a18      	ldr	r2, [pc, #96]	; (8014454 <round+0x90>)
 80143f4:	4122      	asrs	r2, r4
 80143f6:	4217      	tst	r7, r2
 80143f8:	d100      	bne.n	80143fc <round+0x38>
 80143fa:	b19e      	cbz	r6, 8014424 <round+0x60>
 80143fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014400:	4123      	asrs	r3, r4
 8014402:	442b      	add	r3, r5
 8014404:	ea23 0302 	bic.w	r3, r3, r2
 8014408:	e7f1      	b.n	80143ee <round+0x2a>
 801440a:	2c33      	cmp	r4, #51	; 0x33
 801440c:	dd0d      	ble.n	801442a <round+0x66>
 801440e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8014412:	d107      	bne.n	8014424 <round+0x60>
 8014414:	4630      	mov	r0, r6
 8014416:	4639      	mov	r1, r7
 8014418:	ee10 2a10 	vmov	r2, s0
 801441c:	f7eb ff0e 	bl	800023c <__adddf3>
 8014420:	4606      	mov	r6, r0
 8014422:	460f      	mov	r7, r1
 8014424:	ec47 6b10 	vmov	d0, r6, r7
 8014428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801442a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801442e:	f04f 30ff 	mov.w	r0, #4294967295
 8014432:	40d0      	lsrs	r0, r2
 8014434:	4206      	tst	r6, r0
 8014436:	d0f5      	beq.n	8014424 <round+0x60>
 8014438:	2201      	movs	r2, #1
 801443a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801443e:	fa02 f404 	lsl.w	r4, r2, r4
 8014442:	1931      	adds	r1, r6, r4
 8014444:	bf28      	it	cs
 8014446:	189b      	addcs	r3, r3, r2
 8014448:	ea21 0100 	bic.w	r1, r1, r0
 801444c:	461f      	mov	r7, r3
 801444e:	460e      	mov	r6, r1
 8014450:	e7e8      	b.n	8014424 <round+0x60>
 8014452:	bf00      	nop
 8014454:	000fffff 	.word	0x000fffff

08014458 <_init>:
 8014458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801445a:	bf00      	nop
 801445c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801445e:	bc08      	pop	{r3}
 8014460:	469e      	mov	lr, r3
 8014462:	4770      	bx	lr

08014464 <_fini>:
 8014464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014466:	bf00      	nop
 8014468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801446a:	bc08      	pop	{r3}
 801446c:	469e      	mov	lr, r3
 801446e:	4770      	bx	lr
