INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_control_unit
INFO: [VRFC 10-311] analyzing module multi_main_decoder
INFO: [VRFC 10-311] analyzing module multi_ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dp_wf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/Downloads/ug901-vivado-synthesis-examples/rams_sp_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_sp_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multicycle_cpu_sim
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc_wire' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'funct' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IorD' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemWrite' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IRWrite' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PCWrite' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ToggleEqual' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PCSrc' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUControl' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUSrcB' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUSrcA' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWrite' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegDst' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemtoReg' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu_srcA' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu_srcB' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu_result' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_multicycle_cpu_sim_0_0/sim/fib_sim_multicycle_cpu_sim_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_sim_multicycle_cpu_sim_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_sim_clk_gen_0_0/sim/fib_sim_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_sim_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/sim/fib_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/fib_sim/hdl/fib_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_sim_wrapper
