// Seed: 2762811822
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  output wire id_1;
  logic [1 'b0 -  -1 : 1] id_4;
  logic id_5;
  ;
  wire  id_6;
  logic id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_0 = 1 && id_3;
endmodule
module module_2 #(
    parameter id_4 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire [{  id_4  {  1 'b0 >>  -1  }  } : -1] id_7;
  assign id_2[id_4] = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_7 = id_6;
endmodule
