Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 30 14:01:52 2022
| Host         : jd2204-32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DMA_block_design_wrapper_control_sets_placed.rpt
| Design       : DMA_block_design_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   142 |
| Unused register locations in slices containing registers |   274 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      6 |            2 |
|      8 |           13 |
|     10 |            7 |
|     12 |            4 |
|     14 |            6 |
|    16+ |          107 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             540 |           87 |
| No           | No                    | Yes                    |              56 |            9 |
| No           | Yes                   | No                     |             660 |          124 |
| Yes          | No                    | No                     |            1198 |          153 |
| Yes          | No                    | Yes                    |              80 |            9 |
| Yes          | Yes                   | No                     |            2240 |          297 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                  Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                    |                1 |              4 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                    |                1 |              4 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3] | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                            |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                   | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                    |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                  |                2 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                    |                1 |              8 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                    |                1 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_M00_AXIS_inst/count                                                                                                                                                                                                 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_M00_AXIS_inst/axis_tlast_delay_i_1_n_0                                                                                                                                                        |                2 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_M00_AXIS_inst/axis_tlast_delay_i_1_n_0                                                                                                                                                        |                3 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                    |                1 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                1 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | DMA_block_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |             12 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                             | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                2 |             12 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                     | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |             12 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                     | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                2 |             12 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                           |                2 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                              | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                5 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3] | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                3 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                3 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                           | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/all_is_idle_d1_reg                                                                                                                | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                3 |             14 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                5 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0           | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                4 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                    |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                             | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                             | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                            | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                             | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/num_of_words_reg[31]_i_1_n_0                                                                                                                                                                           | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/num_of_words_reg[15]_i_1_n_0                                                                                                                                                                           | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                              | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                     | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/num_of_words_reg[23]_i_1_n_0                                                                                                                                                                           | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                    |                1 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0            | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/num_of_words_reg[7]_i_1_n_0                                                                                                                                                                            | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |             16 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                |                                                                                                                                                                                                                                                    |                2 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                   | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                            |                3 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                    |                3 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg               |                3 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                    |                2 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]          | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                3 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                4 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                    |                2 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]     | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                4 |             22 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                                 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out[10]_i_1_n_0                                                                                                                                                     |                2 |             22 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                           |                                                                                                                                                                                                                                                    |                4 |             22 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                    |                2 |             22 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                    |                2 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                    |                2 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                        |                                                                                                                                                                                                                                                    |                5 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                3 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                    |                9 |             24 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |             26 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                4 |             26 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                            | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                3 |             26 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                    |                2 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                         | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                   | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                3 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                       | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                    |                3 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                    | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 |                                                                                                                                                                                                                                                    |                2 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]_0[0]                                                              | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__2_n_0                                                                                           |                6 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                    |                3 |             32 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                     |                                                                                                                                                                                                                                                    |                3 |             34 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                    |                3 |             34 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               11 |             36 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                      | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             38 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             38 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                    |                5 |             40 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                    |                9 |             40 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                   |                                                                                                                                                                                                                                                    |               10 |             40 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                6 |             42 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg                | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                 |                3 |             42 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                9 |             48 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                8 |             50 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | DMA_block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                9 |             52 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               10 |             54 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                9 |             56 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                    |                9 |             64 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               11 |             64 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                5 |             64 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                        | DMA_block_design_i/trafficgen_0/inst/trafficgen_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |               12 |             64 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                 |                                                                                                                                                                                                                                                    |               12 |             64 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                8 |             66 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                    |                9 |             68 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                8 |             70 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                       | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                6 |             70 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                6 |             72 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                8 |             72 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                    |               10 |             80 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                    |                5 |             80 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[4][0]                                                                                                                                            | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             82 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             82 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             82 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                  | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                7 |             86 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0                                                                                                                 | DMA_block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |               11 |             94 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             94 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                    |                9 |             94 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             96 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             96 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             96 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                    |                9 |             96 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                    |               10 |             96 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | DMA_block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               13 |            118 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               19 |            120 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | DMA_block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               30 |            130 |
|  DMA_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               88 |            542 |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


