timestamp=1723141728455

[~A]
LastVerilogToplevel=tb_basicalu
ModifyID=1
Version=74
design.sv_testbench.sv=0*638*1404

[~MFT]
0=5|0work.mgf|1404|0
1=3|1work.mgf|1820|0
3=6|3work.mgf|3267|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92162956bcb6c3a494eb70793bd140cb9834

[basic_alu]
A/basic_alu=22|../design.sv|1|1*374
BinL64/basic_alu=3*174
R=../design.sv|1
SLP=3*1358
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|6348d32c09388fc96b7371e3506e1d827d9cc33efd018ab6dc6d423984f8d8f44c4e1d921f9294ed368fae57236a4573

[tb_basicalu]
A/tb_basicalu=22|../testbench.sv|1|1*1820
BinL64/tb_basicalu=3*1762
R=../testbench.sv|1
SLP=3*3267
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|31313704df4e8d47c9cab3d2986f1bc886fbde740361d71e702336d6d73e14b26affc9cae367897f8e137939e3c68c52

[~U]
$root=12|0*0|
basic_alu=12|0*182|
tb_basicalu=12|0*433||0x10
