==============================================================
File generated on Sun May 07 20:16:40 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun May 07 20:17:38 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '3_3_3/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from 3_3_3/Compute.cpp:1:
In file included from 3_3_3/Compute.cpp:2:
3_3_3/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
3_3_3/Compute.cpp:133:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: 3_3_3/Compute.cpp:40:11
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file 3_3_3/Compute.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 104.969 ; gain = 20.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 104.969 ; gain = 20.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (3_3_3/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (3_3_3/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 650.914 ; gain = 566.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (3_3_3/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:02:06 . Memory (MB): peak = 1226.379 ; gain = 1141.605
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:499:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:728) in function 'log_apfixed_reduce::log<35, 9>' completely with a factor of 35.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 256.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1161) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1167) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1272) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1278) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1281) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:91) in function 'LFSR' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (3_3_3/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (3_3_3/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (3_3_3/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (3_3_3/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (3_3_3/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (3_3_3/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (3_3_3/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (3_3_3/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1855) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 29 process function(s): 
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'ResizeStream<32u, 64u, 4096u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:726:44) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:746:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (3_3_3/grouperPE.hpp:171:24) to (3_3_3/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (3_3_3/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:03:18 . Memory (MB): peak = 1457.984 ; gain = 1373.211
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (3_3_3/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (3_3_3/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (3_3_3/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (3_3_3/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (3_3_3/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (3_3_3/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (3_3_3/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (3_3_3/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325' to 'StreamingDataWidthCo' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321' to 'StreamingDataWidthCo.1' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317' to 'StreamingDataWidthCo.3' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.4' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<32u, 64u, 4096u>' to 'ResizeStream.1' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324' to 'Relu1D324' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320' to 'Relu1D320' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328' to 'Relu1D328' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323' to 'Conv1DMac_new323' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319' to 'Conv1DMac_new319' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327' to 'Conv1DMac_new327' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (3_3_3/conv1d.h:88:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322' to 'Conv1DBuffer_new322' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318' to 'Conv1DBuffer_new318' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326' to 'Conv1DBuffer_new326' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (3_3_3/conv1d.h:222:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:03:36 . Memory (MB): peak = 1457.984 ; gain = 1373.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.563 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.791 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.526 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.755 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.004 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.869 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.4 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new318_inputBuf_0_V' to 'Conv1DBuffer_new3yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new318'.
INFO: [HLS 200-111]  Elapsed time: 3.612 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V' to 'Conv1DMac_new319_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_1' to 'Conv1DMac_new319_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_2' to 'Conv1DMac_new319_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_3' to 'Conv1DMac_new319_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new319'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D320'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new322_inputBuf_0_V' to 'Conv1DBuffer_new3Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new322'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V' to 'Conv1DMac_new323_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_1' to 'Conv1DMac_new323_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_2' to 'Conv1DMac_new323_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_3' to 'Conv1DMac_new323_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new323'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D324'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new326_inputBuf_0_V' to 'Conv1DBuffer_new3PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new326'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V' to 'Conv1DMac_new327_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_1' to 'Conv1DMac_new327_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_2' to 'Conv1DMac_new327_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_3' to 'Conv1DMac_new327_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new327'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D328'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/input_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/output_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneStZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streami4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new318_U0' to 'start_for_Conv1DB6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new319_U0' to 'start_for_Conv1DM7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D320_U0' to 'start_for_Relu1D38jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streami9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new322_U0' to 'start_for_Conv1DBbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new323_U0' to 'start_for_Conv1DMbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D324_U0' to 'start_for_Relu1D3bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new326_U0' to 'start_for_Conv1DBbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new327_U0' to 'start_for_Conv1DMbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D328_U0' to 'start_for_Relu1D3bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streamibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 1.308 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new3yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneStZio_U(start_for_CloneStZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB0iy_U(start_for_Conv1DB0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt1iI_U(start_for_CloneSt1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM2iS_U(start_for_Conv1DM2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_3i2_U(start_for_Relu1D_3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami4jc_U(start_for_Streami4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper5jm_U(start_for_grouper5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB6jw_U(start_for_Conv1DB6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM7jG_U(start_for_Conv1DM7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D38jQ_U(start_for_Relu1D38jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami9j0_U(start_for_Streami9j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbak_U(start_for_Conv1DBbak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbbk_U(start_for_Conv1DMbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bck_U(start_for_Relu1D3bck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibdk_U(start_for_Streamibdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbek_U(start_for_Conv1DBbek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbfk_U(start_for_Conv1DMbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibgk_U(start_for_Streamibgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibhl_U(start_for_Streamibhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbil_U(start_for_Conv1DBbil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbjl_U(start_for_Conv1DMbjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bkl_U(start_for_Relu1D3bkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibll_U(start_for_Streamibll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbml_U(start_for_Conv1DBbml)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbnm_U(start_for_Conv1DMbnm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_bom_U(start_for_Relu1D_bom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSbpm_U(start_for_ResizeSbpm)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:49 ; elapsed = 00:05:28 . Memory (MB): peak = 1510.969 ; gain = 1426.195
INFO: [SYSC 207-301] Generating SystemC RTL for computeS1.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS1.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS1.
INFO: [HLS 200-112] Total elapsed time: 328.475 seconds; peak allocated memory: 1.308 GB.
==============================================================
File generated on Sun May 07 20:23:56 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated on Mon May 07 20:25:19 +0500 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon May 08 20:02:31 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '3_3_3/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from 3_3_3/Compute.cpp:1:
In file included from 3_3_3/Compute.cpp:2:
3_3_3/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
3_3_3/Compute.cpp:133:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: 3_3_3/Compute.cpp:40:11
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file 3_3_3/Compute.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 105.102 ; gain = 20.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 105.102 ; gain = 20.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (3_3_3/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (3_3_3/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:26 . Memory (MB): peak = 651.512 ; gain = 566.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (3_3_3/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:02:04 . Memory (MB): peak = 1228.652 ; gain = 1143.703
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:499:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:728) in function 'log_apfixed_reduce::log<35, 9>' completely with a factor of 35.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 256.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1161) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1167) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1272) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1278) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1281) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:91) in function 'LFSR' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (3_3_3/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (3_3_3/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (3_3_3/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (3_3_3/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (3_3_3/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (3_3_3/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (3_3_3/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (3_3_3/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1855) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 29 process function(s): 
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'ResizeStream<32u, 64u, 4096u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:726:44) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:746:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (3_3_3/grouperPE.hpp:171:24) to (3_3_3/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (3_3_3/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:03:06 . Memory (MB): peak = 1459.453 ; gain = 1374.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (3_3_3/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (3_3_3/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (3_3_3/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (3_3_3/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (3_3_3/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (3_3_3/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (3_3_3/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (3_3_3/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325' to 'StreamingDataWidthCo' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321' to 'StreamingDataWidthCo.1' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317' to 'StreamingDataWidthCo.3' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.4' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<32u, 64u, 4096u>' to 'ResizeStream.1' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324' to 'Relu1D324' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320' to 'Relu1D320' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328' to 'Relu1D328' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323' to 'Conv1DMac_new323' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319' to 'Conv1DMac_new319' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327' to 'Conv1DMac_new327' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (3_3_3/conv1d.h:88:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322' to 'Conv1DBuffer_new322' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318' to 'Conv1DBuffer_new318' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326' to 'Conv1DBuffer_new326' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (3_3_3/conv1d.h:222:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:03:23 . Memory (MB): peak = 1459.453 ; gain = 1374.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 203.245 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.966 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.958 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.861 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.772 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.987 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 3.451 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new318_inputBuf_0_V' to 'Conv1DBuffer_new3yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new318'.
INFO: [HLS 200-111]  Elapsed time: 3.421 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V' to 'Conv1DMac_new319_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_1' to 'Conv1DMac_new319_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_2' to 'Conv1DMac_new319_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_3' to 'Conv1DMac_new319_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new319'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D320'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new322_inputBuf_0_V' to 'Conv1DBuffer_new3Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new322'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V' to 'Conv1DMac_new323_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_1' to 'Conv1DMac_new323_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_2' to 'Conv1DMac_new323_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_3' to 'Conv1DMac_new323_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new323'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D324'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new326_inputBuf_0_V' to 'Conv1DBuffer_new3PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new326'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V' to 'Conv1DMac_new327_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_1' to 'Conv1DMac_new327_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_2' to 'Conv1DMac_new327_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_3' to 'Conv1DMac_new327_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new327'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D328'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/input_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/output_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneStZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streami4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new318_U0' to 'start_for_Conv1DB6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new319_U0' to 'start_for_Conv1DM7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D320_U0' to 'start_for_Relu1D38jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streami9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new322_U0' to 'start_for_Conv1DBbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new323_U0' to 'start_for_Conv1DMbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D324_U0' to 'start_for_Relu1D3bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new326_U0' to 'start_for_Conv1DBbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new327_U0' to 'start_for_Conv1DMbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D328_U0' to 'start_for_Relu1D3bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streamibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 1.308 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new3yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneStZio_U(start_for_CloneStZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB0iy_U(start_for_Conv1DB0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt1iI_U(start_for_CloneSt1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM2iS_U(start_for_Conv1DM2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_3i2_U(start_for_Relu1D_3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami4jc_U(start_for_Streami4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper5jm_U(start_for_grouper5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB6jw_U(start_for_Conv1DB6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM7jG_U(start_for_Conv1DM7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D38jQ_U(start_for_Relu1D38jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami9j0_U(start_for_Streami9j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbak_U(start_for_Conv1DBbak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbbk_U(start_for_Conv1DMbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bck_U(start_for_Relu1D3bck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibdk_U(start_for_Streamibdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbek_U(start_for_Conv1DBbek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbfk_U(start_for_Conv1DMbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibgk_U(start_for_Streamibgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibhl_U(start_for_Streamibhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbil_U(start_for_Conv1DBbil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbjl_U(start_for_Conv1DMbjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bkl_U(start_for_Relu1D3bkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibll_U(start_for_Streamibll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbml_U(start_for_Conv1DBbml)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbnm_U(start_for_Conv1DMbnm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_bom_U(start_for_Relu1D_bom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSbpm_U(start_for_ResizeSbpm)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:26 ; elapsed = 00:05:12 . Memory (MB): peak = 1511.184 ; gain = 1426.234
INFO: [SYSC 207-301] Generating SystemC RTL for computeS1.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS1.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS1.
INFO: [HLS 200-112] Total elapsed time: 312.598 seconds; peak allocated memory: 1.308 GB.
==============================================================
File generated on Mon May 08 20:08:29 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated on Tue May 08 20:09:02 +0500 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue May 09 00:56:30 +0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '3_3_3/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from 3_3_3/Compute.cpp:1:
In file included from 3_3_3/Compute.cpp:2:
3_3_3/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
3_3_3/Compute.cpp:133:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: 3_3_3/Compute.cpp:40:11
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file 3_3_3/Compute.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:16 . Memory (MB): peak = 105.176 ; gain = 20.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:16 . Memory (MB): peak = 105.176 ; gain = 20.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (3_3_3/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (3_3_3/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_simd' (3_3_3/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:30 . Memory (MB): peak = 649.711 ; gain = 565.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (3_3_3/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (3_3_3/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:02:21 . Memory (MB): peak = 1227.289 ; gain = 1142.645
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:499:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (3_3_3/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:728) in function 'log_apfixed_reduce::log<35, 9>' completely with a factor of 35.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 256.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (3_3_3/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (3_3_3/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (3_3_3/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1161) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1167) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1272) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1278) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:1281) in function 'exp_reduce::exp_core<16, 8, 26>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (3_3_3/grouperPE.hpp:91) in function 'LFSR' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_init' (3_3_3/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_pe' (3_3_3/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (3_3_3/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (3_3_3/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (3_3_3/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (3_3_3/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (3_3_3/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (3_3_3/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (3_3_3/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (3_3_3/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (3_3_3/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (3_3_3/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (3_3_3/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (3_3_3/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:281) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:770) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1855) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 29 process function(s): 
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'ResizeStream<32u, 64u, 4096u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:726:44) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_log_apfixed.h:746:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (3_3_3/grouperPE.hpp:171:24) to (3_3_3/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_exp_apfixed.h:937:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' (3_3_3/conv1d.h:848).
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (3_3_3/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:03:40 . Memory (MB): peak = 1458.168 ; gain = 1373.523
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (3_3_3/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (3_3_3/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (3_3_3/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (3_3_3/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (3_3_3/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (3_3_3/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (3_3_3/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (3_3_3/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (3_3_3/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (3_3_3/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (3_3_3/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (3_3_3/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>325' to 'StreamingDataWidthCo' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>321' to 'StreamingDataWidthCo.1' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>317' to 'StreamingDataWidthCo.3' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.4' (3_3_3/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<32u, 64u, 4096u>' to 'ResizeStream.1' (3_3_3/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>324' to 'Relu1D324' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>320' to 'Relu1D320' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>328' to 'Relu1D328' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (3_3_3/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >323' to 'Conv1DMac_new323' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >319' to 'Conv1DMac_new319' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >327' to 'Conv1DMac_new327' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (3_3_3/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (3_3_3/conv1d.h:88:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>322' to 'Conv1DBuffer_new322' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>318' to 'Conv1DBuffer_new318' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>326' to 'Conv1DBuffer_new326' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (3_3_3/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (3_3_3/conv1d.h:222:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:03:59 . Memory (MB): peak = 1458.168 ; gain = 1373.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.596 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.702 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.472 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.517 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.922 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.522 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.136 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 4.246 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new318_inputBuf_0_V' to 'Conv1DBuffer_new3yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new318'.
INFO: [HLS 200-111]  Elapsed time: 4.975 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V' to 'Conv1DMac_new319_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_1' to 'Conv1DMac_new319_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_2' to 'Conv1DMac_new319_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new319_weights1_m_weights_V_3' to 'Conv1DMac_new319_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new319'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D320'.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new322_inputBuf_0_V' to 'Conv1DBuffer_new3Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new322'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V' to 'Conv1DMac_new323_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_1' to 'Conv1DMac_new323_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_2' to 'Conv1DMac_new323_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new323_weights2_m_weights_V_3' to 'Conv1DMac_new323_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new323'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D324'.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new326_inputBuf_0_V' to 'Conv1DBuffer_new3PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new326'.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V' to 'Conv1DMac_new327_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_1' to 'Conv1DMac_new327_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_2' to 'Conv1DMac_new327_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new327_weights4_m_weights_V_3' to 'Conv1DMac_new327_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new327'.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D328'.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/input_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/output_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneStZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streami4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new318_U0' to 'start_for_Conv1DB6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new319_U0' to 'start_for_Conv1DM7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D320_U0' to 'start_for_Relu1D38jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streami9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new322_U0' to 'start_for_Conv1DBbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new323_U0' to 'start_for_Conv1DMbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D324_U0' to 'start_for_Relu1D3bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new326_U0' to 'start_for_Conv1DBbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new327_U0' to 'start_for_Conv1DMbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D328_U0' to 'start_for_Relu1D3bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streamibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 1.308 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new3yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new319_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new323_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new327_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneStZio_U(start_for_CloneStZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB0iy_U(start_for_Conv1DB0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt1iI_U(start_for_CloneSt1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM2iS_U(start_for_Conv1DM2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_3i2_U(start_for_Relu1D_3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami4jc_U(start_for_Streami4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper5jm_U(start_for_grouper5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB6jw_U(start_for_Conv1DB6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM7jG_U(start_for_Conv1DM7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D38jQ_U(start_for_Relu1D38jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami9j0_U(start_for_Streami9j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbak_U(start_for_Conv1DBbak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbbk_U(start_for_Conv1DMbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bck_U(start_for_Relu1D3bck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibdk_U(start_for_Streamibdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbek_U(start_for_Conv1DBbek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbfk_U(start_for_Conv1DMbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibgk_U(start_for_Streamibgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibhl_U(start_for_Streamibhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbil_U(start_for_Conv1DBbil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbjl_U(start_for_Conv1DMbjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3bkl_U(start_for_Relu1D3bkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibll_U(start_for_Streamibll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbml_U(start_for_Conv1DBbml)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbnm_U(start_for_Conv1DMbnm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_bom_U(start_for_Relu1D_bom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSbpm_U(start_for_ResizeSbpm)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:22 ; elapsed = 00:06:14 . Memory (MB): peak = 1510.129 ; gain = 1425.484
INFO: [SYSC 207-301] Generating SystemC RTL for computeS1.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS1.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS1.
INFO: [HLS 200-112] Total elapsed time: 374.185 seconds; peak allocated memory: 1.308 GB.
==============================================================
File generated on Wed May 09 01:07:25 +0500 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
