# spi_3wire_slave
SystemVerilog implementation of a SPI 3 wire slave with a simple register map. Auto-increment reads and writes supported.
