============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:20:55 am
  Module:                 ID_EX_ctrl_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (20 ps) Setup Check with Pin ALUsrcA_E_reg/CK->D
          Group: clk
     Startpoint: (F) stall
          Clock: (R) clk
       Endpoint: (R) ALUsrcA_E_reg/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      35                  
       Uncertainty:-      30                  
     Required Time:=     435                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     215                  
             Slack:=      20                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_4_line_7_2385_1 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  stall            -       -      F     (arrival)      1  1.0     0     0     200    (-,-) 
  drc_buf_sp1042/Z -       A->Z   F     CLKBUF_X1      4  8.0    21    43     243    (-,-) 
  g823__3772/ZN    -       A2->ZN F     OR2_X1         2  3.4    11    58     302    (-,-) 
  g813__9906/ZN    -       A1->ZN R     NOR2_X1        6 10.8    58    70     372    (-,-) 
  g808__7114/ZN    -       A1->ZN F     NAND2_X1       1  1.8    16    20     392    (-,-) 
  g795__3772/ZN    -       A->ZN  R     OAI21_X1       1  1.4    17    23     415    (-,-) 
  ALUsrcA_E_reg/D  -       -      R     DFFR_X1        1    -     -     0     415    (-,-) 
#------------------------------------------------------------------------------------------

