

================================================================
== Vivado HLS Report for 'IDWT'
================================================================
* Date:           Thu Dec 14 23:01:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.456|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  1127|  1089207|  1127|  1089207|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+---------+--------------+-----------+-----------+------+----------+
        |                 |     Latency    |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |  1126|  1089206| 563 ~ 544603 |          -|          -|     2|    no    |
        | + Loop 1.1      |   320|   272800|   2 ~ 1705   |          -|          -|   160|    no    |
        |  ++ Loop 1.1.1  |  1080|     1080|             9|          -|          -|   120|    no    |
        |  ++ Loop 1.1.2  |   140|      140|            29|          8|          1|    15|    yes   |
        |  ++ Loop 1.1.3  |   240|      480|     2 ~ 4    |          -|          -|   120|    no    |
        | + Loop 1.2      |   240|   271800|   2 ~ 2265   |          -|          -|   120|    no    |
        |  ++ Loop 1.2.1  |  1440|     1440|             9|          -|          -|   160|    no    |
        |  ++ Loop 1.2.2  |   180|      180|            29|          8|          1|    20|    yes   |
        |  ++ Loop 1.2.3  |   320|      640|     2 ~ 4    |          -|          -|   160|    no    |
        +-----------------+------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 29
  * Pipeline-1: initiation interval (II) = 8, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 2
  Pipeline-0 : II = 8, D = 29, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-1 : II = 8, D = 29, States = { 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 43 4 47 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 42 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 13 
42 --> 43 
43 --> 44 46 3 
44 --> 45 
45 --> 46 
46 --> 43 
47 --> 87 48 2 
48 --> 49 57 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 48 
57 --> 86 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 57 
86 --> 87 
87 --> 88 90 47 
88 --> 89 
89 --> 90 
90 --> 87 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%row = alloca [160 x float], align 16" [DWT/DWT_Accel.c:210]   --->   Operation 91 'alloca' 'row' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%column = alloca [120 x float], align 16" [DWT/DWT_Accel.c:211]   --->   Operation 92 'alloca' 'column' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tempr = alloca [160 x float], align 16" [DWT/DWT_Accel.c:212]   --->   Operation 93 'alloca' 'tempr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tempc = alloca [120 x float], align 16" [DWT/DWT_Accel.c:213]   --->   Operation 94 'alloca' 'tempc' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "br label %1" [DWT/DWT_Accel.c:214]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 1, %0 ], [ %k, %30 ]"   --->   Operation 96 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k_0, i32 1)" [DWT/DWT_Accel.c:214]   --->   Operation 97 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %31, label %2" [DWT/DWT_Accel.c:214]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i2 %k_0 to i8" [DWT/DWT_Accel.c:214]   --->   Operation 100 'zext' 'zext_ln214' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i2 %k_0 to i7" [DWT/DWT_Accel.c:214]   --->   Operation 101 'zext' 'zext_ln214_1' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.39ns)   --->   "%level_col = lshr i7 -8, %zext_ln214_1" [DWT/DWT_Accel.c:217]   --->   Operation 102 'lshr' 'level_col' <Predicate = (!tmp_29)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (3.14ns)   --->   "%level_row = lshr i8 -96, %zext_ln214" [DWT/DWT_Accel.c:218]   --->   Operation 103 'lshr' 'level_row' <Predicate = (!tmp_29)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %level_row, i32 1, i32 7)" [DWT/DWT_Accel.c:221]   --->   Operation 104 'partselect' 'lshr_ln' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i7 %lshr_ln to i8" [DWT/DWT_Accel.c:221]   --->   Operation 105 'zext' 'zext_ln221' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %level_col, i32 1, i32 6)" [DWT/DWT_Accel.c:234]   --->   Operation 106 'partselect' 'lshr_ln1' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i6 %lshr_ln1 to i8" [DWT/DWT_Accel.c:219]   --->   Operation 107 'zext' 'zext_ln219' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.76ns)   --->   "br label %3" [DWT/DWT_Accel.c:219]   --->   Operation 108 'br' <Predicate = (!tmp_29)> <Delay = 1.76>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:277]   --->   Operation 109 'ret' <Predicate = (tmp_29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %2 ], [ %j_1, %.loopexit5 ]"   --->   Operation 110 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.55ns)   --->   "%icmp_ln219 = icmp eq i8 %j_0, -96" [DWT/DWT_Accel.c:219]   --->   Operation 111 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 112 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_0, 1" [DWT/DWT_Accel.c:219]   --->   Operation 113 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader3.preheader, label %4" [DWT/DWT_Accel.c:219]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln221 = icmp ult i8 %j_0, %zext_ln221" [DWT/DWT_Accel.c:221]   --->   Operation 115 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln219)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %.preheader7.preheader, label %.loopexit5" [DWT/DWT_Accel.c:221]   --->   Operation 116 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i8 %j_0 to i12" [DWT/DWT_Accel.c:223]   --->   Operation 117 'zext' 'zext_ln223' <Predicate = (!icmp_ln219 & icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:223]   --->   Operation 118 'br' <Predicate = (!icmp_ln219 & icmp_ln221)> <Delay = 1.76>
ST_3 : Operation 119 [1/1] (1.76ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:247]   --->   Operation 119 'br' <Predicate = (icmp_ln219)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %5 ], [ 0, %.preheader7.preheader ]"   --->   Operation 120 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.48ns)   --->   "%icmp_ln223 = icmp eq i7 %i_0, -8" [DWT/DWT_Accel.c:223]   --->   Operation 121 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 122 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [DWT/DWT_Accel.c:223]   --->   Operation 123 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.preheader6.0.preheader, label %5" [DWT/DWT_Accel.c:223]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %i_0, i32 3, i32 6)" [DWT/DWT_Accel.c:225]   --->   Operation 125 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_27 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln3, i7 0)" [DWT/DWT_Accel.c:225]   --->   Operation 126 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i11 %tmp_27 to i12" [DWT/DWT_Accel.c:225]   --->   Operation 127 'zext' 'zext_ln225_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln3, i5 0)" [DWT/DWT_Accel.c:225]   --->   Operation 128 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i9 %tmp_28 to i12" [DWT/DWT_Accel.c:225]   --->   Operation 129 'zext' 'zext_ln225_3' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln225 = add i12 %zext_ln225_2, %zext_ln225_3" [DWT/DWT_Accel.c:225]   --->   Operation 130 'add' 'add_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln225_1 = add i12 %zext_ln223, %add_ln225" [DWT/DWT_Accel.c:225]   --->   Operation 131 'add' 'add_ln225_1' <Predicate = (!icmp_ln223)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i12 %add_ln225_1 to i64" [DWT/DWT_Accel.c:225]   --->   Operation 132 'zext' 'zext_ln225_4' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 133 'getelementptr' 'C_0_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 134 'getelementptr' 'C_1_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 135 'getelementptr' 'C_2_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 136 'getelementptr' 'C_3_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 137 'getelementptr' 'C_4_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 138 'getelementptr' 'C_5_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 139 'getelementptr' 'C_6_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln225_4" [DWT/DWT_Accel.c:225]   --->   Operation 140 'getelementptr' 'C_7_addr_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%C_0_load = load i16* %C_0_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 141 'load' 'C_0_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%C_1_load = load i16* %C_1_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 142 'load' 'C_1_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%C_2_load = load i16* %C_2_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 143 'load' 'C_2_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 144 [2/2] (3.25ns)   --->   "%C_3_load = load i16* %C_3_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 144 'load' 'C_3_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%C_4_load = load i16* %C_4_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 145 'load' 'C_4_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 146 [2/2] (3.25ns)   --->   "%C_5_load = load i16* %C_5_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 146 'load' 'C_5_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%C_6_load = load i16* %C_6_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 147 'load' 'C_6_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 148 [2/2] (3.25ns)   --->   "%C_7_load = load i16* %C_7_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 148 'load' 'C_7_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 149 [1/1] (1.76ns)   --->   "br label %.preheader6.0"   --->   Operation 149 'br' <Predicate = (icmp_ln223)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i7 %i_0 to i3" [DWT/DWT_Accel.c:225]   --->   Operation 150 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i3 %trunc_ln225 to i32" [DWT/DWT_Accel.c:225]   --->   Operation 151 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%C_0_load = load i16* %C_0_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 152 'load' 'C_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%C_1_load = load i16* %C_1_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 153 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%C_2_load = load i16* %C_2_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 154 'load' 'C_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%C_3_load = load i16* %C_3_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 155 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 156 [1/2] (3.25ns)   --->   "%C_4_load = load i16* %C_4_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 156 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%C_5_load = load i16* %C_5_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 157 'load' 'C_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%C_6_load = load i16* %C_6_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 158 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%C_7_load = load i16* %C_7_addr_2, align 2" [DWT/DWT_Accel.c:225]   --->   Operation 159 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 160 [1/1] (2.47ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %C_0_load, i16 %C_1_load, i16 %C_2_load, i16 %C_3_load, i16 %C_4_load, i16 %C_5_load, i16 %C_6_load, i16 %C_7_load, i32 %zext_ln225_1)" [DWT/DWT_Accel.c:225]   --->   Operation 160 'mux' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i16 %tmp_1 to i32" [DWT/DWT_Accel.c:225]   --->   Operation 161 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [6/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 162 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 163 [5/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 163 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 164 [4/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 164 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 165 [3/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 165 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 166 [2/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 166 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 167 [1/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln225_5 to float" [DWT/DWT_Accel.c:225]   --->   Operation 167 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i7 %i_0 to i64" [DWT/DWT_Accel.c:225]   --->   Operation 168 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%column_addr = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln225" [DWT/DWT_Accel.c:225]   --->   Operation 169 'getelementptr' 'column_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (3.25ns)   --->   "store float %tmp, float* %column_addr, align 4" [DWT/DWT_Accel.c:225]   --->   Operation 170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:223]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.12>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%l_0_0 = phi i7 [ %add_ln227, %._crit_edge.7 ], [ 0, %.preheader6.0.preheader ]" [DWT/DWT_Accel.c:227]   --->   Operation 172 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 173 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.48ns)   --->   "%icmp_ln227 = icmp eq i7 %l_0_0, -8" [DWT/DWT_Accel.c:227]   --->   Operation 174 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %.preheader4.preheader, label %hls_label_4_begin" [DWT/DWT_Accel.c:227]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%l_0_0_cast = zext i7 %l_0_0 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 176 'zext' 'l_0_0_cast' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [DWT/DWT_Accel.c:228]   --->   Operation 177 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:230]   --->   Operation 178 'specpipeline' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.48ns)   --->   "%icmp_ln231 = icmp ult i7 %l_0_0, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 179 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %6, label %hls_label_4_end" [DWT/DWT_Accel.c:231]   --->   Operation 180 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i7 %l_0_0 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 181 'zext' 'zext_ln234' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%column_addr_1 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234" [DWT/DWT_Accel.c:234]   --->   Operation 182 'getelementptr' 'column_addr_1' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 0.00>
ST_13 : Operation 183 [2/2] (3.25ns)   --->   "%column_load = load float* %column_addr_1, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 183 'load' 'column_load' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_13 : Operation 184 [1/1] (1.87ns)   --->   "%add_ln234 = add i8 %zext_ln219, %l_0_0_cast" [DWT/DWT_Accel.c:234]   --->   Operation 184 'add' 'add_ln234' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln234_1 = zext i8 %add_ln234 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 185 'zext' 'zext_ln234_1' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%column_addr_2 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_1" [DWT/DWT_Accel.c:234]   --->   Operation 186 'getelementptr' 'column_addr_2' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_2, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 187 'load' 'column_load_1' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 14 <SV = 5> <Delay = 7.69>
ST_14 : Operation 188 [1/2] (3.25ns)   --->   "%column_load = load float* %column_addr_1, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 188 'load' 'column_load' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 189 [2/2] (4.43ns)   --->   "%tmp_6 = fpext float %column_load to double" [DWT/DWT_Accel.c:234]   --->   Operation 189 'fpext' 'tmp_6' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 190 [1/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_2, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 190 'load' 'column_load_1' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 191 [2/2] (4.43ns)   --->   "%tmp_8 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:234]   --->   Operation 191 'fpext' 'tmp_8' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_4)" [DWT/DWT_Accel.c:237]   --->   Operation 192 'specregionend' 'empty_79' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln227 = or i7 %l_0_0, 1" [DWT/DWT_Accel.c:227]   --->   Operation 193 'or' 'or_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i7 %or_ln227 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 194 'zext' 'zext_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.48ns)   --->   "%icmp_ln231_1 = icmp ult i7 %or_ln227, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 195 'icmp' 'icmp_ln231_1' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_1, label %7, label %._crit_edge.1" [DWT/DWT_Accel.c:231]   --->   Operation 196 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln234_3 = zext i7 %or_ln227 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 197 'zext' 'zext_ln234_3' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%column_addr_3 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_3" [DWT/DWT_Accel.c:234]   --->   Operation 198 'getelementptr' 'column_addr_3' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 0.00>
ST_14 : Operation 199 [2/2] (3.25ns)   --->   "%column_load_8 = load float* %column_addr_3, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 199 'load' 'column_load_8' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 200 [1/1] (1.87ns)   --->   "%add_ln234_1 = add i8 %zext_ln219, %zext_ln227" [DWT/DWT_Accel.c:234]   --->   Operation 200 'add' 'add_ln234_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln234_4 = zext i8 %add_ln234_1 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 201 'zext' 'zext_ln234_4' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%column_addr_4 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_4" [DWT/DWT_Accel.c:234]   --->   Operation 202 'getelementptr' 'column_addr_4' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 0.00>
ST_14 : Operation 203 [2/2] (3.25ns)   --->   "%column_load_9 = load float* %column_addr_4, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 203 'load' 'column_load_9' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 15 <SV = 6> <Delay = 7.69>
ST_15 : Operation 204 [1/2] (4.43ns)   --->   "%tmp_6 = fpext float %column_load to double" [DWT/DWT_Accel.c:234]   --->   Operation 204 'fpext' 'tmp_6' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 205 [1/2] (4.43ns)   --->   "%tmp_8 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:234]   --->   Operation 205 'fpext' 'tmp_8' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 206 [1/2] (3.25ns)   --->   "%column_load_8 = load float* %column_addr_3, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 206 'load' 'column_load_8' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 207 [2/2] (4.43ns)   --->   "%tmp_6_1 = fpext float %column_load_8 to double" [DWT/DWT_Accel.c:234]   --->   Operation 207 'fpext' 'tmp_6_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 208 [1/2] (3.25ns)   --->   "%column_load_9 = load float* %column_addr_4, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 208 'load' 'column_load_9' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 209 [2/2] (4.43ns)   --->   "%tmp_8_1 = fpext float %column_load_9 to double" [DWT/DWT_Accel.c:234]   --->   Operation 209 'fpext' 'tmp_8_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln227_1 = or i7 %l_0_0, 2" [DWT/DWT_Accel.c:227]   --->   Operation 210 'or' 'or_ln227_1' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i7 %or_ln227_1 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 211 'zext' 'zext_ln227_1' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.48ns)   --->   "%icmp_ln231_2 = icmp ult i7 %or_ln227_1, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 212 'icmp' 'icmp_ln231_2' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_2, label %8, label %._crit_edge.2" [DWT/DWT_Accel.c:231]   --->   Operation 213 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln234_6 = zext i7 %or_ln227_1 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 214 'zext' 'zext_ln234_6' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%column_addr_5 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_6" [DWT/DWT_Accel.c:234]   --->   Operation 215 'getelementptr' 'column_addr_5' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 0.00>
ST_15 : Operation 216 [2/2] (3.25ns)   --->   "%column_load_2 = load float* %column_addr_5, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 216 'load' 'column_load_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 217 [1/1] (1.87ns)   --->   "%add_ln234_2 = add i8 %zext_ln219, %zext_ln227_1" [DWT/DWT_Accel.c:234]   --->   Operation 217 'add' 'add_ln234_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln234_7 = zext i8 %add_ln234_2 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 218 'zext' 'zext_ln234_7' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%column_addr_6 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_7" [DWT/DWT_Accel.c:234]   --->   Operation 219 'getelementptr' 'column_addr_6' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 0.00>
ST_15 : Operation 220 [2/2] (3.25ns)   --->   "%column_load_10 = load float* %column_addr_6, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 220 'load' 'column_load_10' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 16 <SV = 7> <Delay = 7.78>
ST_16 : Operation 221 [6/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 221 'dmul' 'tmp_7' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [6/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 222 'dmul' 'tmp_9' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/2] (4.43ns)   --->   "%tmp_6_1 = fpext float %column_load_8 to double" [DWT/DWT_Accel.c:234]   --->   Operation 223 'fpext' 'tmp_6_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 224 [1/2] (4.43ns)   --->   "%tmp_8_1 = fpext float %column_load_9 to double" [DWT/DWT_Accel.c:234]   --->   Operation 224 'fpext' 'tmp_8_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 225 [1/2] (3.25ns)   --->   "%column_load_2 = load float* %column_addr_5, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 225 'load' 'column_load_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 226 [2/2] (4.43ns)   --->   "%tmp_6_2 = fpext float %column_load_2 to double" [DWT/DWT_Accel.c:234]   --->   Operation 226 'fpext' 'tmp_6_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 227 [1/2] (3.25ns)   --->   "%column_load_10 = load float* %column_addr_6, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 227 'load' 'column_load_10' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 228 [2/2] (4.43ns)   --->   "%tmp_8_2 = fpext float %column_load_10 to double" [DWT/DWT_Accel.c:234]   --->   Operation 228 'fpext' 'tmp_8_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln227_2 = or i7 %l_0_0, 3" [DWT/DWT_Accel.c:227]   --->   Operation 229 'or' 'or_ln227_2' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i7 %or_ln227_2 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 230 'zext' 'zext_ln227_2' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.48ns)   --->   "%icmp_ln231_3 = icmp ult i7 %or_ln227_2, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 231 'icmp' 'icmp_ln231_3' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_3, label %9, label %._crit_edge.3" [DWT/DWT_Accel.c:231]   --->   Operation 232 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln234_9 = zext i7 %or_ln227_2 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 233 'zext' 'zext_ln234_9' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%column_addr_7 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_9" [DWT/DWT_Accel.c:234]   --->   Operation 234 'getelementptr' 'column_addr_7' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 0.00>
ST_16 : Operation 235 [2/2] (3.25ns)   --->   "%column_load_3 = load float* %column_addr_7, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 235 'load' 'column_load_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 236 [1/1] (1.87ns)   --->   "%add_ln234_3 = add i8 %zext_ln219, %zext_ln227_2" [DWT/DWT_Accel.c:234]   --->   Operation 236 'add' 'add_ln234_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln234_10 = zext i8 %add_ln234_3 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 237 'zext' 'zext_ln234_10' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%column_addr_8 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_10" [DWT/DWT_Accel.c:234]   --->   Operation 238 'getelementptr' 'column_addr_8' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 0.00>
ST_16 : Operation 239 [2/2] (3.25ns)   --->   "%column_load_11 = load float* %column_addr_8, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 239 'load' 'column_load_11' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 17 <SV = 8> <Delay = 7.78>
ST_17 : Operation 240 [5/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 240 'dmul' 'tmp_7' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [5/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 241 'dmul' 'tmp_9' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [6/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 242 'dmul' 'tmp_7_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [6/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 243 'dmul' 'tmp_9_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/2] (4.43ns)   --->   "%tmp_6_2 = fpext float %column_load_2 to double" [DWT/DWT_Accel.c:234]   --->   Operation 244 'fpext' 'tmp_6_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 245 [1/2] (4.43ns)   --->   "%tmp_8_2 = fpext float %column_load_10 to double" [DWT/DWT_Accel.c:234]   --->   Operation 245 'fpext' 'tmp_8_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 246 [1/2] (3.25ns)   --->   "%column_load_3 = load float* %column_addr_7, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 246 'load' 'column_load_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 247 [2/2] (4.43ns)   --->   "%tmp_6_3 = fpext float %column_load_3 to double" [DWT/DWT_Accel.c:234]   --->   Operation 247 'fpext' 'tmp_6_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 248 [1/2] (3.25ns)   --->   "%column_load_11 = load float* %column_addr_8, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 248 'load' 'column_load_11' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 249 [2/2] (4.43ns)   --->   "%tmp_8_3 = fpext float %column_load_11 to double" [DWT/DWT_Accel.c:234]   --->   Operation 249 'fpext' 'tmp_8_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln227_3 = or i7 %l_0_0, 4" [DWT/DWT_Accel.c:227]   --->   Operation 250 'or' 'or_ln227_3' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i7 %or_ln227_3 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 251 'zext' 'zext_ln227_3' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (1.48ns)   --->   "%icmp_ln231_4 = icmp ult i7 %or_ln227_3, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 252 'icmp' 'icmp_ln231_4' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_4, label %10, label %._crit_edge.4" [DWT/DWT_Accel.c:231]   --->   Operation 253 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln234_12 = zext i7 %or_ln227_3 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 254 'zext' 'zext_ln234_12' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%column_addr_9 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_12" [DWT/DWT_Accel.c:234]   --->   Operation 255 'getelementptr' 'column_addr_9' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 0.00>
ST_17 : Operation 256 [2/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_9, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 256 'load' 'column_load_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 257 [1/1] (1.87ns)   --->   "%add_ln234_4 = add i8 %zext_ln219, %zext_ln227_3" [DWT/DWT_Accel.c:234]   --->   Operation 257 'add' 'add_ln234_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln234_13 = zext i8 %add_ln234_4 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 258 'zext' 'zext_ln234_13' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%column_addr_10 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_13" [DWT/DWT_Accel.c:234]   --->   Operation 259 'getelementptr' 'column_addr_10' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 0.00>
ST_17 : Operation 260 [2/2] (3.25ns)   --->   "%column_load_12 = load float* %column_addr_10, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 260 'load' 'column_load_12' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 18 <SV = 9> <Delay = 7.78>
ST_18 : Operation 261 [4/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 261 'dmul' 'tmp_7' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [4/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 262 'dmul' 'tmp_9' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [5/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 263 'dmul' 'tmp_7_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [5/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 264 'dmul' 'tmp_9_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [6/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 265 'dmul' 'tmp_7_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [6/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 266 'dmul' 'tmp_9_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/2] (4.43ns)   --->   "%tmp_6_3 = fpext float %column_load_3 to double" [DWT/DWT_Accel.c:234]   --->   Operation 267 'fpext' 'tmp_6_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 268 [1/2] (4.43ns)   --->   "%tmp_8_3 = fpext float %column_load_11 to double" [DWT/DWT_Accel.c:234]   --->   Operation 268 'fpext' 'tmp_8_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 269 [1/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_9, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 269 'load' 'column_load_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 270 [2/2] (4.43ns)   --->   "%tmp_6_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:234]   --->   Operation 270 'fpext' 'tmp_6_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 271 [1/2] (3.25ns)   --->   "%column_load_12 = load float* %column_addr_10, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 271 'load' 'column_load_12' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 272 [2/2] (4.43ns)   --->   "%tmp_8_4 = fpext float %column_load_12 to double" [DWT/DWT_Accel.c:234]   --->   Operation 272 'fpext' 'tmp_8_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln227_4 = or i7 %l_0_0, 5" [DWT/DWT_Accel.c:227]   --->   Operation 273 'or' 'or_ln227_4' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln227_4 = zext i7 %or_ln227_4 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 274 'zext' 'zext_ln227_4' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (1.48ns)   --->   "%icmp_ln231_5 = icmp ult i7 %or_ln227_4, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 275 'icmp' 'icmp_ln231_5' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_5, label %11, label %._crit_edge.5" [DWT/DWT_Accel.c:231]   --->   Operation 276 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln234_15 = zext i7 %or_ln227_4 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 277 'zext' 'zext_ln234_15' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%column_addr_11 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_15" [DWT/DWT_Accel.c:234]   --->   Operation 278 'getelementptr' 'column_addr_11' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 0.00>
ST_18 : Operation 279 [2/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_11, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 279 'load' 'column_load_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 280 [1/1] (1.87ns)   --->   "%add_ln234_5 = add i8 %zext_ln219, %zext_ln227_4" [DWT/DWT_Accel.c:234]   --->   Operation 280 'add' 'add_ln234_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln234_16 = zext i8 %add_ln234_5 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 281 'zext' 'zext_ln234_16' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%column_addr_12 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_16" [DWT/DWT_Accel.c:234]   --->   Operation 282 'getelementptr' 'column_addr_12' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 0.00>
ST_18 : Operation 283 [2/2] (3.25ns)   --->   "%column_load_13 = load float* %column_addr_12, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 283 'load' 'column_load_13' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 19 <SV = 10> <Delay = 7.78>
ST_19 : Operation 284 [3/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 284 'dmul' 'tmp_7' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [3/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 285 'dmul' 'tmp_9' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [4/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 286 'dmul' 'tmp_7_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [4/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 287 'dmul' 'tmp_9_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [5/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 288 'dmul' 'tmp_7_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [5/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 289 'dmul' 'tmp_9_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [6/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 290 'dmul' 'tmp_7_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [6/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 291 'dmul' 'tmp_9_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/2] (4.43ns)   --->   "%tmp_6_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:234]   --->   Operation 292 'fpext' 'tmp_6_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 293 [1/2] (4.43ns)   --->   "%tmp_8_4 = fpext float %column_load_12 to double" [DWT/DWT_Accel.c:234]   --->   Operation 293 'fpext' 'tmp_8_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 294 [1/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_11, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 294 'load' 'column_load_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 295 [2/2] (4.43ns)   --->   "%tmp_6_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:234]   --->   Operation 295 'fpext' 'tmp_6_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 296 [1/2] (3.25ns)   --->   "%column_load_13 = load float* %column_addr_12, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 296 'load' 'column_load_13' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 297 [2/2] (4.43ns)   --->   "%tmp_8_5 = fpext float %column_load_13 to double" [DWT/DWT_Accel.c:234]   --->   Operation 297 'fpext' 'tmp_8_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln227_5 = or i7 %l_0_0, 6" [DWT/DWT_Accel.c:227]   --->   Operation 298 'or' 'or_ln227_5' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln227_5 = zext i7 %or_ln227_5 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 299 'zext' 'zext_ln227_5' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (1.48ns)   --->   "%icmp_ln231_6 = icmp ult i7 %or_ln227_5, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 300 'icmp' 'icmp_ln231_6' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_6, label %12, label %._crit_edge.6" [DWT/DWT_Accel.c:231]   --->   Operation 301 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln234_18 = zext i7 %or_ln227_5 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 302 'zext' 'zext_ln234_18' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%column_addr_13 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_18" [DWT/DWT_Accel.c:234]   --->   Operation 303 'getelementptr' 'column_addr_13' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 0.00>
ST_19 : Operation 304 [2/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_13, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 304 'load' 'column_load_6' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 305 [1/1] (1.87ns)   --->   "%add_ln234_6 = add i8 %zext_ln219, %zext_ln227_5" [DWT/DWT_Accel.c:234]   --->   Operation 305 'add' 'add_ln234_6' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln234_19 = zext i8 %add_ln234_6 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 306 'zext' 'zext_ln234_19' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%column_addr_14 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_19" [DWT/DWT_Accel.c:234]   --->   Operation 307 'getelementptr' 'column_addr_14' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 0.00>
ST_19 : Operation 308 [2/2] (3.25ns)   --->   "%column_load_14 = load float* %column_addr_14, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 308 'load' 'column_load_14' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 20 <SV = 11> <Delay = 7.78>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %l_0_0, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 309 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 0.00>
ST_20 : Operation 310 [2/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 310 'dmul' 'tmp_7' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [2/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 311 'dmul' 'tmp_9' <Predicate = (!icmp_ln227 & icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [3/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 312 'dmul' 'tmp_7_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [3/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 313 'dmul' 'tmp_9_1' <Predicate = (!icmp_ln227 & icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [4/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 314 'dmul' 'tmp_7_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [4/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 315 'dmul' 'tmp_9_2' <Predicate = (!icmp_ln227 & icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [5/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 316 'dmul' 'tmp_7_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [5/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 317 'dmul' 'tmp_9_3' <Predicate = (!icmp_ln227 & icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [6/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 318 'dmul' 'tmp_7_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [6/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 319 'dmul' 'tmp_9_4' <Predicate = (!icmp_ln227 & icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/2] (4.43ns)   --->   "%tmp_6_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:234]   --->   Operation 320 'fpext' 'tmp_6_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 321 [1/2] (4.43ns)   --->   "%tmp_8_5 = fpext float %column_load_13 to double" [DWT/DWT_Accel.c:234]   --->   Operation 321 'fpext' 'tmp_8_5' <Predicate = (!icmp_ln227 & icmp_ln231_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 322 [1/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_13, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 322 'load' 'column_load_6' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 323 [2/2] (4.43ns)   --->   "%tmp_6_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:234]   --->   Operation 323 'fpext' 'tmp_6_6' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 324 [1/2] (3.25ns)   --->   "%column_load_14 = load float* %column_addr_14, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 324 'load' 'column_load_14' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 325 [2/2] (4.43ns)   --->   "%tmp_8_6 = fpext float %column_load_14 to double" [DWT/DWT_Accel.c:234]   --->   Operation 325 'fpext' 'tmp_8_6' <Predicate = (!icmp_ln227 & icmp_ln231_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln227_6 = or i7 %l_0_0, 7" [DWT/DWT_Accel.c:227]   --->   Operation 326 'or' 'or_ln227_6' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln227_6 = zext i7 %or_ln227_6 to i8" [DWT/DWT_Accel.c:227]   --->   Operation 327 'zext' 'zext_ln227_6' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (1.48ns)   --->   "%icmp_ln231_7 = icmp ult i7 %or_ln227_6, %level_col" [DWT/DWT_Accel.c:231]   --->   Operation 328 'icmp' 'icmp_ln231_7' <Predicate = (!icmp_ln227)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231_7, label %13, label %._crit_edge.7" [DWT/DWT_Accel.c:231]   --->   Operation 329 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln234_21 = zext i7 %or_ln227_6 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 330 'zext' 'zext_ln234_21' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%column_addr_15 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_21" [DWT/DWT_Accel.c:234]   --->   Operation 331 'getelementptr' 'column_addr_15' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 0.00>
ST_20 : Operation 332 [2/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_15, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 332 'load' 'column_load_7' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 333 [1/1] (1.87ns)   --->   "%add_ln234_7 = add i8 %zext_ln219, %zext_ln227_6" [DWT/DWT_Accel.c:234]   --->   Operation 333 'add' 'add_ln234_7' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln234_22 = zext i8 %add_ln234_7 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 334 'zext' 'zext_ln234_22' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%column_addr_16 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln234_22" [DWT/DWT_Accel.c:234]   --->   Operation 335 'getelementptr' 'column_addr_16' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 0.00>
ST_20 : Operation 336 [2/2] (3.25ns)   --->   "%column_load_15 = load float* %column_addr_16, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 336 'load' 'column_load_15' <Predicate = (!icmp_ln227 & icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 337 [1/1] (1.87ns)   --->   "%add_ln227 = add i7 %l_0_0, 8" [DWT/DWT_Accel.c:227]   --->   Operation 337 'add' 'add_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [DWT/DWT_Accel.c:227]   --->   Operation 338 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 7.78>
ST_21 : Operation 339 [1/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 339 'dmul' 'tmp_7' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [1/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 340 'dmul' 'tmp_9' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [2/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 341 'dmul' 'tmp_7_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [2/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 342 'dmul' 'tmp_9_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [3/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 343 'dmul' 'tmp_7_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [3/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 344 'dmul' 'tmp_9_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [4/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 345 'dmul' 'tmp_7_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [4/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 346 'dmul' 'tmp_9_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [5/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 347 'dmul' 'tmp_7_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [5/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 348 'dmul' 'tmp_9_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [6/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 349 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 350 [6/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 350 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [1/2] (4.43ns)   --->   "%tmp_6_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:234]   --->   Operation 351 'fpext' 'tmp_6_6' <Predicate = (icmp_ln231_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 352 [1/2] (4.43ns)   --->   "%tmp_8_6 = fpext float %column_load_14 to double" [DWT/DWT_Accel.c:234]   --->   Operation 352 'fpext' 'tmp_8_6' <Predicate = (icmp_ln231_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 353 [1/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_15, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 353 'load' 'column_load_7' <Predicate = (icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_21 : Operation 354 [2/2] (4.43ns)   --->   "%tmp_6_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:234]   --->   Operation 354 'fpext' 'tmp_6_7' <Predicate = (icmp_ln231_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 355 [1/2] (3.25ns)   --->   "%column_load_15 = load float* %column_addr_16, align 4" [DWT/DWT_Accel.c:234]   --->   Operation 355 'load' 'column_load_15' <Predicate = (icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_21 : Operation 356 [2/2] (4.43ns)   --->   "%tmp_8_7 = fpext float %column_load_15 to double" [DWT/DWT_Accel.c:234]   --->   Operation 356 'fpext' 'tmp_8_7' <Predicate = (icmp_ln231_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 13> <Delay = 8.23>
ST_22 : Operation 357 [5/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:234]   --->   Operation 357 'dadd' 'tmp_s' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [5/5] (8.23ns)   --->   "%tmp_23 = fsub double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:235]   --->   Operation 358 'dsub' 'tmp_23' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/6] (7.78ns)   --->   "%tmp_7_1 = fmul double %tmp_6_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 359 'dmul' 'tmp_7_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 360 [1/6] (7.78ns)   --->   "%tmp_9_1 = fmul double %tmp_8_1, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 360 'dmul' 'tmp_9_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [2/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 361 'dmul' 'tmp_7_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [2/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 362 'dmul' 'tmp_9_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [3/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 363 'dmul' 'tmp_7_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [3/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 364 'dmul' 'tmp_9_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [4/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 365 'dmul' 'tmp_7_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [4/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 366 'dmul' 'tmp_9_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [5/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 367 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [5/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 368 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [6/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 369 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [6/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 370 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/2] (4.43ns)   --->   "%tmp_6_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:234]   --->   Operation 371 'fpext' 'tmp_6_7' <Predicate = (icmp_ln231_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 372 [1/2] (4.43ns)   --->   "%tmp_8_7 = fpext float %column_load_15 to double" [DWT/DWT_Accel.c:234]   --->   Operation 372 'fpext' 'tmp_8_7' <Predicate = (icmp_ln231_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 14> <Delay = 8.23>
ST_23 : Operation 373 [4/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:234]   --->   Operation 373 'dadd' 'tmp_s' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [4/5] (8.23ns)   --->   "%tmp_23 = fsub double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:235]   --->   Operation 374 'dsub' 'tmp_23' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [5/5] (8.23ns)   --->   "%tmp_1_80 = fadd double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:234]   --->   Operation 375 'dadd' 'tmp_1_80' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [5/5] (8.23ns)   --->   "%tmp_3_1 = fsub double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:235]   --->   Operation 376 'dsub' 'tmp_3_1' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/6] (7.78ns)   --->   "%tmp_7_2 = fmul double %tmp_6_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 377 'dmul' 'tmp_7_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/6] (7.78ns)   --->   "%tmp_9_2 = fmul double %tmp_8_2, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 378 'dmul' 'tmp_9_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [2/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 379 'dmul' 'tmp_7_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [2/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 380 'dmul' 'tmp_9_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [3/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 381 'dmul' 'tmp_7_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [3/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 382 'dmul' 'tmp_9_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 383 [4/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 383 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [4/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 384 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 385 [5/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 385 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 386 [5/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 386 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 387 [6/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 387 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 388 [6/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 388 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.23>
ST_24 : Operation 389 [3/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:234]   --->   Operation 389 'dadd' 'tmp_s' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [3/5] (8.23ns)   --->   "%tmp_23 = fsub double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:235]   --->   Operation 390 'dsub' 'tmp_23' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [4/5] (8.23ns)   --->   "%tmp_1_80 = fadd double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:234]   --->   Operation 391 'dadd' 'tmp_1_80' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [4/5] (8.23ns)   --->   "%tmp_3_1 = fsub double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:235]   --->   Operation 392 'dsub' 'tmp_3_1' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 393 [5/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:234]   --->   Operation 393 'dadd' 'tmp_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [5/5] (8.23ns)   --->   "%tmp_3_2 = fsub double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:235]   --->   Operation 394 'dsub' 'tmp_3_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 395 [1/6] (7.78ns)   --->   "%tmp_7_3 = fmul double %tmp_6_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 395 'dmul' 'tmp_7_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 396 [1/6] (7.78ns)   --->   "%tmp_9_3 = fmul double %tmp_8_3, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 396 'dmul' 'tmp_9_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 397 [2/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 397 'dmul' 'tmp_7_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 398 [2/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 398 'dmul' 'tmp_9_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 399 [3/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 399 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 400 [3/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 400 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [4/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 401 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [4/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 402 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [5/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 403 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [5/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 404 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.23>
ST_25 : Operation 405 [2/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:234]   --->   Operation 405 'dadd' 'tmp_s' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 406 [2/5] (8.23ns)   --->   "%tmp_23 = fsub double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:235]   --->   Operation 406 'dsub' 'tmp_23' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 407 [3/5] (8.23ns)   --->   "%tmp_1_80 = fadd double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:234]   --->   Operation 407 'dadd' 'tmp_1_80' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 408 [3/5] (8.23ns)   --->   "%tmp_3_1 = fsub double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:235]   --->   Operation 408 'dsub' 'tmp_3_1' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [4/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:234]   --->   Operation 409 'dadd' 'tmp_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [4/5] (8.23ns)   --->   "%tmp_3_2 = fsub double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:235]   --->   Operation 410 'dsub' 'tmp_3_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [5/5] (8.23ns)   --->   "%tmp_3 = fadd double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:234]   --->   Operation 411 'dadd' 'tmp_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 412 [5/5] (8.23ns)   --->   "%tmp_3_3 = fsub double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:235]   --->   Operation 412 'dsub' 'tmp_3_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [1/6] (7.78ns)   --->   "%tmp_7_4 = fmul double %tmp_6_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 413 'dmul' 'tmp_7_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [1/6] (7.78ns)   --->   "%tmp_9_4 = fmul double %tmp_8_4, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 414 'dmul' 'tmp_9_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [2/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 415 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 416 [2/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 416 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 417 [3/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 417 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [3/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 418 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [4/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 419 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [4/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 420 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 8.23>
ST_26 : Operation 421 [1/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:234]   --->   Operation 421 'dadd' 'tmp_s' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/5] (8.23ns)   --->   "%tmp_23 = fsub double %tmp_7, %tmp_9" [DWT/DWT_Accel.c:235]   --->   Operation 422 'dsub' 'tmp_23' <Predicate = (icmp_ln231)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 423 [2/5] (8.23ns)   --->   "%tmp_1_80 = fadd double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:234]   --->   Operation 423 'dadd' 'tmp_1_80' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [2/5] (8.23ns)   --->   "%tmp_3_1 = fsub double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:235]   --->   Operation 424 'dsub' 'tmp_3_1' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 425 [3/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:234]   --->   Operation 425 'dadd' 'tmp_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 426 [3/5] (8.23ns)   --->   "%tmp_3_2 = fsub double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:235]   --->   Operation 426 'dsub' 'tmp_3_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 427 [4/5] (8.23ns)   --->   "%tmp_3 = fadd double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:234]   --->   Operation 427 'dadd' 'tmp_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [4/5] (8.23ns)   --->   "%tmp_3_3 = fsub double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:235]   --->   Operation 428 'dsub' 'tmp_3_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 429 [5/5] (8.23ns)   --->   "%tmp_4_81 = fadd double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:234]   --->   Operation 429 'dadd' 'tmp_4_81' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 430 [5/5] (8.23ns)   --->   "%tmp_3_4 = fsub double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:235]   --->   Operation 430 'dsub' 'tmp_3_4' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 431 [1/6] (7.78ns)   --->   "%tmp_7_5 = fmul double %tmp_6_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 431 'dmul' 'tmp_7_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 432 [1/6] (7.78ns)   --->   "%tmp_9_5 = fmul double %tmp_8_5, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 432 'dmul' 'tmp_9_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 433 [2/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 433 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 434 [2/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 434 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 435 [3/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 435 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 436 [3/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 436 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 8.23>
ST_27 : Operation 437 [6/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 437 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 438 [6/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 438 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/5] (8.23ns)   --->   "%tmp_1_80 = fadd double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:234]   --->   Operation 439 'dadd' 'tmp_1_80' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 440 [1/5] (8.23ns)   --->   "%tmp_3_1 = fsub double %tmp_7_1, %tmp_9_1" [DWT/DWT_Accel.c:235]   --->   Operation 440 'dsub' 'tmp_3_1' <Predicate = (icmp_ln231_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 441 [2/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:234]   --->   Operation 441 'dadd' 'tmp_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 442 [2/5] (8.23ns)   --->   "%tmp_3_2 = fsub double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:235]   --->   Operation 442 'dsub' 'tmp_3_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 443 [3/5] (8.23ns)   --->   "%tmp_3 = fadd double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:234]   --->   Operation 443 'dadd' 'tmp_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 444 [3/5] (8.23ns)   --->   "%tmp_3_3 = fsub double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:235]   --->   Operation 444 'dsub' 'tmp_3_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 445 [4/5] (8.23ns)   --->   "%tmp_4_81 = fadd double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:234]   --->   Operation 445 'dadd' 'tmp_4_81' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 446 [4/5] (8.23ns)   --->   "%tmp_3_4 = fsub double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:235]   --->   Operation 446 'dsub' 'tmp_3_4' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 447 [5/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:234]   --->   Operation 447 'dadd' 'tmp_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 448 [5/5] (8.23ns)   --->   "%tmp_3_5 = fsub double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:235]   --->   Operation 448 'dsub' 'tmp_3_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 449 [1/6] (7.78ns)   --->   "%tmp_7_6 = fmul double %tmp_6_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 449 'dmul' 'tmp_7_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 450 [1/6] (7.78ns)   --->   "%tmp_9_6 = fmul double %tmp_8_6, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 450 'dmul' 'tmp_9_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 451 [2/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 451 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 452 [2/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 452 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 8.23>
ST_28 : Operation 453 [5/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 453 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 454 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 454 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 455 [6/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 455 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 456 [6/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 456 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 457 [1/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:234]   --->   Operation 457 'dadd' 'tmp_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 458 [1/5] (8.23ns)   --->   "%tmp_3_2 = fsub double %tmp_7_2, %tmp_9_2" [DWT/DWT_Accel.c:235]   --->   Operation 458 'dsub' 'tmp_3_2' <Predicate = (icmp_ln231_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 459 [2/5] (8.23ns)   --->   "%tmp_3 = fadd double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:234]   --->   Operation 459 'dadd' 'tmp_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 460 [2/5] (8.23ns)   --->   "%tmp_3_3 = fsub double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:235]   --->   Operation 460 'dsub' 'tmp_3_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 461 [3/5] (8.23ns)   --->   "%tmp_4_81 = fadd double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:234]   --->   Operation 461 'dadd' 'tmp_4_81' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 462 [3/5] (8.23ns)   --->   "%tmp_3_4 = fsub double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:235]   --->   Operation 462 'dsub' 'tmp_3_4' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 463 [4/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:234]   --->   Operation 463 'dadd' 'tmp_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 464 [4/5] (8.23ns)   --->   "%tmp_3_5 = fsub double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:235]   --->   Operation 464 'dsub' 'tmp_3_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 465 [5/5] (8.23ns)   --->   "%tmp_6_82 = fadd double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:234]   --->   Operation 465 'dadd' 'tmp_6_82' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [5/5] (8.23ns)   --->   "%tmp_3_6 = fsub double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:235]   --->   Operation 466 'dsub' 'tmp_3_6' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 467 [1/6] (7.78ns)   --->   "%tmp_7_7 = fmul double %tmp_6_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 467 'dmul' 'tmp_7_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/6] (7.78ns)   --->   "%tmp_9_7 = fmul double %tmp_8_7, 5.000000e-01" [DWT/DWT_Accel.c:234]   --->   Operation 468 'dmul' 'tmp_9_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 8.23>
ST_29 : Operation 469 [4/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 469 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 470 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [5/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 471 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 472 [5/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 472 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [6/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 473 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 474 [6/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 474 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/5] (8.23ns)   --->   "%tmp_3 = fadd double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:234]   --->   Operation 475 'dadd' 'tmp_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 476 [1/5] (8.23ns)   --->   "%tmp_3_3 = fsub double %tmp_7_3, %tmp_9_3" [DWT/DWT_Accel.c:235]   --->   Operation 476 'dsub' 'tmp_3_3' <Predicate = (icmp_ln231_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 477 [2/5] (8.23ns)   --->   "%tmp_4_81 = fadd double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:234]   --->   Operation 477 'dadd' 'tmp_4_81' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 478 [2/5] (8.23ns)   --->   "%tmp_3_4 = fsub double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:235]   --->   Operation 478 'dsub' 'tmp_3_4' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 479 [3/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:234]   --->   Operation 479 'dadd' 'tmp_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 480 [3/5] (8.23ns)   --->   "%tmp_3_5 = fsub double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:235]   --->   Operation 480 'dsub' 'tmp_3_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 481 [4/5] (8.23ns)   --->   "%tmp_6_82 = fadd double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:234]   --->   Operation 481 'dadd' 'tmp_6_82' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 482 [4/5] (8.23ns)   --->   "%tmp_3_6 = fsub double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:235]   --->   Operation 482 'dsub' 'tmp_3_6' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 483 [5/5] (8.23ns)   --->   "%tmp_7_83 = fadd double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:234]   --->   Operation 483 'dadd' 'tmp_7_83' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 484 [5/5] (8.23ns)   --->   "%tmp_3_7 = fsub double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:235]   --->   Operation 484 'dsub' 'tmp_3_7' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 21> <Delay = 8.23>
ST_30 : Operation 485 [3/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 485 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 486 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 486 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 487 [4/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 487 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 488 [4/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 488 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 489 [5/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 489 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 490 [5/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 490 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 491 [6/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 491 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 492 [6/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 492 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 493 [1/5] (8.23ns)   --->   "%tmp_4_81 = fadd double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:234]   --->   Operation 493 'dadd' 'tmp_4_81' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 494 [1/5] (8.23ns)   --->   "%tmp_3_4 = fsub double %tmp_7_4, %tmp_9_4" [DWT/DWT_Accel.c:235]   --->   Operation 494 'dsub' 'tmp_3_4' <Predicate = (icmp_ln231_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 495 [2/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:234]   --->   Operation 495 'dadd' 'tmp_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [2/5] (8.23ns)   --->   "%tmp_3_5 = fsub double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:235]   --->   Operation 496 'dsub' 'tmp_3_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 497 [3/5] (8.23ns)   --->   "%tmp_6_82 = fadd double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:234]   --->   Operation 497 'dadd' 'tmp_6_82' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 498 [3/5] (8.23ns)   --->   "%tmp_3_6 = fsub double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:235]   --->   Operation 498 'dsub' 'tmp_3_6' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [4/5] (8.23ns)   --->   "%tmp_7_83 = fadd double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:234]   --->   Operation 499 'dadd' 'tmp_7_83' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 500 [4/5] (8.23ns)   --->   "%tmp_3_7 = fsub double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:235]   --->   Operation 500 'dsub' 'tmp_3_7' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 8.23>
ST_31 : Operation 501 [2/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 501 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 502 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 502 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 503 [3/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 503 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 504 [3/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 504 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 505 [4/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 505 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 506 [4/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 506 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 507 [5/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 507 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [5/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 508 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [6/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 509 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [6/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 510 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 511 [1/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:234]   --->   Operation 511 'dadd' 'tmp_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 512 [1/5] (8.23ns)   --->   "%tmp_3_5 = fsub double %tmp_7_5, %tmp_9_5" [DWT/DWT_Accel.c:235]   --->   Operation 512 'dsub' 'tmp_3_5' <Predicate = (icmp_ln231_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 513 [2/5] (8.23ns)   --->   "%tmp_6_82 = fadd double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:234]   --->   Operation 513 'dadd' 'tmp_6_82' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 514 [2/5] (8.23ns)   --->   "%tmp_3_6 = fsub double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:235]   --->   Operation 514 'dsub' 'tmp_3_6' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 515 [3/5] (8.23ns)   --->   "%tmp_7_83 = fadd double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:234]   --->   Operation 515 'dadd' 'tmp_7_83' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 516 [3/5] (8.23ns)   --->   "%tmp_3_7 = fsub double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:235]   --->   Operation 516 'dsub' 'tmp_3_7' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 8.23>
ST_32 : Operation 517 [1/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 517 'dmul' 'tmp_21' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 518 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 518 'dmul' 'tmp_24' <Predicate = (icmp_ln231)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [2/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 519 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 520 [2/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 520 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [3/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 521 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 522 [3/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 522 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 523 [4/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 523 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 524 [4/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 524 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 525 [5/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 525 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 526 [5/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 526 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [6/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 527 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 528 [6/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 528 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 529 [1/5] (8.23ns)   --->   "%tmp_6_82 = fadd double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:234]   --->   Operation 529 'dadd' 'tmp_6_82' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 530 [1/5] (8.23ns)   --->   "%tmp_3_6 = fsub double %tmp_7_6, %tmp_9_6" [DWT/DWT_Accel.c:235]   --->   Operation 530 'dsub' 'tmp_3_6' <Predicate = (icmp_ln231_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 531 [2/5] (8.23ns)   --->   "%tmp_7_83 = fadd double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:234]   --->   Operation 531 'dadd' 'tmp_7_83' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 532 [2/5] (8.23ns)   --->   "%tmp_3_7 = fsub double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:235]   --->   Operation 532 'dsub' 'tmp_3_7' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 8.23>
ST_33 : Operation 533 [2/2] (5.20ns)   --->   "%tmp_22 = fptrunc double %tmp_21 to float" [DWT/DWT_Accel.c:234]   --->   Operation 533 'fptrunc' 'tmp_22' <Predicate = (icmp_ln231)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 534 [2/2] (5.20ns)   --->   "%tmp_10 = fptrunc double %tmp_24 to float" [DWT/DWT_Accel.c:235]   --->   Operation 534 'fptrunc' 'tmp_10' <Predicate = (icmp_ln231)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 535 [1/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_1_80, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 535 'dmul' 'tmp_1_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 536 [1/6] (7.78ns)   --->   "%tmp_4_1 = fmul double %tmp_3_1, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 536 'dmul' 'tmp_4_1' <Predicate = (icmp_ln231_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 537 [2/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 537 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 538 [2/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 538 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 539 [3/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 539 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 540 [3/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 540 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 541 [4/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 541 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 542 [4/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 542 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 543 [5/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 543 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 544 [5/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 544 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 545 [6/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 545 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 546 [6/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 546 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 547 [1/5] (8.23ns)   --->   "%tmp_7_83 = fadd double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:234]   --->   Operation 547 'dadd' 'tmp_7_83' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 548 [1/5] (8.23ns)   --->   "%tmp_3_7 = fsub double %tmp_7_7, %tmp_9_7" [DWT/DWT_Accel.c:235]   --->   Operation 548 'dsub' 'tmp_3_7' <Predicate = (icmp_ln231_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.45>
ST_34 : Operation 549 [1/2] (5.20ns)   --->   "%tmp_22 = fptrunc double %tmp_21 to float" [DWT/DWT_Accel.c:234]   --->   Operation 549 'fptrunc' 'tmp_22' <Predicate = (icmp_ln231)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln234_2 = zext i8 %shl_ln to i64" [DWT/DWT_Accel.c:234]   --->   Operation 550 'zext' 'zext_ln234_2' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 551 [1/1] (0.00ns)   --->   "%tempc_addr = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_2" [DWT/DWT_Accel.c:234]   --->   Operation 551 'getelementptr' 'tempc_addr' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 552 [1/1] (3.25ns)   --->   "store float %tmp_22, float* %tempc_addr, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 552 'store' <Predicate = (icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_34 : Operation 553 [1/2] (5.20ns)   --->   "%tmp_10 = fptrunc double %tmp_24 to float" [DWT/DWT_Accel.c:235]   --->   Operation 553 'fptrunc' 'tmp_10' <Predicate = (icmp_ln231)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln235 = or i8 %shl_ln, 1" [DWT/DWT_Accel.c:235]   --->   Operation 554 'or' 'or_ln235' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %or_ln235 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 555 'zext' 'zext_ln235' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 556 [1/1] (0.00ns)   --->   "%tempc_addr_1 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235" [DWT/DWT_Accel.c:235]   --->   Operation 556 'getelementptr' 'tempc_addr_1' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 557 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %tempc_addr_1, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 557 'store' <Predicate = (icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_34 : Operation 558 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [DWT/DWT_Accel.c:236]   --->   Operation 558 'br' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 559 [2/2] (5.20ns)   --->   "%tmp_2_1 = fptrunc double %tmp_1_1 to float" [DWT/DWT_Accel.c:234]   --->   Operation 559 'fptrunc' 'tmp_2_1' <Predicate = (icmp_ln231_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 560 [2/2] (5.20ns)   --->   "%tmp_10_1 = fptrunc double %tmp_4_1 to float" [DWT/DWT_Accel.c:235]   --->   Operation 560 'fptrunc' 'tmp_10_1' <Predicate = (icmp_ln231_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 561 [1/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_2, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 561 'dmul' 'tmp_1_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 562 [1/6] (7.78ns)   --->   "%tmp_4_2 = fmul double %tmp_3_2, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 562 'dmul' 'tmp_4_2' <Predicate = (icmp_ln231_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 563 [2/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 563 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 564 [2/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 564 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 565 [3/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 565 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 566 [3/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 566 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 567 [4/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 567 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 568 [4/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 568 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 569 [5/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 569 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 570 [5/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 570 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 571 [6/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 571 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 572 [6/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 572 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.45>
ST_35 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln233_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 573 'bitconcatenate' 'shl_ln233_1' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 574 [1/2] (5.20ns)   --->   "%tmp_2_1 = fptrunc double %tmp_1_1 to float" [DWT/DWT_Accel.c:234]   --->   Operation 574 'fptrunc' 'tmp_2_1' <Predicate = (icmp_ln231_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln234_5 = zext i8 %shl_ln233_1 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 575 'zext' 'zext_ln234_5' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 576 [1/1] (0.00ns)   --->   "%tempc_addr_8 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_5" [DWT/DWT_Accel.c:234]   --->   Operation 576 'getelementptr' 'tempc_addr_8' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 577 [1/1] (3.25ns)   --->   "store float %tmp_2_1, float* %tempc_addr_8, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 577 'store' <Predicate = (icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_35 : Operation 578 [1/2] (5.20ns)   --->   "%tmp_10_1 = fptrunc double %tmp_4_1 to float" [DWT/DWT_Accel.c:235]   --->   Operation 578 'fptrunc' 'tmp_10_1' <Predicate = (icmp_ln231_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln235_1 = or i8 %shl_ln233_1, 1" [DWT/DWT_Accel.c:235]   --->   Operation 579 'or' 'or_ln235_1' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln235_1 = zext i8 %or_ln235_1 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 580 'zext' 'zext_ln235_1' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 581 [1/1] (0.00ns)   --->   "%tempc_addr_9 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_1" [DWT/DWT_Accel.c:235]   --->   Operation 581 'getelementptr' 'tempc_addr_9' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 582 [1/1] (3.25ns)   --->   "store float %tmp_10_1, float* %tempc_addr_9, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 582 'store' <Predicate = (icmp_ln231_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_35 : Operation 583 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [DWT/DWT_Accel.c:236]   --->   Operation 583 'br' <Predicate = (icmp_ln231_1)> <Delay = 0.00>
ST_35 : Operation 584 [2/2] (5.20ns)   --->   "%tmp_2_2 = fptrunc double %tmp_1_2 to float" [DWT/DWT_Accel.c:234]   --->   Operation 584 'fptrunc' 'tmp_2_2' <Predicate = (icmp_ln231_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 585 [2/2] (5.20ns)   --->   "%tmp_10_2 = fptrunc double %tmp_4_2 to float" [DWT/DWT_Accel.c:235]   --->   Operation 585 'fptrunc' 'tmp_10_2' <Predicate = (icmp_ln231_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 586 [1/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 586 'dmul' 'tmp_1_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 587 [1/6] (7.78ns)   --->   "%tmp_4_3 = fmul double %tmp_3_3, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 587 'dmul' 'tmp_4_3' <Predicate = (icmp_ln231_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 588 [2/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 588 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 589 [2/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 589 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 590 [3/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 590 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 591 [3/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 591 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 592 [4/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 592 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 593 [4/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 593 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 594 [5/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 594 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 595 [5/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 595 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.45>
ST_36 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln233_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_1, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 596 'bitconcatenate' 'shl_ln233_2' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 597 [1/2] (5.20ns)   --->   "%tmp_2_2 = fptrunc double %tmp_1_2 to float" [DWT/DWT_Accel.c:234]   --->   Operation 597 'fptrunc' 'tmp_2_2' <Predicate = (icmp_ln231_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln234_8 = zext i8 %shl_ln233_2 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 598 'zext' 'zext_ln234_8' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 599 [1/1] (0.00ns)   --->   "%tempc_addr_10 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_8" [DWT/DWT_Accel.c:234]   --->   Operation 599 'getelementptr' 'tempc_addr_10' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 600 [1/1] (3.25ns)   --->   "store float %tmp_2_2, float* %tempc_addr_10, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 600 'store' <Predicate = (icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_36 : Operation 601 [1/2] (5.20ns)   --->   "%tmp_10_2 = fptrunc double %tmp_4_2 to float" [DWT/DWT_Accel.c:235]   --->   Operation 601 'fptrunc' 'tmp_10_2' <Predicate = (icmp_ln231_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln235_2 = or i8 %shl_ln233_2, 1" [DWT/DWT_Accel.c:235]   --->   Operation 602 'or' 'or_ln235_2' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln235_2 = zext i8 %or_ln235_2 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 603 'zext' 'zext_ln235_2' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 604 [1/1] (0.00ns)   --->   "%tempc_addr_11 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_2" [DWT/DWT_Accel.c:235]   --->   Operation 604 'getelementptr' 'tempc_addr_11' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 605 [1/1] (3.25ns)   --->   "store float %tmp_10_2, float* %tempc_addr_11, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 605 'store' <Predicate = (icmp_ln231_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_36 : Operation 606 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [DWT/DWT_Accel.c:236]   --->   Operation 606 'br' <Predicate = (icmp_ln231_2)> <Delay = 0.00>
ST_36 : Operation 607 [2/2] (5.20ns)   --->   "%tmp_2_3 = fptrunc double %tmp_1_3 to float" [DWT/DWT_Accel.c:234]   --->   Operation 607 'fptrunc' 'tmp_2_3' <Predicate = (icmp_ln231_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 608 [2/2] (5.20ns)   --->   "%tmp_10_3 = fptrunc double %tmp_4_3 to float" [DWT/DWT_Accel.c:235]   --->   Operation 608 'fptrunc' 'tmp_10_3' <Predicate = (icmp_ln231_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 609 [1/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4_81, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 609 'dmul' 'tmp_1_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 610 [1/6] (7.78ns)   --->   "%tmp_4_4 = fmul double %tmp_3_4, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 610 'dmul' 'tmp_4_4' <Predicate = (icmp_ln231_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 611 [2/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 611 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 612 [2/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 612 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 613 [3/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 613 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 614 [3/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 614 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 615 [4/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 615 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 616 [4/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 616 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.45>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln233_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_2, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 617 'bitconcatenate' 'shl_ln233_3' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 618 [1/2] (5.20ns)   --->   "%tmp_2_3 = fptrunc double %tmp_1_3 to float" [DWT/DWT_Accel.c:234]   --->   Operation 618 'fptrunc' 'tmp_2_3' <Predicate = (icmp_ln231_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln234_11 = zext i8 %shl_ln233_3 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 619 'zext' 'zext_ln234_11' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 620 [1/1] (0.00ns)   --->   "%tempc_addr_3 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_11" [DWT/DWT_Accel.c:234]   --->   Operation 620 'getelementptr' 'tempc_addr_3' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 621 [1/1] (3.25ns)   --->   "store float %tmp_2_3, float* %tempc_addr_3, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 621 'store' <Predicate = (icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_37 : Operation 622 [1/2] (5.20ns)   --->   "%tmp_10_3 = fptrunc double %tmp_4_3 to float" [DWT/DWT_Accel.c:235]   --->   Operation 622 'fptrunc' 'tmp_10_3' <Predicate = (icmp_ln231_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln235_3 = or i8 %shl_ln233_3, 1" [DWT/DWT_Accel.c:235]   --->   Operation 623 'or' 'or_ln235_3' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln235_3 = zext i8 %or_ln235_3 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 624 'zext' 'zext_ln235_3' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%tempc_addr_12 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_3" [DWT/DWT_Accel.c:235]   --->   Operation 625 'getelementptr' 'tempc_addr_12' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (3.25ns)   --->   "store float %tmp_10_3, float* %tempc_addr_12, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 626 'store' <Predicate = (icmp_ln231_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [DWT/DWT_Accel.c:236]   --->   Operation 627 'br' <Predicate = (icmp_ln231_3)> <Delay = 0.00>
ST_37 : Operation 628 [2/2] (5.20ns)   --->   "%tmp_2_4 = fptrunc double %tmp_1_4 to float" [DWT/DWT_Accel.c:234]   --->   Operation 628 'fptrunc' 'tmp_2_4' <Predicate = (icmp_ln231_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 629 [2/2] (5.20ns)   --->   "%tmp_10_4 = fptrunc double %tmp_4_4 to float" [DWT/DWT_Accel.c:235]   --->   Operation 629 'fptrunc' 'tmp_10_4' <Predicate = (icmp_ln231_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 630 [1/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 630 'dmul' 'tmp_1_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 631 [1/6] (7.78ns)   --->   "%tmp_4_5 = fmul double %tmp_3_5, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 631 'dmul' 'tmp_4_5' <Predicate = (icmp_ln231_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 632 [2/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 632 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 633 [2/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 633 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 634 [3/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 634 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 635 [3/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 635 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.45>
ST_38 : Operation 636 [1/1] (0.00ns)   --->   "%shl_ln233_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_3, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 636 'bitconcatenate' 'shl_ln233_4' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 637 [1/2] (5.20ns)   --->   "%tmp_2_4 = fptrunc double %tmp_1_4 to float" [DWT/DWT_Accel.c:234]   --->   Operation 637 'fptrunc' 'tmp_2_4' <Predicate = (icmp_ln231_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln234_14 = zext i8 %shl_ln233_4 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 638 'zext' 'zext_ln234_14' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 639 [1/1] (0.00ns)   --->   "%tempc_addr_4 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_14" [DWT/DWT_Accel.c:234]   --->   Operation 639 'getelementptr' 'tempc_addr_4' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 640 [1/1] (3.25ns)   --->   "store float %tmp_2_4, float* %tempc_addr_4, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 640 'store' <Predicate = (icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_38 : Operation 641 [1/2] (5.20ns)   --->   "%tmp_10_4 = fptrunc double %tmp_4_4 to float" [DWT/DWT_Accel.c:235]   --->   Operation 641 'fptrunc' 'tmp_10_4' <Predicate = (icmp_ln231_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln235_4 = or i8 %shl_ln233_4, 1" [DWT/DWT_Accel.c:235]   --->   Operation 642 'or' 'or_ln235_4' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln235_4 = zext i8 %or_ln235_4 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 643 'zext' 'zext_ln235_4' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%tempc_addr_13 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_4" [DWT/DWT_Accel.c:235]   --->   Operation 644 'getelementptr' 'tempc_addr_13' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (3.25ns)   --->   "store float %tmp_10_4, float* %tempc_addr_13, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 645 'store' <Predicate = (icmp_ln231_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [DWT/DWT_Accel.c:236]   --->   Operation 646 'br' <Predicate = (icmp_ln231_4)> <Delay = 0.00>
ST_38 : Operation 647 [2/2] (5.20ns)   --->   "%tmp_2_5 = fptrunc double %tmp_1_5 to float" [DWT/DWT_Accel.c:234]   --->   Operation 647 'fptrunc' 'tmp_2_5' <Predicate = (icmp_ln231_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 648 [2/2] (5.20ns)   --->   "%tmp_10_5 = fptrunc double %tmp_4_5 to float" [DWT/DWT_Accel.c:235]   --->   Operation 648 'fptrunc' 'tmp_10_5' <Predicate = (icmp_ln231_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 649 [1/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6_82, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 649 'dmul' 'tmp_1_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 650 [1/6] (7.78ns)   --->   "%tmp_4_6 = fmul double %tmp_3_6, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 650 'dmul' 'tmp_4_6' <Predicate = (icmp_ln231_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 651 [2/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 651 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 652 [2/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 652 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.45>
ST_39 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln233_5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_4, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 653 'bitconcatenate' 'shl_ln233_5' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 654 [1/2] (5.20ns)   --->   "%tmp_2_5 = fptrunc double %tmp_1_5 to float" [DWT/DWT_Accel.c:234]   --->   Operation 654 'fptrunc' 'tmp_2_5' <Predicate = (icmp_ln231_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln234_17 = zext i8 %shl_ln233_5 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 655 'zext' 'zext_ln234_17' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 656 [1/1] (0.00ns)   --->   "%tempc_addr_5 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_17" [DWT/DWT_Accel.c:234]   --->   Operation 656 'getelementptr' 'tempc_addr_5' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 657 [1/1] (3.25ns)   --->   "store float %tmp_2_5, float* %tempc_addr_5, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 657 'store' <Predicate = (icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_39 : Operation 658 [1/2] (5.20ns)   --->   "%tmp_10_5 = fptrunc double %tmp_4_5 to float" [DWT/DWT_Accel.c:235]   --->   Operation 658 'fptrunc' 'tmp_10_5' <Predicate = (icmp_ln231_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln235_5 = or i8 %shl_ln233_5, 1" [DWT/DWT_Accel.c:235]   --->   Operation 659 'or' 'or_ln235_5' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln235_5 = zext i8 %or_ln235_5 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 660 'zext' 'zext_ln235_5' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 661 [1/1] (0.00ns)   --->   "%tempc_addr_14 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_5" [DWT/DWT_Accel.c:235]   --->   Operation 661 'getelementptr' 'tempc_addr_14' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 662 [1/1] (3.25ns)   --->   "store float %tmp_10_5, float* %tempc_addr_14, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 662 'store' <Predicate = (icmp_ln231_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_39 : Operation 663 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [DWT/DWT_Accel.c:236]   --->   Operation 663 'br' <Predicate = (icmp_ln231_5)> <Delay = 0.00>
ST_39 : Operation 664 [2/2] (5.20ns)   --->   "%tmp_2_6 = fptrunc double %tmp_1_6 to float" [DWT/DWT_Accel.c:234]   --->   Operation 664 'fptrunc' 'tmp_2_6' <Predicate = (icmp_ln231_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 665 [2/2] (5.20ns)   --->   "%tmp_10_6 = fptrunc double %tmp_4_6 to float" [DWT/DWT_Accel.c:235]   --->   Operation 665 'fptrunc' 'tmp_10_6' <Predicate = (icmp_ln231_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 666 [1/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7_83, 2.000000e+00" [DWT/DWT_Accel.c:234]   --->   Operation 666 'dmul' 'tmp_1_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 667 [1/6] (7.78ns)   --->   "%tmp_4_7 = fmul double %tmp_3_7, 2.000000e+00" [DWT/DWT_Accel.c:235]   --->   Operation 667 'dmul' 'tmp_4_7' <Predicate = (icmp_ln231_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 8.45>
ST_40 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln233_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_5, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 668 'bitconcatenate' 'shl_ln233_6' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 669 [1/2] (5.20ns)   --->   "%tmp_2_6 = fptrunc double %tmp_1_6 to float" [DWT/DWT_Accel.c:234]   --->   Operation 669 'fptrunc' 'tmp_2_6' <Predicate = (icmp_ln231_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln234_20 = zext i8 %shl_ln233_6 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 670 'zext' 'zext_ln234_20' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.00ns)   --->   "%tempc_addr_6 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_20" [DWT/DWT_Accel.c:234]   --->   Operation 671 'getelementptr' 'tempc_addr_6' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 672 [1/1] (3.25ns)   --->   "store float %tmp_2_6, float* %tempc_addr_6, align 16" [DWT/DWT_Accel.c:234]   --->   Operation 672 'store' <Predicate = (icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_40 : Operation 673 [1/2] (5.20ns)   --->   "%tmp_10_6 = fptrunc double %tmp_4_6 to float" [DWT/DWT_Accel.c:235]   --->   Operation 673 'fptrunc' 'tmp_10_6' <Predicate = (icmp_ln231_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln235_6 = or i8 %shl_ln233_6, 1" [DWT/DWT_Accel.c:235]   --->   Operation 674 'or' 'or_ln235_6' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln235_6 = zext i8 %or_ln235_6 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 675 'zext' 'zext_ln235_6' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 676 [1/1] (0.00ns)   --->   "%tempc_addr_15 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_6" [DWT/DWT_Accel.c:235]   --->   Operation 676 'getelementptr' 'tempc_addr_15' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 677 [1/1] (3.25ns)   --->   "store float %tmp_10_6, float* %tempc_addr_15, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 677 'store' <Predicate = (icmp_ln231_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [DWT/DWT_Accel.c:236]   --->   Operation 678 'br' <Predicate = (icmp_ln231_6)> <Delay = 0.00>
ST_40 : Operation 679 [2/2] (5.20ns)   --->   "%tmp_2_7 = fptrunc double %tmp_1_7 to float" [DWT/DWT_Accel.c:234]   --->   Operation 679 'fptrunc' 'tmp_2_7' <Predicate = (icmp_ln231_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 680 [2/2] (5.20ns)   --->   "%tmp_10_7 = fptrunc double %tmp_4_7 to float" [DWT/DWT_Accel.c:235]   --->   Operation 680 'fptrunc' 'tmp_10_7' <Predicate = (icmp_ln231_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 32> <Delay = 8.45>
ST_41 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln233_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln227_6, i1 false)" [DWT/DWT_Accel.c:233]   --->   Operation 681 'bitconcatenate' 'shl_ln233_7' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 682 [1/2] (5.20ns)   --->   "%tmp_2_7 = fptrunc double %tmp_1_7 to float" [DWT/DWT_Accel.c:234]   --->   Operation 682 'fptrunc' 'tmp_2_7' <Predicate = (icmp_ln231_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln234_23 = zext i8 %shl_ln233_7 to i64" [DWT/DWT_Accel.c:234]   --->   Operation 683 'zext' 'zext_ln234_23' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 684 [1/1] (0.00ns)   --->   "%tempc_addr_7 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln234_23" [DWT/DWT_Accel.c:234]   --->   Operation 684 'getelementptr' 'tempc_addr_7' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 685 [1/1] (3.25ns)   --->   "store float %tmp_2_7, float* %tempc_addr_7, align 8" [DWT/DWT_Accel.c:234]   --->   Operation 685 'store' <Predicate = (icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_41 : Operation 686 [1/2] (5.20ns)   --->   "%tmp_10_7 = fptrunc double %tmp_4_7 to float" [DWT/DWT_Accel.c:235]   --->   Operation 686 'fptrunc' 'tmp_10_7' <Predicate = (icmp_ln231_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 687 [1/1] (0.00ns)   --->   "%or_ln235_7 = or i8 %shl_ln233_7, 1" [DWT/DWT_Accel.c:235]   --->   Operation 687 'or' 'or_ln235_7' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln235_7 = zext i8 %or_ln235_7 to i64" [DWT/DWT_Accel.c:235]   --->   Operation 688 'zext' 'zext_ln235_7' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 689 [1/1] (0.00ns)   --->   "%tempc_addr_16 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln235_7" [DWT/DWT_Accel.c:235]   --->   Operation 689 'getelementptr' 'tempc_addr_16' <Predicate = (icmp_ln231_7)> <Delay = 0.00>
ST_41 : Operation 690 [1/1] (3.25ns)   --->   "store float %tmp_10_7, float* %tempc_addr_16, align 4" [DWT/DWT_Accel.c:235]   --->   Operation 690 'store' <Predicate = (icmp_ln231_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_41 : Operation 691 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [DWT/DWT_Accel.c:236]   --->   Operation 691 'br' <Predicate = (icmp_ln231_7)> <Delay = 0.00>

State 42 <SV = 5> <Delay = 1.76>
ST_42 : Operation 692 [1/1] (1.76ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:238]   --->   Operation 692 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 6> <Delay = 3.78>
ST_43 : Operation 693 [1/1] (0.00ns)   --->   "%o_0 = phi i7 [ %o, %._crit_edge8 ], [ 0, %.preheader4.preheader ]"   --->   Operation 693 'phi' 'o_0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_43 : Operation 694 [1/1] (1.48ns)   --->   "%icmp_ln238 = icmp eq i7 %o_0, -8" [DWT/DWT_Accel.c:238]   --->   Operation 694 'icmp' 'icmp_ln238' <Predicate = (icmp_ln221)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 695 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 695 'speclooptripcount' 'empty_84' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_43 : Operation 696 [1/1] (1.87ns)   --->   "%o = add i7 %o_0, 1" [DWT/DWT_Accel.c:238]   --->   Operation 696 'add' 'o' <Predicate = (icmp_ln221)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 697 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %.loopexit5.loopexit, label %14" [DWT/DWT_Accel.c:238]   --->   Operation 697 'br' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_43 : Operation 698 [1/1] (1.48ns)   --->   "%icmp_ln240 = icmp ult i7 %o_0, %level_col" [DWT/DWT_Accel.c:240]   --->   Operation 698 'icmp' 'icmp_ln240' <Predicate = (icmp_ln221 & !icmp_ln238)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 699 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %15, label %._crit_edge8" [DWT/DWT_Accel.c:240]   --->   Operation 699 'br' <Predicate = (icmp_ln221 & !icmp_ln238)> <Delay = 0.00>
ST_43 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i7 %o_0 to i64" [DWT/DWT_Accel.c:242]   --->   Operation 700 'zext' 'zext_ln242' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 701 [1/1] (0.00ns)   --->   "%tempc_addr_2 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln242" [DWT/DWT_Accel.c:242]   --->   Operation 701 'getelementptr' 'tempc_addr_2' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 702 [2/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_2, align 4" [DWT/DWT_Accel.c:242]   --->   Operation 702 'load' 'tempc_load' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_43 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i7 %o_0 to i3" [DWT/DWT_Accel.c:242]   --->   Operation 703 'trunc' 'trunc_ln242' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 704 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %o_0, i32 3, i32 6)" [DWT/DWT_Accel.c:242]   --->   Operation 704 'partselect' 'lshr_ln4' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln4, i7 0)" [DWT/DWT_Accel.c:242]   --->   Operation 705 'bitconcatenate' 'tmp_31' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i11 %tmp_31 to i12" [DWT/DWT_Accel.c:242]   --->   Operation 706 'zext' 'zext_ln242_1' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_32 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln4, i5 0)" [DWT/DWT_Accel.c:242]   --->   Operation 707 'bitconcatenate' 'tmp_32' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i9 %tmp_32 to i12" [DWT/DWT_Accel.c:242]   --->   Operation 708 'zext' 'zext_ln242_2' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00>
ST_43 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln242 = add i12 %zext_ln242_1, %zext_ln242_2" [DWT/DWT_Accel.c:242]   --->   Operation 709 'add' 'add_ln242' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 710 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln242_1 = add i12 %zext_ln223, %add_ln242" [DWT/DWT_Accel.c:242]   --->   Operation 710 'add' 'add_ln242_1' <Predicate = (icmp_ln221 & !icmp_ln238 & icmp_ln240)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 711 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 711 'br' <Predicate = (icmp_ln221 & icmp_ln238)> <Delay = 0.00>
ST_43 : Operation 712 [1/1] (0.00ns)   --->   "br label %3" [DWT/DWT_Accel.c:219]   --->   Operation 712 'br' <Predicate = (icmp_ln238) | (!icmp_ln221)> <Delay = 0.00>

State 44 <SV = 7> <Delay = 6.13>
ST_44 : Operation 713 [1/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_2, align 4" [DWT/DWT_Accel.c:242]   --->   Operation 713 'load' 'tempc_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_44 : Operation 714 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %tempc_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 714 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 715 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 716 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 717 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 718 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 718 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 719 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 719 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 720 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 720 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 721 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 722 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 722 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 8> <Delay = 7.67>
ST_45 : Operation 723 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 723 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 724 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_45 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 725 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_45 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_4 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 726 'sext' 'sext_ln1311_4' <Predicate = (isNeg)> <Delay = 0.00>
ST_45 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 727 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_45 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 728 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i63 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 729 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 730 'bitselect' 'tmp_34' <Predicate = (isNeg)> <Delay = 0.00>
ST_45 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_34 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 731 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_45 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_1, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 732 'partselect' 'tmp_30' <Predicate = (!isNeg)> <Delay = 0.00>
ST_45 : Operation 733 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_30" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242]   --->   Operation 733 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln242_3 = zext i12 %add_ln242_1 to i64" [DWT/DWT_Accel.c:242]   --->   Operation 734 'zext' 'zext_ln242_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 735 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 735 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 736 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 736 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 737 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 737 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 738 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 738 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 739 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 739 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 740 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 740 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 741 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 741 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 742 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln242_3" [DWT/DWT_Accel.c:242]   --->   Operation 742 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 743 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln242, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [DWT/DWT_Accel.c:242]   --->   Operation 743 'switch' <Predicate = true> <Delay = 1.36>
ST_45 : Operation 744 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_6_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 744 'store' <Predicate = (trunc_ln242 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 745 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 745 'br' <Predicate = (trunc_ln242 == 6)> <Delay = 0.00>
ST_45 : Operation 746 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_5_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 746 'store' <Predicate = (trunc_ln242 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 747 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 747 'br' <Predicate = (trunc_ln242 == 5)> <Delay = 0.00>
ST_45 : Operation 748 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_4_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 748 'store' <Predicate = (trunc_ln242 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 749 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 749 'br' <Predicate = (trunc_ln242 == 4)> <Delay = 0.00>
ST_45 : Operation 750 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_3_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 750 'store' <Predicate = (trunc_ln242 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 751 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 751 'br' <Predicate = (trunc_ln242 == 3)> <Delay = 0.00>
ST_45 : Operation 752 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_2_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 752 'store' <Predicate = (trunc_ln242 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 753 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 753 'br' <Predicate = (trunc_ln242 == 2)> <Delay = 0.00>
ST_45 : Operation 754 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_1_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 754 'store' <Predicate = (trunc_ln242 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 755 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 755 'br' <Predicate = (trunc_ln242 == 1)> <Delay = 0.00>
ST_45 : Operation 756 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_0_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 756 'store' <Predicate = (trunc_ln242 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 757 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 757 'br' <Predicate = (trunc_ln242 == 0)> <Delay = 0.00>
ST_45 : Operation 758 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_7_addr_1, align 2" [DWT/DWT_Accel.c:242]   --->   Operation 758 'store' <Predicate = (trunc_ln242 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_45 : Operation 759 [1/1] (0.00ns)   --->   "br label %16" [DWT/DWT_Accel.c:242]   --->   Operation 759 'br' <Predicate = (trunc_ln242 == 7)> <Delay = 0.00>

State 46 <SV = 9> <Delay = 0.00>
ST_46 : Operation 760 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [DWT/DWT_Accel.c:243]   --->   Operation 760 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_46 : Operation 761 [1/1] (0.00ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:238]   --->   Operation 761 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 3> <Delay = 1.87>
ST_47 : Operation 762 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_1, %.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 762 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 763 [1/1] (1.48ns)   --->   "%icmp_ln247 = icmp eq i7 %i1_0, -8" [DWT/DWT_Accel.c:247]   --->   Operation 763 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 764 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 764 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 765 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i1_0, 1" [DWT/DWT_Accel.c:247]   --->   Operation 765 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 766 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %30, label %17" [DWT/DWT_Accel.c:247]   --->   Operation 766 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 767 [1/1] (1.48ns)   --->   "%icmp_ln249 = icmp ult i7 %i1_0, %level_col" [DWT/DWT_Accel.c:249]   --->   Operation 767 'icmp' 'icmp_ln249' <Predicate = (!icmp_ln247)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %.preheader2.preheader, label %.loopexit" [DWT/DWT_Accel.c:249]   --->   Operation 768 'br' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_47 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i7 %i1_0 to i3" [DWT/DWT_Accel.c:253]   --->   Operation 769 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i3 %trunc_ln253 to i32" [DWT/DWT_Accel.c:253]   --->   Operation 770 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 771 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %i1_0, i32 3, i32 6)" [DWT/DWT_Accel.c:253]   --->   Operation 771 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln2, i7 0)" [DWT/DWT_Accel.c:253]   --->   Operation 772 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i11 %tmp_25 to i12" [DWT/DWT_Accel.c:253]   --->   Operation 773 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln2, i5 0)" [DWT/DWT_Accel.c:253]   --->   Operation 774 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln253_3 = zext i9 %tmp_26 to i12" [DWT/DWT_Accel.c:253]   --->   Operation 775 'zext' 'zext_ln253_3' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 0.00>
ST_47 : Operation 776 [1/1] (1.63ns)   --->   "%add_ln253 = add i12 %zext_ln253_2, %zext_ln253_3" [DWT/DWT_Accel.c:253]   --->   Operation 776 'add' 'add_ln253' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 777 [1/1] (1.76ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:251]   --->   Operation 777 'br' <Predicate = (!icmp_ln247 & icmp_ln249)> <Delay = 1.76>
ST_47 : Operation 778 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, -1" [DWT/DWT_Accel.c:214]   --->   Operation 778 'add' 'k' <Predicate = (icmp_ln247)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 779 [1/1] (0.00ns)   --->   "br label %1" [DWT/DWT_Accel.c:214]   --->   Operation 779 'br' <Predicate = (icmp_ln247)> <Delay = 0.00>

State 48 <SV = 4> <Delay = 4.80>
ST_48 : Operation 780 [1/1] (0.00ns)   --->   "%j2_0 = phi i8 [ %j, %18 ], [ 0, %.preheader2.preheader ]"   --->   Operation 780 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 781 [1/1] (1.55ns)   --->   "%icmp_ln251 = icmp eq i8 %j2_0, -96" [DWT/DWT_Accel.c:251]   --->   Operation 781 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 782 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 782 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 783 [1/1] (1.91ns)   --->   "%j = add i8 %j2_0, 1" [DWT/DWT_Accel.c:251]   --->   Operation 783 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 784 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %.preheader1.0.preheader, label %18" [DWT/DWT_Accel.c:251]   --->   Operation 784 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln253_4 = zext i8 %j2_0 to i12" [DWT/DWT_Accel.c:253]   --->   Operation 785 'zext' 'zext_ln253_4' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 786 [1/1] (1.54ns)   --->   "%add_ln253_1 = add i12 %add_ln253, %zext_ln253_4" [DWT/DWT_Accel.c:253]   --->   Operation 786 'add' 'add_ln253_1' <Predicate = (!icmp_ln251)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln253_5 = zext i12 %add_ln253_1 to i64" [DWT/DWT_Accel.c:253]   --->   Operation 787 'zext' 'zext_ln253_5' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 788 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 788 'getelementptr' 'C_0_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 789 [1/1] (0.00ns)   --->   "%C_1_addr_3 = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 789 'getelementptr' 'C_1_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 790 [1/1] (0.00ns)   --->   "%C_2_addr_3 = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 790 'getelementptr' 'C_2_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 791 [1/1] (0.00ns)   --->   "%C_3_addr_3 = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 791 'getelementptr' 'C_3_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 792 [1/1] (0.00ns)   --->   "%C_4_addr_3 = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 792 'getelementptr' 'C_4_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 793 [1/1] (0.00ns)   --->   "%C_5_addr_3 = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 793 'getelementptr' 'C_5_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 794 [1/1] (0.00ns)   --->   "%C_6_addr_3 = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 794 'getelementptr' 'C_6_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 795 [1/1] (0.00ns)   --->   "%C_7_addr_3 = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln253_5" [DWT/DWT_Accel.c:253]   --->   Operation 795 'getelementptr' 'C_7_addr_3' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_48 : Operation 796 [2/2] (3.25ns)   --->   "%C_0_load_1 = load i16* %C_0_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 796 'load' 'C_0_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 797 [2/2] (3.25ns)   --->   "%C_1_load_1 = load i16* %C_1_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 797 'load' 'C_1_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 798 [2/2] (3.25ns)   --->   "%C_2_load_1 = load i16* %C_2_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 798 'load' 'C_2_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 799 [2/2] (3.25ns)   --->   "%C_3_load_1 = load i16* %C_3_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 799 'load' 'C_3_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 800 [2/2] (3.25ns)   --->   "%C_4_load_1 = load i16* %C_4_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 800 'load' 'C_4_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 801 [2/2] (3.25ns)   --->   "%C_5_load_1 = load i16* %C_5_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 801 'load' 'C_5_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 802 [2/2] (3.25ns)   --->   "%C_6_load_1 = load i16* %C_6_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 802 'load' 'C_6_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 803 [2/2] (3.25ns)   --->   "%C_7_load_1 = load i16* %C_7_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 803 'load' 'C_7_load_1' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 804 [1/1] (1.76ns)   --->   "br label %.preheader1.0"   --->   Operation 804 'br' <Predicate = (icmp_ln251)> <Delay = 1.76>

State 49 <SV = 5> <Delay = 5.73>
ST_49 : Operation 805 [1/2] (3.25ns)   --->   "%C_0_load_1 = load i16* %C_0_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 805 'load' 'C_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 806 [1/2] (3.25ns)   --->   "%C_1_load_1 = load i16* %C_1_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 806 'load' 'C_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 807 [1/2] (3.25ns)   --->   "%C_2_load_1 = load i16* %C_2_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 807 'load' 'C_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 808 [1/2] (3.25ns)   --->   "%C_3_load_1 = load i16* %C_3_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 808 'load' 'C_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 809 [1/2] (3.25ns)   --->   "%C_4_load_1 = load i16* %C_4_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 809 'load' 'C_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 810 [1/2] (3.25ns)   --->   "%C_5_load_1 = load i16* %C_5_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 810 'load' 'C_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 811 [1/2] (3.25ns)   --->   "%C_6_load_1 = load i16* %C_6_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 811 'load' 'C_6_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 812 [1/2] (3.25ns)   --->   "%C_7_load_1 = load i16* %C_7_addr_3, align 2" [DWT/DWT_Accel.c:253]   --->   Operation 812 'load' 'C_7_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_49 : Operation 813 [1/1] (2.47ns)   --->   "%tmp_2_87 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %C_0_load_1, i16 %C_1_load_1, i16 %C_2_load_1, i16 %C_3_load_1, i16 %C_4_load_1, i16 %C_5_load_1, i16 %C_6_load_1, i16 %C_7_load_1, i32 %zext_ln253_1)" [DWT/DWT_Accel.c:253]   --->   Operation 813 'mux' 'tmp_2_87' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 6> <Delay = 6.41>
ST_50 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln253_6 = zext i16 %tmp_2_87 to i32" [DWT/DWT_Accel.c:253]   --->   Operation 814 'zext' 'zext_ln253_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 815 [6/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 815 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 7> <Delay = 6.41>
ST_51 : Operation 816 [5/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 816 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 8> <Delay = 6.41>
ST_52 : Operation 817 [4/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 817 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 9> <Delay = 6.41>
ST_53 : Operation 818 [3/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 818 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 10> <Delay = 6.41>
ST_54 : Operation 819 [2/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 819 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 11> <Delay = 6.41>
ST_55 : Operation 820 [1/6] (6.41ns)   --->   "%tmp_5_88 = uitofp i32 %zext_ln253_6 to float" [DWT/DWT_Accel.c:253]   --->   Operation 820 'uitofp' 'tmp_5_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 12> <Delay = 3.25>
ST_56 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i8 %j2_0 to i64" [DWT/DWT_Accel.c:253]   --->   Operation 821 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 822 [1/1] (0.00ns)   --->   "%row_addr = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln253" [DWT/DWT_Accel.c:253]   --->   Operation 822 'getelementptr' 'row_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 823 [1/1] (3.25ns)   --->   "store float %tmp_5_88, float* %row_addr, align 4" [DWT/DWT_Accel.c:253]   --->   Operation 823 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_56 : Operation 824 [1/1] (0.00ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:251]   --->   Operation 824 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 5> <Delay = 5.16>
ST_57 : Operation 825 [1/1] (0.00ns)   --->   "%l3_0_0 = phi i8 [ %add_ln256, %._crit_edge9.7 ], [ 0, %.preheader1.0.preheader ]" [DWT/DWT_Accel.c:256]   --->   Operation 825 'phi' 'l3_0_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 826 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 826 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 827 [1/1] (1.55ns)   --->   "%icmp_ln256 = icmp eq i8 %l3_0_0, -96" [DWT/DWT_Accel.c:256]   --->   Operation 827 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 828 [1/1] (0.00ns)   --->   "br i1 %icmp_ln256, label %.preheader.preheader, label %hls_label_5_begin" [DWT/DWT_Accel.c:256]   --->   Operation 828 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_3_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [DWT/DWT_Accel.c:257]   --->   Operation 829 'specregionbegin' 'tmp_3_91' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_57 : Operation 830 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:259]   --->   Operation 830 'specpipeline' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_57 : Operation 831 [1/1] (1.55ns)   --->   "%icmp_ln260 = icmp ult i8 %l3_0_0, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 831 'icmp' 'icmp_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260, label %19, label %hls_label_5_end" [DWT/DWT_Accel.c:260]   --->   Operation 832 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_57 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i8 %l3_0_0 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 833 'zext' 'zext_ln263' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 0.00>
ST_57 : Operation 834 [1/1] (0.00ns)   --->   "%row_addr_1 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263" [DWT/DWT_Accel.c:263]   --->   Operation 834 'getelementptr' 'row_addr_1' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 0.00>
ST_57 : Operation 835 [2/2] (3.25ns)   --->   "%row_load = load float* %row_addr_1, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 835 'load' 'row_load' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_57 : Operation 836 [1/1] (1.91ns)   --->   "%add_ln263 = add i8 %l3_0_0, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 836 'add' 'add_ln263' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i8 %add_ln263 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 837 'zext' 'zext_ln263_1' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 0.00>
ST_57 : Operation 838 [1/1] (0.00ns)   --->   "%row_addr_2 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_1" [DWT/DWT_Accel.c:263]   --->   Operation 838 'getelementptr' 'row_addr_2' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 0.00>
ST_57 : Operation 839 [2/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_2, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 839 'load' 'row_load_1' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 58 <SV = 6> <Delay = 7.69>
ST_58 : Operation 840 [1/2] (3.25ns)   --->   "%row_load = load float* %row_addr_1, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 840 'load' 'row_load' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_58 : Operation 841 [2/2] (4.43ns)   --->   "%tmp_11 = fpext float %row_load to double" [DWT/DWT_Accel.c:263]   --->   Operation 841 'fpext' 'tmp_11' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 842 [1/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_2, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 842 'load' 'row_load_1' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_58 : Operation 843 [2/2] (4.43ns)   --->   "%tmp_13 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:263]   --->   Operation 843 'fpext' 'tmp_13' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 844 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_3_91)" [DWT/DWT_Accel.c:266]   --->   Operation 844 'specregionend' 'empty_90' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_58 : Operation 845 [1/1] (0.00ns)   --->   "%or_ln256 = or i8 %l3_0_0, 1" [DWT/DWT_Accel.c:256]   --->   Operation 845 'or' 'or_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_58 : Operation 846 [1/1] (1.55ns)   --->   "%icmp_ln260_1 = icmp ult i8 %or_ln256, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 846 'icmp' 'icmp_ln260_1' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 847 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_1, label %20, label %._crit_edge9.1" [DWT/DWT_Accel.c:260]   --->   Operation 847 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_58 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln263_3 = zext i8 %or_ln256 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 848 'zext' 'zext_ln263_3' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 0.00>
ST_58 : Operation 849 [1/1] (0.00ns)   --->   "%row_addr_3 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_3" [DWT/DWT_Accel.c:263]   --->   Operation 849 'getelementptr' 'row_addr_3' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 0.00>
ST_58 : Operation 850 [2/2] (3.25ns)   --->   "%row_load_8 = load float* %row_addr_3, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 850 'load' 'row_load_8' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_58 : Operation 851 [1/1] (1.91ns)   --->   "%add_ln263_1 = add i8 %or_ln256, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 851 'add' 'add_ln263_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln263_4 = zext i8 %add_ln263_1 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 852 'zext' 'zext_ln263_4' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 0.00>
ST_58 : Operation 853 [1/1] (0.00ns)   --->   "%row_addr_4 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_4" [DWT/DWT_Accel.c:263]   --->   Operation 853 'getelementptr' 'row_addr_4' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 0.00>
ST_58 : Operation 854 [2/2] (3.25ns)   --->   "%row_load_9 = load float* %row_addr_4, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 854 'load' 'row_load_9' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 59 <SV = 7> <Delay = 7.69>
ST_59 : Operation 855 [1/2] (4.43ns)   --->   "%tmp_11 = fpext float %row_load to double" [DWT/DWT_Accel.c:263]   --->   Operation 855 'fpext' 'tmp_11' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 856 [1/2] (4.43ns)   --->   "%tmp_13 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:263]   --->   Operation 856 'fpext' 'tmp_13' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 857 [1/2] (3.25ns)   --->   "%row_load_8 = load float* %row_addr_3, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 857 'load' 'row_load_8' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_59 : Operation 858 [2/2] (4.43ns)   --->   "%tmp_11_1 = fpext float %row_load_8 to double" [DWT/DWT_Accel.c:263]   --->   Operation 858 'fpext' 'tmp_11_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 859 [1/2] (3.25ns)   --->   "%row_load_9 = load float* %row_addr_4, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 859 'load' 'row_load_9' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_59 : Operation 860 [2/2] (4.43ns)   --->   "%tmp_13_1 = fpext float %row_load_9 to double" [DWT/DWT_Accel.c:263]   --->   Operation 860 'fpext' 'tmp_13_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln256_1 = or i8 %l3_0_0, 2" [DWT/DWT_Accel.c:256]   --->   Operation 861 'or' 'or_ln256_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_59 : Operation 862 [1/1] (1.55ns)   --->   "%icmp_ln260_2 = icmp ult i8 %or_ln256_1, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 862 'icmp' 'icmp_ln260_2' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 863 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_2, label %21, label %._crit_edge9.2" [DWT/DWT_Accel.c:260]   --->   Operation 863 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_59 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln263_6 = zext i8 %or_ln256_1 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 864 'zext' 'zext_ln263_6' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 0.00>
ST_59 : Operation 865 [1/1] (0.00ns)   --->   "%row_addr_5 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_6" [DWT/DWT_Accel.c:263]   --->   Operation 865 'getelementptr' 'row_addr_5' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 0.00>
ST_59 : Operation 866 [2/2] (3.25ns)   --->   "%row_load_2 = load float* %row_addr_5, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 866 'load' 'row_load_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_59 : Operation 867 [1/1] (1.91ns)   --->   "%add_ln263_2 = add i8 %or_ln256_1, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 867 'add' 'add_ln263_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln263_7 = zext i8 %add_ln263_2 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 868 'zext' 'zext_ln263_7' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 0.00>
ST_59 : Operation 869 [1/1] (0.00ns)   --->   "%row_addr_6 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_7" [DWT/DWT_Accel.c:263]   --->   Operation 869 'getelementptr' 'row_addr_6' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 0.00>
ST_59 : Operation 870 [2/2] (3.25ns)   --->   "%row_load_10 = load float* %row_addr_6, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 870 'load' 'row_load_10' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 60 <SV = 8> <Delay = 7.78>
ST_60 : Operation 871 [6/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 871 'dmul' 'tmp_12' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 872 [6/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 872 'dmul' 'tmp_14' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 873 [1/2] (4.43ns)   --->   "%tmp_11_1 = fpext float %row_load_8 to double" [DWT/DWT_Accel.c:263]   --->   Operation 873 'fpext' 'tmp_11_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 874 [1/2] (4.43ns)   --->   "%tmp_13_1 = fpext float %row_load_9 to double" [DWT/DWT_Accel.c:263]   --->   Operation 874 'fpext' 'tmp_13_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 875 [1/2] (3.25ns)   --->   "%row_load_2 = load float* %row_addr_5, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 875 'load' 'row_load_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_60 : Operation 876 [2/2] (4.43ns)   --->   "%tmp_11_2 = fpext float %row_load_2 to double" [DWT/DWT_Accel.c:263]   --->   Operation 876 'fpext' 'tmp_11_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 877 [1/2] (3.25ns)   --->   "%row_load_10 = load float* %row_addr_6, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 877 'load' 'row_load_10' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_60 : Operation 878 [2/2] (4.43ns)   --->   "%tmp_13_2 = fpext float %row_load_10 to double" [DWT/DWT_Accel.c:263]   --->   Operation 878 'fpext' 'tmp_13_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln256_2 = or i8 %l3_0_0, 3" [DWT/DWT_Accel.c:256]   --->   Operation 879 'or' 'or_ln256_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_60 : Operation 880 [1/1] (1.55ns)   --->   "%icmp_ln260_3 = icmp ult i8 %or_ln256_2, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 880 'icmp' 'icmp_ln260_3' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 881 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_3, label %22, label %._crit_edge9.3" [DWT/DWT_Accel.c:260]   --->   Operation 881 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_60 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln263_9 = zext i8 %or_ln256_2 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 882 'zext' 'zext_ln263_9' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 0.00>
ST_60 : Operation 883 [1/1] (0.00ns)   --->   "%row_addr_7 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_9" [DWT/DWT_Accel.c:263]   --->   Operation 883 'getelementptr' 'row_addr_7' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 0.00>
ST_60 : Operation 884 [2/2] (3.25ns)   --->   "%row_load_3 = load float* %row_addr_7, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 884 'load' 'row_load_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_60 : Operation 885 [1/1] (1.91ns)   --->   "%add_ln263_3 = add i8 %or_ln256_2, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 885 'add' 'add_ln263_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln263_10 = zext i8 %add_ln263_3 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 886 'zext' 'zext_ln263_10' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 0.00>
ST_60 : Operation 887 [1/1] (0.00ns)   --->   "%row_addr_8 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_10" [DWT/DWT_Accel.c:263]   --->   Operation 887 'getelementptr' 'row_addr_8' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 0.00>
ST_60 : Operation 888 [2/2] (3.25ns)   --->   "%row_load_11 = load float* %row_addr_8, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 888 'load' 'row_load_11' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 61 <SV = 9> <Delay = 7.78>
ST_61 : Operation 889 [5/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 889 'dmul' 'tmp_12' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 890 [5/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 890 'dmul' 'tmp_14' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 891 [6/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 891 'dmul' 'tmp_12_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 892 [6/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 892 'dmul' 'tmp_14_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 893 [1/2] (4.43ns)   --->   "%tmp_11_2 = fpext float %row_load_2 to double" [DWT/DWT_Accel.c:263]   --->   Operation 893 'fpext' 'tmp_11_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 894 [1/2] (4.43ns)   --->   "%tmp_13_2 = fpext float %row_load_10 to double" [DWT/DWT_Accel.c:263]   --->   Operation 894 'fpext' 'tmp_13_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 895 [1/2] (3.25ns)   --->   "%row_load_3 = load float* %row_addr_7, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 895 'load' 'row_load_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 896 [2/2] (4.43ns)   --->   "%tmp_11_3 = fpext float %row_load_3 to double" [DWT/DWT_Accel.c:263]   --->   Operation 896 'fpext' 'tmp_11_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 897 [1/2] (3.25ns)   --->   "%row_load_11 = load float* %row_addr_8, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 897 'load' 'row_load_11' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 898 [2/2] (4.43ns)   --->   "%tmp_13_3 = fpext float %row_load_11 to double" [DWT/DWT_Accel.c:263]   --->   Operation 898 'fpext' 'tmp_13_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 899 [1/1] (0.00ns)   --->   "%or_ln256_3 = or i8 %l3_0_0, 4" [DWT/DWT_Accel.c:256]   --->   Operation 899 'or' 'or_ln256_3' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_61 : Operation 900 [1/1] (1.55ns)   --->   "%icmp_ln260_4 = icmp ult i8 %or_ln256_3, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 900 'icmp' 'icmp_ln260_4' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 901 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_4, label %23, label %._crit_edge9.4" [DWT/DWT_Accel.c:260]   --->   Operation 901 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_61 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln263_12 = zext i8 %or_ln256_3 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 902 'zext' 'zext_ln263_12' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 0.00>
ST_61 : Operation 903 [1/1] (0.00ns)   --->   "%row_addr_9 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_12" [DWT/DWT_Accel.c:263]   --->   Operation 903 'getelementptr' 'row_addr_9' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 0.00>
ST_61 : Operation 904 [2/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_9, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 904 'load' 'row_load_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 905 [1/1] (1.91ns)   --->   "%add_ln263_4 = add i8 %or_ln256_3, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 905 'add' 'add_ln263_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln263_13 = zext i8 %add_ln263_4 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 906 'zext' 'zext_ln263_13' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 0.00>
ST_61 : Operation 907 [1/1] (0.00ns)   --->   "%row_addr_10 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_13" [DWT/DWT_Accel.c:263]   --->   Operation 907 'getelementptr' 'row_addr_10' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 0.00>
ST_61 : Operation 908 [2/2] (3.25ns)   --->   "%row_load_12 = load float* %row_addr_10, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 908 'load' 'row_load_12' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 62 <SV = 10> <Delay = 7.78>
ST_62 : Operation 909 [4/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 909 'dmul' 'tmp_12' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 910 [4/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 910 'dmul' 'tmp_14' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 911 [5/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 911 'dmul' 'tmp_12_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 912 [5/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 912 'dmul' 'tmp_14_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 913 [6/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 913 'dmul' 'tmp_12_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 914 [6/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 914 'dmul' 'tmp_14_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 915 [1/2] (4.43ns)   --->   "%tmp_11_3 = fpext float %row_load_3 to double" [DWT/DWT_Accel.c:263]   --->   Operation 915 'fpext' 'tmp_11_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 916 [1/2] (4.43ns)   --->   "%tmp_13_3 = fpext float %row_load_11 to double" [DWT/DWT_Accel.c:263]   --->   Operation 916 'fpext' 'tmp_13_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 917 [1/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_9, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 917 'load' 'row_load_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 918 [2/2] (4.43ns)   --->   "%tmp_11_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:263]   --->   Operation 918 'fpext' 'tmp_11_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 919 [1/2] (3.25ns)   --->   "%row_load_12 = load float* %row_addr_10, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 919 'load' 'row_load_12' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 920 [2/2] (4.43ns)   --->   "%tmp_13_4 = fpext float %row_load_12 to double" [DWT/DWT_Accel.c:263]   --->   Operation 920 'fpext' 'tmp_13_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 921 [1/1] (0.00ns)   --->   "%or_ln256_4 = or i8 %l3_0_0, 5" [DWT/DWT_Accel.c:256]   --->   Operation 921 'or' 'or_ln256_4' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_62 : Operation 922 [1/1] (1.55ns)   --->   "%icmp_ln260_5 = icmp ult i8 %or_ln256_4, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 922 'icmp' 'icmp_ln260_5' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 923 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_5, label %24, label %._crit_edge9.5" [DWT/DWT_Accel.c:260]   --->   Operation 923 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_62 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln263_15 = zext i8 %or_ln256_4 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 924 'zext' 'zext_ln263_15' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 0.00>
ST_62 : Operation 925 [1/1] (0.00ns)   --->   "%row_addr_11 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_15" [DWT/DWT_Accel.c:263]   --->   Operation 925 'getelementptr' 'row_addr_11' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 0.00>
ST_62 : Operation 926 [2/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_11, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 926 'load' 'row_load_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 927 [1/1] (1.91ns)   --->   "%add_ln263_5 = add i8 %or_ln256_4, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 927 'add' 'add_ln263_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln263_16 = zext i8 %add_ln263_5 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 928 'zext' 'zext_ln263_16' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 0.00>
ST_62 : Operation 929 [1/1] (0.00ns)   --->   "%row_addr_12 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_16" [DWT/DWT_Accel.c:263]   --->   Operation 929 'getelementptr' 'row_addr_12' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 0.00>
ST_62 : Operation 930 [2/2] (3.25ns)   --->   "%row_load_13 = load float* %row_addr_12, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 930 'load' 'row_load_13' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 63 <SV = 11> <Delay = 7.78>
ST_63 : Operation 931 [3/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 931 'dmul' 'tmp_12' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 932 [3/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 932 'dmul' 'tmp_14' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 933 [4/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 933 'dmul' 'tmp_12_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 934 [4/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 934 'dmul' 'tmp_14_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 935 [5/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 935 'dmul' 'tmp_12_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 936 [5/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 936 'dmul' 'tmp_14_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 937 [6/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 937 'dmul' 'tmp_12_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 938 [6/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 938 'dmul' 'tmp_14_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 939 [1/2] (4.43ns)   --->   "%tmp_11_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:263]   --->   Operation 939 'fpext' 'tmp_11_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 940 [1/2] (4.43ns)   --->   "%tmp_13_4 = fpext float %row_load_12 to double" [DWT/DWT_Accel.c:263]   --->   Operation 940 'fpext' 'tmp_13_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 941 [1/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_11, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 941 'load' 'row_load_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 942 [2/2] (4.43ns)   --->   "%tmp_11_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:263]   --->   Operation 942 'fpext' 'tmp_11_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 943 [1/2] (3.25ns)   --->   "%row_load_13 = load float* %row_addr_12, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 943 'load' 'row_load_13' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 944 [2/2] (4.43ns)   --->   "%tmp_13_5 = fpext float %row_load_13 to double" [DWT/DWT_Accel.c:263]   --->   Operation 944 'fpext' 'tmp_13_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 945 [1/1] (0.00ns)   --->   "%or_ln256_5 = or i8 %l3_0_0, 6" [DWT/DWT_Accel.c:256]   --->   Operation 945 'or' 'or_ln256_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_63 : Operation 946 [1/1] (1.55ns)   --->   "%icmp_ln260_6 = icmp ult i8 %or_ln256_5, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 946 'icmp' 'icmp_ln260_6' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 947 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_6, label %25, label %._crit_edge9.6" [DWT/DWT_Accel.c:260]   --->   Operation 947 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_63 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln263_18 = zext i8 %or_ln256_5 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 948 'zext' 'zext_ln263_18' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 0.00>
ST_63 : Operation 949 [1/1] (0.00ns)   --->   "%row_addr_13 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_18" [DWT/DWT_Accel.c:263]   --->   Operation 949 'getelementptr' 'row_addr_13' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 0.00>
ST_63 : Operation 950 [2/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_13, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 950 'load' 'row_load_6' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 951 [1/1] (1.91ns)   --->   "%add_ln263_6 = add i8 %or_ln256_5, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 951 'add' 'add_ln263_6' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln263_19 = zext i8 %add_ln263_6 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 952 'zext' 'zext_ln263_19' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 0.00>
ST_63 : Operation 953 [1/1] (0.00ns)   --->   "%row_addr_14 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_19" [DWT/DWT_Accel.c:263]   --->   Operation 953 'getelementptr' 'row_addr_14' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 0.00>
ST_63 : Operation 954 [2/2] (3.25ns)   --->   "%row_load_14 = load float* %row_addr_14, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 954 'load' 'row_load_14' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 64 <SV = 12> <Delay = 7.78>
ST_64 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln262 = shl i8 %l3_0_0, 1" [DWT/DWT_Accel.c:262]   --->   Operation 955 'shl' 'shl_ln262' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 0.00>
ST_64 : Operation 956 [2/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 956 'dmul' 'tmp_12' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 957 [2/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 957 'dmul' 'tmp_14' <Predicate = (!icmp_ln256 & icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 958 [3/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 958 'dmul' 'tmp_12_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 959 [3/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 959 'dmul' 'tmp_14_1' <Predicate = (!icmp_ln256 & icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 960 [4/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 960 'dmul' 'tmp_12_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 961 [4/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 961 'dmul' 'tmp_14_2' <Predicate = (!icmp_ln256 & icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 962 [5/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 962 'dmul' 'tmp_12_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 963 [5/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 963 'dmul' 'tmp_14_3' <Predicate = (!icmp_ln256 & icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 964 [6/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 964 'dmul' 'tmp_12_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 965 [6/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 965 'dmul' 'tmp_14_4' <Predicate = (!icmp_ln256 & icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 966 [1/2] (4.43ns)   --->   "%tmp_11_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:263]   --->   Operation 966 'fpext' 'tmp_11_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 967 [1/2] (4.43ns)   --->   "%tmp_13_5 = fpext float %row_load_13 to double" [DWT/DWT_Accel.c:263]   --->   Operation 967 'fpext' 'tmp_13_5' <Predicate = (!icmp_ln256 & icmp_ln260_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 968 [1/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_13, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 968 'load' 'row_load_6' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 969 [2/2] (4.43ns)   --->   "%tmp_11_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:263]   --->   Operation 969 'fpext' 'tmp_11_6' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 970 [1/2] (3.25ns)   --->   "%row_load_14 = load float* %row_addr_14, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 970 'load' 'row_load_14' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 971 [2/2] (4.43ns)   --->   "%tmp_13_6 = fpext float %row_load_14 to double" [DWT/DWT_Accel.c:263]   --->   Operation 971 'fpext' 'tmp_13_6' <Predicate = (!icmp_ln256 & icmp_ln260_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 972 [1/1] (0.00ns)   --->   "%or_ln256_6 = or i8 %l3_0_0, 7" [DWT/DWT_Accel.c:256]   --->   Operation 972 'or' 'or_ln256_6' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_64 : Operation 973 [1/1] (1.55ns)   --->   "%icmp_ln260_7 = icmp ult i8 %or_ln256_6, %zext_ln221" [DWT/DWT_Accel.c:260]   --->   Operation 973 'icmp' 'icmp_ln260_7' <Predicate = (!icmp_ln256)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 974 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260_7, label %26, label %._crit_edge9.7" [DWT/DWT_Accel.c:260]   --->   Operation 974 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_64 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln263_21 = zext i8 %or_ln256_6 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 975 'zext' 'zext_ln263_21' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 0.00>
ST_64 : Operation 976 [1/1] (0.00ns)   --->   "%row_addr_15 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_21" [DWT/DWT_Accel.c:263]   --->   Operation 976 'getelementptr' 'row_addr_15' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 0.00>
ST_64 : Operation 977 [2/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_15, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 977 'load' 'row_load_7' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 978 [1/1] (1.91ns)   --->   "%add_ln263_7 = add i8 %or_ln256_6, %zext_ln221" [DWT/DWT_Accel.c:263]   --->   Operation 978 'add' 'add_ln263_7' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln263_22 = zext i8 %add_ln263_7 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 979 'zext' 'zext_ln263_22' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 0.00>
ST_64 : Operation 980 [1/1] (0.00ns)   --->   "%row_addr_16 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln263_22" [DWT/DWT_Accel.c:263]   --->   Operation 980 'getelementptr' 'row_addr_16' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 0.00>
ST_64 : Operation 981 [2/2] (3.25ns)   --->   "%row_load_15 = load float* %row_addr_16, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 981 'load' 'row_load_15' <Predicate = (!icmp_ln256 & icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 982 [1/1] (1.91ns)   --->   "%add_ln256 = add i8 %l3_0_0, 8" [DWT/DWT_Accel.c:256]   --->   Operation 982 'add' 'add_ln256' <Predicate = (!icmp_ln256)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 983 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [DWT/DWT_Accel.c:256]   --->   Operation 983 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 65 <SV = 13> <Delay = 7.78>
ST_65 : Operation 984 [1/6] (7.78ns)   --->   "%tmp_12 = fmul double %tmp_11, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 984 'dmul' 'tmp_12' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 985 [1/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 985 'dmul' 'tmp_14' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 986 [2/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 986 'dmul' 'tmp_12_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 987 [2/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 987 'dmul' 'tmp_14_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 988 [3/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 988 'dmul' 'tmp_12_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 989 [3/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 989 'dmul' 'tmp_14_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 990 [4/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 990 'dmul' 'tmp_12_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 991 [4/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 991 'dmul' 'tmp_14_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 992 [5/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 992 'dmul' 'tmp_12_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 993 [5/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 993 'dmul' 'tmp_14_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 994 [6/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 994 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 995 [6/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 995 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 996 [1/2] (4.43ns)   --->   "%tmp_11_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:263]   --->   Operation 996 'fpext' 'tmp_11_6' <Predicate = (icmp_ln260_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 997 [1/2] (4.43ns)   --->   "%tmp_13_6 = fpext float %row_load_14 to double" [DWT/DWT_Accel.c:263]   --->   Operation 997 'fpext' 'tmp_13_6' <Predicate = (icmp_ln260_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 998 [1/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_15, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 998 'load' 'row_load_7' <Predicate = (icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_65 : Operation 999 [2/2] (4.43ns)   --->   "%tmp_11_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:263]   --->   Operation 999 'fpext' 'tmp_11_7' <Predicate = (icmp_ln260_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1000 [1/2] (3.25ns)   --->   "%row_load_15 = load float* %row_addr_16, align 4" [DWT/DWT_Accel.c:263]   --->   Operation 1000 'load' 'row_load_15' <Predicate = (icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_65 : Operation 1001 [2/2] (4.43ns)   --->   "%tmp_13_7 = fpext float %row_load_15 to double" [DWT/DWT_Accel.c:263]   --->   Operation 1001 'fpext' 'tmp_13_7' <Predicate = (icmp_ln260_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 14> <Delay = 8.23>
ST_66 : Operation 1002 [5/5] (8.23ns)   --->   "%tmp_15 = fadd double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:263]   --->   Operation 1002 'dadd' 'tmp_15' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1003 [5/5] (8.23ns)   --->   "%tmp_18 = fsub double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:264]   --->   Operation 1003 'dsub' 'tmp_18' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1004 [1/6] (7.78ns)   --->   "%tmp_12_1 = fmul double %tmp_11_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1004 'dmul' 'tmp_12_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1005 [1/6] (7.78ns)   --->   "%tmp_14_1 = fmul double %tmp_13_1, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1005 'dmul' 'tmp_14_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1006 [2/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1006 'dmul' 'tmp_12_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1007 [2/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1007 'dmul' 'tmp_14_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1008 [3/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1008 'dmul' 'tmp_12_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1009 [3/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1009 'dmul' 'tmp_14_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1010 [4/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1010 'dmul' 'tmp_12_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1011 [4/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1011 'dmul' 'tmp_14_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1012 [5/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1012 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1013 [5/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1013 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1014 [6/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1014 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1015 [6/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1015 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1016 [1/2] (4.43ns)   --->   "%tmp_11_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:263]   --->   Operation 1016 'fpext' 'tmp_11_7' <Predicate = (icmp_ln260_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1017 [1/2] (4.43ns)   --->   "%tmp_13_7 = fpext float %row_load_15 to double" [DWT/DWT_Accel.c:263]   --->   Operation 1017 'fpext' 'tmp_13_7' <Predicate = (icmp_ln260_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 15> <Delay = 8.23>
ST_67 : Operation 1018 [4/5] (8.23ns)   --->   "%tmp_15 = fadd double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:263]   --->   Operation 1018 'dadd' 'tmp_15' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1019 [4/5] (8.23ns)   --->   "%tmp_18 = fsub double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:264]   --->   Operation 1019 'dsub' 'tmp_18' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1020 [5/5] (8.23ns)   --->   "%tmp_15_1 = fadd double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:263]   --->   Operation 1020 'dadd' 'tmp_15_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1021 [5/5] (8.23ns)   --->   "%tmp_18_1 = fsub double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:264]   --->   Operation 1021 'dsub' 'tmp_18_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1022 [1/6] (7.78ns)   --->   "%tmp_12_2 = fmul double %tmp_11_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1022 'dmul' 'tmp_12_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1023 [1/6] (7.78ns)   --->   "%tmp_14_2 = fmul double %tmp_13_2, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1023 'dmul' 'tmp_14_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1024 [2/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1024 'dmul' 'tmp_12_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1025 [2/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1025 'dmul' 'tmp_14_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1026 [3/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1026 'dmul' 'tmp_12_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1027 [3/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1027 'dmul' 'tmp_14_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1028 [4/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1028 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1029 [4/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1029 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1030 [5/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1030 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1031 [5/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1031 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1032 [6/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1032 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1033 [6/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1033 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 16> <Delay = 8.23>
ST_68 : Operation 1034 [3/5] (8.23ns)   --->   "%tmp_15 = fadd double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:263]   --->   Operation 1034 'dadd' 'tmp_15' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1035 [3/5] (8.23ns)   --->   "%tmp_18 = fsub double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:264]   --->   Operation 1035 'dsub' 'tmp_18' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1036 [4/5] (8.23ns)   --->   "%tmp_15_1 = fadd double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:263]   --->   Operation 1036 'dadd' 'tmp_15_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1037 [4/5] (8.23ns)   --->   "%tmp_18_1 = fsub double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:264]   --->   Operation 1037 'dsub' 'tmp_18_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1038 [5/5] (8.23ns)   --->   "%tmp_15_2 = fadd double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:263]   --->   Operation 1038 'dadd' 'tmp_15_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1039 [5/5] (8.23ns)   --->   "%tmp_18_2 = fsub double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:264]   --->   Operation 1039 'dsub' 'tmp_18_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1040 [1/6] (7.78ns)   --->   "%tmp_12_3 = fmul double %tmp_11_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1040 'dmul' 'tmp_12_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1041 [1/6] (7.78ns)   --->   "%tmp_14_3 = fmul double %tmp_13_3, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1041 'dmul' 'tmp_14_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1042 [2/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1042 'dmul' 'tmp_12_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1043 [2/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1043 'dmul' 'tmp_14_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1044 [3/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1044 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1045 [3/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1045 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1046 [4/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1046 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1047 [4/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1047 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1048 [5/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1048 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1049 [5/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1049 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 17> <Delay = 8.23>
ST_69 : Operation 1050 [2/5] (8.23ns)   --->   "%tmp_15 = fadd double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:263]   --->   Operation 1050 'dadd' 'tmp_15' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1051 [2/5] (8.23ns)   --->   "%tmp_18 = fsub double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:264]   --->   Operation 1051 'dsub' 'tmp_18' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1052 [3/5] (8.23ns)   --->   "%tmp_15_1 = fadd double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:263]   --->   Operation 1052 'dadd' 'tmp_15_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1053 [3/5] (8.23ns)   --->   "%tmp_18_1 = fsub double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:264]   --->   Operation 1053 'dsub' 'tmp_18_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1054 [4/5] (8.23ns)   --->   "%tmp_15_2 = fadd double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:263]   --->   Operation 1054 'dadd' 'tmp_15_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1055 [4/5] (8.23ns)   --->   "%tmp_18_2 = fsub double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:264]   --->   Operation 1055 'dsub' 'tmp_18_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1056 [5/5] (8.23ns)   --->   "%tmp_15_3 = fadd double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:263]   --->   Operation 1056 'dadd' 'tmp_15_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1057 [5/5] (8.23ns)   --->   "%tmp_18_3 = fsub double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:264]   --->   Operation 1057 'dsub' 'tmp_18_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1058 [1/6] (7.78ns)   --->   "%tmp_12_4 = fmul double %tmp_11_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1058 'dmul' 'tmp_12_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1059 [1/6] (7.78ns)   --->   "%tmp_14_4 = fmul double %tmp_13_4, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1059 'dmul' 'tmp_14_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1060 [2/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1060 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1061 [2/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1061 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1062 [3/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1062 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1063 [3/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1063 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1064 [4/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1064 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1065 [4/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1065 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 18> <Delay = 8.23>
ST_70 : Operation 1066 [1/5] (8.23ns)   --->   "%tmp_15 = fadd double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:263]   --->   Operation 1066 'dadd' 'tmp_15' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1067 [1/5] (8.23ns)   --->   "%tmp_18 = fsub double %tmp_12, %tmp_14" [DWT/DWT_Accel.c:264]   --->   Operation 1067 'dsub' 'tmp_18' <Predicate = (icmp_ln260)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1068 [2/5] (8.23ns)   --->   "%tmp_15_1 = fadd double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:263]   --->   Operation 1068 'dadd' 'tmp_15_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1069 [2/5] (8.23ns)   --->   "%tmp_18_1 = fsub double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:264]   --->   Operation 1069 'dsub' 'tmp_18_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1070 [3/5] (8.23ns)   --->   "%tmp_15_2 = fadd double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:263]   --->   Operation 1070 'dadd' 'tmp_15_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1071 [3/5] (8.23ns)   --->   "%tmp_18_2 = fsub double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:264]   --->   Operation 1071 'dsub' 'tmp_18_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1072 [4/5] (8.23ns)   --->   "%tmp_15_3 = fadd double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:263]   --->   Operation 1072 'dadd' 'tmp_15_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1073 [4/5] (8.23ns)   --->   "%tmp_18_3 = fsub double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:264]   --->   Operation 1073 'dsub' 'tmp_18_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1074 [5/5] (8.23ns)   --->   "%tmp_15_4 = fadd double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:263]   --->   Operation 1074 'dadd' 'tmp_15_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1075 [5/5] (8.23ns)   --->   "%tmp_18_4 = fsub double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:264]   --->   Operation 1075 'dsub' 'tmp_18_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1076 [1/6] (7.78ns)   --->   "%tmp_12_5 = fmul double %tmp_11_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1076 'dmul' 'tmp_12_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1077 [1/6] (7.78ns)   --->   "%tmp_14_5 = fmul double %tmp_13_5, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1077 'dmul' 'tmp_14_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1078 [2/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1078 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1079 [2/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1079 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1080 [3/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1080 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1081 [3/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1081 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 19> <Delay = 8.23>
ST_71 : Operation 1082 [6/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1082 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1083 [6/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1083 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1084 [1/5] (8.23ns)   --->   "%tmp_15_1 = fadd double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:263]   --->   Operation 1084 'dadd' 'tmp_15_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1085 [1/5] (8.23ns)   --->   "%tmp_18_1 = fsub double %tmp_12_1, %tmp_14_1" [DWT/DWT_Accel.c:264]   --->   Operation 1085 'dsub' 'tmp_18_1' <Predicate = (icmp_ln260_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1086 [2/5] (8.23ns)   --->   "%tmp_15_2 = fadd double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:263]   --->   Operation 1086 'dadd' 'tmp_15_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1087 [2/5] (8.23ns)   --->   "%tmp_18_2 = fsub double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:264]   --->   Operation 1087 'dsub' 'tmp_18_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1088 [3/5] (8.23ns)   --->   "%tmp_15_3 = fadd double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:263]   --->   Operation 1088 'dadd' 'tmp_15_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1089 [3/5] (8.23ns)   --->   "%tmp_18_3 = fsub double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:264]   --->   Operation 1089 'dsub' 'tmp_18_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1090 [4/5] (8.23ns)   --->   "%tmp_15_4 = fadd double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:263]   --->   Operation 1090 'dadd' 'tmp_15_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1091 [4/5] (8.23ns)   --->   "%tmp_18_4 = fsub double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:264]   --->   Operation 1091 'dsub' 'tmp_18_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1092 [5/5] (8.23ns)   --->   "%tmp_15_5 = fadd double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:263]   --->   Operation 1092 'dadd' 'tmp_15_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1093 [5/5] (8.23ns)   --->   "%tmp_18_5 = fsub double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:264]   --->   Operation 1093 'dsub' 'tmp_18_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1094 [1/6] (7.78ns)   --->   "%tmp_12_6 = fmul double %tmp_11_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1094 'dmul' 'tmp_12_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1095 [1/6] (7.78ns)   --->   "%tmp_14_6 = fmul double %tmp_13_6, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1095 'dmul' 'tmp_14_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1096 [2/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1096 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1097 [2/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1097 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 20> <Delay = 8.23>
ST_72 : Operation 1098 [5/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1098 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1099 [5/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1099 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1100 [6/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1100 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1101 [6/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1101 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1102 [1/5] (8.23ns)   --->   "%tmp_15_2 = fadd double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:263]   --->   Operation 1102 'dadd' 'tmp_15_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1103 [1/5] (8.23ns)   --->   "%tmp_18_2 = fsub double %tmp_12_2, %tmp_14_2" [DWT/DWT_Accel.c:264]   --->   Operation 1103 'dsub' 'tmp_18_2' <Predicate = (icmp_ln260_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1104 [2/5] (8.23ns)   --->   "%tmp_15_3 = fadd double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:263]   --->   Operation 1104 'dadd' 'tmp_15_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1105 [2/5] (8.23ns)   --->   "%tmp_18_3 = fsub double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:264]   --->   Operation 1105 'dsub' 'tmp_18_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1106 [3/5] (8.23ns)   --->   "%tmp_15_4 = fadd double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:263]   --->   Operation 1106 'dadd' 'tmp_15_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1107 [3/5] (8.23ns)   --->   "%tmp_18_4 = fsub double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:264]   --->   Operation 1107 'dsub' 'tmp_18_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1108 [4/5] (8.23ns)   --->   "%tmp_15_5 = fadd double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:263]   --->   Operation 1108 'dadd' 'tmp_15_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1109 [4/5] (8.23ns)   --->   "%tmp_18_5 = fsub double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:264]   --->   Operation 1109 'dsub' 'tmp_18_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1110 [5/5] (8.23ns)   --->   "%tmp_15_6 = fadd double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:263]   --->   Operation 1110 'dadd' 'tmp_15_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1111 [5/5] (8.23ns)   --->   "%tmp_18_6 = fsub double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:264]   --->   Operation 1111 'dsub' 'tmp_18_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1112 [1/6] (7.78ns)   --->   "%tmp_12_7 = fmul double %tmp_11_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1112 'dmul' 'tmp_12_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1113 [1/6] (7.78ns)   --->   "%tmp_14_7 = fmul double %tmp_13_7, 5.000000e-01" [DWT/DWT_Accel.c:263]   --->   Operation 1113 'dmul' 'tmp_14_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 21> <Delay = 8.23>
ST_73 : Operation 1114 [4/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1114 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1115 [4/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1115 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1116 [5/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1116 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1117 [5/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1117 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1118 [6/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1118 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1119 [6/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1119 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1120 [1/5] (8.23ns)   --->   "%tmp_15_3 = fadd double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:263]   --->   Operation 1120 'dadd' 'tmp_15_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1121 [1/5] (8.23ns)   --->   "%tmp_18_3 = fsub double %tmp_12_3, %tmp_14_3" [DWT/DWT_Accel.c:264]   --->   Operation 1121 'dsub' 'tmp_18_3' <Predicate = (icmp_ln260_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1122 [2/5] (8.23ns)   --->   "%tmp_15_4 = fadd double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:263]   --->   Operation 1122 'dadd' 'tmp_15_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1123 [2/5] (8.23ns)   --->   "%tmp_18_4 = fsub double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:264]   --->   Operation 1123 'dsub' 'tmp_18_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1124 [3/5] (8.23ns)   --->   "%tmp_15_5 = fadd double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:263]   --->   Operation 1124 'dadd' 'tmp_15_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1125 [3/5] (8.23ns)   --->   "%tmp_18_5 = fsub double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:264]   --->   Operation 1125 'dsub' 'tmp_18_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1126 [4/5] (8.23ns)   --->   "%tmp_15_6 = fadd double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:263]   --->   Operation 1126 'dadd' 'tmp_15_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1127 [4/5] (8.23ns)   --->   "%tmp_18_6 = fsub double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:264]   --->   Operation 1127 'dsub' 'tmp_18_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1128 [5/5] (8.23ns)   --->   "%tmp_15_7 = fadd double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:263]   --->   Operation 1128 'dadd' 'tmp_15_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1129 [5/5] (8.23ns)   --->   "%tmp_18_7 = fsub double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:264]   --->   Operation 1129 'dsub' 'tmp_18_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 22> <Delay = 8.23>
ST_74 : Operation 1130 [3/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1130 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1131 [3/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1131 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1132 [4/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1132 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1133 [4/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1133 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1134 [5/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1134 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1135 [5/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1135 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1136 [6/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1136 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1137 [6/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1137 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1138 [1/5] (8.23ns)   --->   "%tmp_15_4 = fadd double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:263]   --->   Operation 1138 'dadd' 'tmp_15_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1139 [1/5] (8.23ns)   --->   "%tmp_18_4 = fsub double %tmp_12_4, %tmp_14_4" [DWT/DWT_Accel.c:264]   --->   Operation 1139 'dsub' 'tmp_18_4' <Predicate = (icmp_ln260_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1140 [2/5] (8.23ns)   --->   "%tmp_15_5 = fadd double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:263]   --->   Operation 1140 'dadd' 'tmp_15_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1141 [2/5] (8.23ns)   --->   "%tmp_18_5 = fsub double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:264]   --->   Operation 1141 'dsub' 'tmp_18_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1142 [3/5] (8.23ns)   --->   "%tmp_15_6 = fadd double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:263]   --->   Operation 1142 'dadd' 'tmp_15_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1143 [3/5] (8.23ns)   --->   "%tmp_18_6 = fsub double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:264]   --->   Operation 1143 'dsub' 'tmp_18_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1144 [4/5] (8.23ns)   --->   "%tmp_15_7 = fadd double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:263]   --->   Operation 1144 'dadd' 'tmp_15_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1145 [4/5] (8.23ns)   --->   "%tmp_18_7 = fsub double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:264]   --->   Operation 1145 'dsub' 'tmp_18_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 23> <Delay = 8.23>
ST_75 : Operation 1146 [2/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1146 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1147 [2/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1147 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1148 [3/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1148 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1149 [3/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1149 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1150 [4/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1150 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1151 [4/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1151 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1152 [5/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1152 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1153 [5/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1153 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1154 [6/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1154 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1155 [6/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1155 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1156 [1/5] (8.23ns)   --->   "%tmp_15_5 = fadd double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:263]   --->   Operation 1156 'dadd' 'tmp_15_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1157 [1/5] (8.23ns)   --->   "%tmp_18_5 = fsub double %tmp_12_5, %tmp_14_5" [DWT/DWT_Accel.c:264]   --->   Operation 1157 'dsub' 'tmp_18_5' <Predicate = (icmp_ln260_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1158 [2/5] (8.23ns)   --->   "%tmp_15_6 = fadd double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:263]   --->   Operation 1158 'dadd' 'tmp_15_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1159 [2/5] (8.23ns)   --->   "%tmp_18_6 = fsub double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:264]   --->   Operation 1159 'dsub' 'tmp_18_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1160 [3/5] (8.23ns)   --->   "%tmp_15_7 = fadd double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:263]   --->   Operation 1160 'dadd' 'tmp_15_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1161 [3/5] (8.23ns)   --->   "%tmp_18_7 = fsub double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:264]   --->   Operation 1161 'dsub' 'tmp_18_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 24> <Delay = 8.23>
ST_76 : Operation 1162 [1/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_15, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1162 'dmul' 'tmp_16' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1163 [1/6] (7.78ns)   --->   "%tmp_19 = fmul double %tmp_18, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1163 'dmul' 'tmp_19' <Predicate = (icmp_ln260)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1164 [2/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1164 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1165 [2/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1165 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1166 [3/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1166 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1167 [3/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1167 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1168 [4/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1168 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1169 [4/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1169 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1170 [5/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1170 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1171 [5/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1171 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1172 [6/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1172 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1173 [6/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1173 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1174 [1/5] (8.23ns)   --->   "%tmp_15_6 = fadd double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:263]   --->   Operation 1174 'dadd' 'tmp_15_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1175 [1/5] (8.23ns)   --->   "%tmp_18_6 = fsub double %tmp_12_6, %tmp_14_6" [DWT/DWT_Accel.c:264]   --->   Operation 1175 'dsub' 'tmp_18_6' <Predicate = (icmp_ln260_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1176 [2/5] (8.23ns)   --->   "%tmp_15_7 = fadd double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:263]   --->   Operation 1176 'dadd' 'tmp_15_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1177 [2/5] (8.23ns)   --->   "%tmp_18_7 = fsub double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:264]   --->   Operation 1177 'dsub' 'tmp_18_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 25> <Delay = 8.23>
ST_77 : Operation 1178 [2/2] (5.20ns)   --->   "%tmp_17 = fptrunc double %tmp_16 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1178 'fptrunc' 'tmp_17' <Predicate = (icmp_ln260)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1179 [2/2] (5.20ns)   --->   "%tmp_20 = fptrunc double %tmp_19 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1179 'fptrunc' 'tmp_20' <Predicate = (icmp_ln260)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1180 [1/6] (7.78ns)   --->   "%tmp_16_1 = fmul double %tmp_15_1, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1180 'dmul' 'tmp_16_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1181 [1/6] (7.78ns)   --->   "%tmp_19_1 = fmul double %tmp_18_1, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1181 'dmul' 'tmp_19_1' <Predicate = (icmp_ln260_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1182 [2/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1182 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1183 [2/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1183 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1184 [3/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1184 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1185 [3/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1185 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1186 [4/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1186 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1187 [4/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1187 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1188 [5/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1188 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1189 [5/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1189 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1190 [6/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1190 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1191 [6/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1191 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1192 [1/5] (8.23ns)   --->   "%tmp_15_7 = fadd double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:263]   --->   Operation 1192 'dadd' 'tmp_15_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1193 [1/5] (8.23ns)   --->   "%tmp_18_7 = fsub double %tmp_12_7, %tmp_14_7" [DWT/DWT_Accel.c:264]   --->   Operation 1193 'dsub' 'tmp_18_7' <Predicate = (icmp_ln260_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 26> <Delay = 8.45>
ST_78 : Operation 1194 [1/2] (5.20ns)   --->   "%tmp_17 = fptrunc double %tmp_16 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1194 'fptrunc' 'tmp_17' <Predicate = (icmp_ln260)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln263_2 = zext i8 %shl_ln262 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1195 'zext' 'zext_ln263_2' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1196 [1/1] (0.00ns)   --->   "%tempr_addr = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_2" [DWT/DWT_Accel.c:263]   --->   Operation 1196 'getelementptr' 'tempr_addr' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1197 [1/1] (3.25ns)   --->   "store float %tmp_17, float* %tempr_addr, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 1197 'store' <Predicate = (icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_78 : Operation 1198 [1/2] (5.20ns)   --->   "%tmp_20 = fptrunc double %tmp_19 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1198 'fptrunc' 'tmp_20' <Predicate = (icmp_ln260)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1199 [1/1] (0.00ns)   --->   "%or_ln264 = or i8 %shl_ln262, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1199 'or' 'or_ln264' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i8 %or_ln264 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1200 'zext' 'zext_ln264' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1201 [1/1] (0.00ns)   --->   "%tempr_addr_1 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264" [DWT/DWT_Accel.c:264]   --->   Operation 1201 'getelementptr' 'tempr_addr_1' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1202 [1/1] (3.25ns)   --->   "store float %tmp_20, float* %tempr_addr_1, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1202 'store' <Predicate = (icmp_ln260)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_78 : Operation 1203 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [DWT/DWT_Accel.c:265]   --->   Operation 1203 'br' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_78 : Operation 1204 [2/2] (5.20ns)   --->   "%tmp_17_1 = fptrunc double %tmp_16_1 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1204 'fptrunc' 'tmp_17_1' <Predicate = (icmp_ln260_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1205 [2/2] (5.20ns)   --->   "%tmp_20_1 = fptrunc double %tmp_19_1 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1205 'fptrunc' 'tmp_20_1' <Predicate = (icmp_ln260_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1206 [1/6] (7.78ns)   --->   "%tmp_16_2 = fmul double %tmp_15_2, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1206 'dmul' 'tmp_16_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1207 [1/6] (7.78ns)   --->   "%tmp_19_2 = fmul double %tmp_18_2, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1207 'dmul' 'tmp_19_2' <Predicate = (icmp_ln260_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1208 [2/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1208 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1209 [2/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1209 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1210 [3/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1210 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1211 [3/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1211 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1212 [4/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1212 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1213 [4/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1213 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1214 [5/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1214 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1215 [5/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1215 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1216 [6/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1216 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1217 [6/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1217 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 27> <Delay = 8.45>
ST_79 : Operation 1218 [1/1] (0.00ns)   --->   "%shl_ln262_1 = shl i8 %or_ln256, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1218 'shl' 'shl_ln262_1' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1219 [1/2] (5.20ns)   --->   "%tmp_17_1 = fptrunc double %tmp_16_1 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1219 'fptrunc' 'tmp_17_1' <Predicate = (icmp_ln260_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln263_5 = zext i8 %shl_ln262_1 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1220 'zext' 'zext_ln263_5' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1221 [1/1] (0.00ns)   --->   "%tempr_addr_8 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_5" [DWT/DWT_Accel.c:263]   --->   Operation 1221 'getelementptr' 'tempr_addr_8' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1222 [1/1] (3.25ns)   --->   "store float %tmp_17_1, float* %tempr_addr_8, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 1222 'store' <Predicate = (icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_79 : Operation 1223 [1/2] (5.20ns)   --->   "%tmp_20_1 = fptrunc double %tmp_19_1 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1223 'fptrunc' 'tmp_20_1' <Predicate = (icmp_ln260_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1224 [1/1] (0.00ns)   --->   "%or_ln264_1 = or i8 %shl_ln262_1, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1224 'or' 'or_ln264_1' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i8 %or_ln264_1 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1225 'zext' 'zext_ln264_1' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1226 [1/1] (0.00ns)   --->   "%tempr_addr_9 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_1" [DWT/DWT_Accel.c:264]   --->   Operation 1226 'getelementptr' 'tempr_addr_9' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1227 [1/1] (3.25ns)   --->   "store float %tmp_20_1, float* %tempr_addr_9, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1227 'store' <Predicate = (icmp_ln260_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_79 : Operation 1228 [1/1] (0.00ns)   --->   "br label %._crit_edge9.1" [DWT/DWT_Accel.c:265]   --->   Operation 1228 'br' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_79 : Operation 1229 [2/2] (5.20ns)   --->   "%tmp_17_2 = fptrunc double %tmp_16_2 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1229 'fptrunc' 'tmp_17_2' <Predicate = (icmp_ln260_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1230 [2/2] (5.20ns)   --->   "%tmp_20_2 = fptrunc double %tmp_19_2 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1230 'fptrunc' 'tmp_20_2' <Predicate = (icmp_ln260_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1231 [1/6] (7.78ns)   --->   "%tmp_16_3 = fmul double %tmp_15_3, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1231 'dmul' 'tmp_16_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1232 [1/6] (7.78ns)   --->   "%tmp_19_3 = fmul double %tmp_18_3, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1232 'dmul' 'tmp_19_3' <Predicate = (icmp_ln260_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1233 [2/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1233 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1234 [2/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1234 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1235 [3/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1235 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1236 [3/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1236 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1237 [4/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1237 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1238 [4/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1238 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1239 [5/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1239 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1240 [5/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1240 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 28> <Delay = 8.45>
ST_80 : Operation 1241 [1/1] (0.00ns)   --->   "%shl_ln262_2 = shl i8 %or_ln256_1, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1241 'shl' 'shl_ln262_2' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1242 [1/2] (5.20ns)   --->   "%tmp_17_2 = fptrunc double %tmp_16_2 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1242 'fptrunc' 'tmp_17_2' <Predicate = (icmp_ln260_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln263_8 = zext i8 %shl_ln262_2 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1243 'zext' 'zext_ln263_8' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1244 [1/1] (0.00ns)   --->   "%tempr_addr_10 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_8" [DWT/DWT_Accel.c:263]   --->   Operation 1244 'getelementptr' 'tempr_addr_10' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1245 [1/1] (3.25ns)   --->   "store float %tmp_17_2, float* %tempr_addr_10, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 1245 'store' <Predicate = (icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 1246 [1/2] (5.20ns)   --->   "%tmp_20_2 = fptrunc double %tmp_19_2 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1246 'fptrunc' 'tmp_20_2' <Predicate = (icmp_ln260_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1247 [1/1] (0.00ns)   --->   "%or_ln264_2 = or i8 %shl_ln262_2, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1247 'or' 'or_ln264_2' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i8 %or_ln264_2 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1248 'zext' 'zext_ln264_2' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1249 [1/1] (0.00ns)   --->   "%tempr_addr_11 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_2" [DWT/DWT_Accel.c:264]   --->   Operation 1249 'getelementptr' 'tempr_addr_11' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1250 [1/1] (3.25ns)   --->   "store float %tmp_20_2, float* %tempr_addr_11, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1250 'store' <Predicate = (icmp_ln260_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 1251 [1/1] (0.00ns)   --->   "br label %._crit_edge9.2" [DWT/DWT_Accel.c:265]   --->   Operation 1251 'br' <Predicate = (icmp_ln260_2)> <Delay = 0.00>
ST_80 : Operation 1252 [2/2] (5.20ns)   --->   "%tmp_17_3 = fptrunc double %tmp_16_3 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1252 'fptrunc' 'tmp_17_3' <Predicate = (icmp_ln260_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1253 [2/2] (5.20ns)   --->   "%tmp_20_3 = fptrunc double %tmp_19_3 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1253 'fptrunc' 'tmp_20_3' <Predicate = (icmp_ln260_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1254 [1/6] (7.78ns)   --->   "%tmp_16_4 = fmul double %tmp_15_4, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1254 'dmul' 'tmp_16_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1255 [1/6] (7.78ns)   --->   "%tmp_19_4 = fmul double %tmp_18_4, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1255 'dmul' 'tmp_19_4' <Predicate = (icmp_ln260_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1256 [2/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1256 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1257 [2/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1257 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1258 [3/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1258 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1259 [3/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1259 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1260 [4/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1260 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1261 [4/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1261 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 29> <Delay = 8.45>
ST_81 : Operation 1262 [1/1] (0.00ns)   --->   "%shl_ln262_3 = shl i8 %or_ln256_2, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1262 'shl' 'shl_ln262_3' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1263 [1/2] (5.20ns)   --->   "%tmp_17_3 = fptrunc double %tmp_16_3 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1263 'fptrunc' 'tmp_17_3' <Predicate = (icmp_ln260_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln263_11 = zext i8 %shl_ln262_3 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1264 'zext' 'zext_ln263_11' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1265 [1/1] (0.00ns)   --->   "%tempr_addr_3 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_11" [DWT/DWT_Accel.c:263]   --->   Operation 1265 'getelementptr' 'tempr_addr_3' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1266 [1/1] (3.25ns)   --->   "store float %tmp_17_3, float* %tempr_addr_3, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 1266 'store' <Predicate = (icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 1267 [1/2] (5.20ns)   --->   "%tmp_20_3 = fptrunc double %tmp_19_3 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1267 'fptrunc' 'tmp_20_3' <Predicate = (icmp_ln260_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1268 [1/1] (0.00ns)   --->   "%or_ln264_3 = or i8 %shl_ln262_3, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1268 'or' 'or_ln264_3' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln264_3 = zext i8 %or_ln264_3 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1269 'zext' 'zext_ln264_3' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1270 [1/1] (0.00ns)   --->   "%tempr_addr_12 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_3" [DWT/DWT_Accel.c:264]   --->   Operation 1270 'getelementptr' 'tempr_addr_12' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1271 [1/1] (3.25ns)   --->   "store float %tmp_20_3, float* %tempr_addr_12, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1271 'store' <Predicate = (icmp_ln260_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 1272 [1/1] (0.00ns)   --->   "br label %._crit_edge9.3" [DWT/DWT_Accel.c:265]   --->   Operation 1272 'br' <Predicate = (icmp_ln260_3)> <Delay = 0.00>
ST_81 : Operation 1273 [2/2] (5.20ns)   --->   "%tmp_17_4 = fptrunc double %tmp_16_4 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1273 'fptrunc' 'tmp_17_4' <Predicate = (icmp_ln260_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1274 [2/2] (5.20ns)   --->   "%tmp_20_4 = fptrunc double %tmp_19_4 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1274 'fptrunc' 'tmp_20_4' <Predicate = (icmp_ln260_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1275 [1/6] (7.78ns)   --->   "%tmp_16_5 = fmul double %tmp_15_5, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1275 'dmul' 'tmp_16_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1276 [1/6] (7.78ns)   --->   "%tmp_19_5 = fmul double %tmp_18_5, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1276 'dmul' 'tmp_19_5' <Predicate = (icmp_ln260_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1277 [2/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1277 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1278 [2/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1278 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1279 [3/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1279 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1280 [3/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1280 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 30> <Delay = 8.45>
ST_82 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln262_4 = shl i8 %or_ln256_3, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1281 'shl' 'shl_ln262_4' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1282 [1/2] (5.20ns)   --->   "%tmp_17_4 = fptrunc double %tmp_16_4 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1282 'fptrunc' 'tmp_17_4' <Predicate = (icmp_ln260_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln263_14 = zext i8 %shl_ln262_4 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1283 'zext' 'zext_ln263_14' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1284 [1/1] (0.00ns)   --->   "%tempr_addr_4 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_14" [DWT/DWT_Accel.c:263]   --->   Operation 1284 'getelementptr' 'tempr_addr_4' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1285 [1/1] (3.25ns)   --->   "store float %tmp_17_4, float* %tempr_addr_4, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 1285 'store' <Predicate = (icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 1286 [1/2] (5.20ns)   --->   "%tmp_20_4 = fptrunc double %tmp_19_4 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1286 'fptrunc' 'tmp_20_4' <Predicate = (icmp_ln260_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1287 [1/1] (0.00ns)   --->   "%or_ln264_4 = or i8 %shl_ln262_4, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1287 'or' 'or_ln264_4' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln264_4 = zext i8 %or_ln264_4 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1288 'zext' 'zext_ln264_4' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1289 [1/1] (0.00ns)   --->   "%tempr_addr_13 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_4" [DWT/DWT_Accel.c:264]   --->   Operation 1289 'getelementptr' 'tempr_addr_13' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1290 [1/1] (3.25ns)   --->   "store float %tmp_20_4, float* %tempr_addr_13, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1290 'store' <Predicate = (icmp_ln260_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 1291 [1/1] (0.00ns)   --->   "br label %._crit_edge9.4" [DWT/DWT_Accel.c:265]   --->   Operation 1291 'br' <Predicate = (icmp_ln260_4)> <Delay = 0.00>
ST_82 : Operation 1292 [2/2] (5.20ns)   --->   "%tmp_17_5 = fptrunc double %tmp_16_5 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1292 'fptrunc' 'tmp_17_5' <Predicate = (icmp_ln260_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1293 [2/2] (5.20ns)   --->   "%tmp_20_5 = fptrunc double %tmp_19_5 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1293 'fptrunc' 'tmp_20_5' <Predicate = (icmp_ln260_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1294 [1/6] (7.78ns)   --->   "%tmp_16_6 = fmul double %tmp_15_6, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1294 'dmul' 'tmp_16_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1295 [1/6] (7.78ns)   --->   "%tmp_19_6 = fmul double %tmp_18_6, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1295 'dmul' 'tmp_19_6' <Predicate = (icmp_ln260_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1296 [2/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1296 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1297 [2/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1297 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 31> <Delay = 8.45>
ST_83 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln262_5 = shl i8 %or_ln256_4, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1298 'shl' 'shl_ln262_5' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1299 [1/2] (5.20ns)   --->   "%tmp_17_5 = fptrunc double %tmp_16_5 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1299 'fptrunc' 'tmp_17_5' <Predicate = (icmp_ln260_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln263_17 = zext i8 %shl_ln262_5 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1300 'zext' 'zext_ln263_17' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1301 [1/1] (0.00ns)   --->   "%tempr_addr_5 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_17" [DWT/DWT_Accel.c:263]   --->   Operation 1301 'getelementptr' 'tempr_addr_5' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1302 [1/1] (3.25ns)   --->   "store float %tmp_17_5, float* %tempr_addr_5, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 1302 'store' <Predicate = (icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 1303 [1/2] (5.20ns)   --->   "%tmp_20_5 = fptrunc double %tmp_19_5 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1303 'fptrunc' 'tmp_20_5' <Predicate = (icmp_ln260_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1304 [1/1] (0.00ns)   --->   "%or_ln264_5 = or i8 %shl_ln262_5, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1304 'or' 'or_ln264_5' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln264_5 = zext i8 %or_ln264_5 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1305 'zext' 'zext_ln264_5' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1306 [1/1] (0.00ns)   --->   "%tempr_addr_14 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_5" [DWT/DWT_Accel.c:264]   --->   Operation 1306 'getelementptr' 'tempr_addr_14' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1307 [1/1] (3.25ns)   --->   "store float %tmp_20_5, float* %tempr_addr_14, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1307 'store' <Predicate = (icmp_ln260_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 1308 [1/1] (0.00ns)   --->   "br label %._crit_edge9.5" [DWT/DWT_Accel.c:265]   --->   Operation 1308 'br' <Predicate = (icmp_ln260_5)> <Delay = 0.00>
ST_83 : Operation 1309 [2/2] (5.20ns)   --->   "%tmp_17_6 = fptrunc double %tmp_16_6 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1309 'fptrunc' 'tmp_17_6' <Predicate = (icmp_ln260_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1310 [2/2] (5.20ns)   --->   "%tmp_20_6 = fptrunc double %tmp_19_6 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1310 'fptrunc' 'tmp_20_6' <Predicate = (icmp_ln260_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1311 [1/6] (7.78ns)   --->   "%tmp_16_7 = fmul double %tmp_15_7, 2.000000e+00" [DWT/DWT_Accel.c:263]   --->   Operation 1311 'dmul' 'tmp_16_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1312 [1/6] (7.78ns)   --->   "%tmp_19_7 = fmul double %tmp_18_7, 2.000000e+00" [DWT/DWT_Accel.c:264]   --->   Operation 1312 'dmul' 'tmp_19_7' <Predicate = (icmp_ln260_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 32> <Delay = 8.45>
ST_84 : Operation 1313 [1/1] (0.00ns)   --->   "%shl_ln262_6 = shl i8 %or_ln256_5, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1313 'shl' 'shl_ln262_6' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1314 [1/2] (5.20ns)   --->   "%tmp_17_6 = fptrunc double %tmp_16_6 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1314 'fptrunc' 'tmp_17_6' <Predicate = (icmp_ln260_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln263_20 = zext i8 %shl_ln262_6 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1315 'zext' 'zext_ln263_20' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1316 [1/1] (0.00ns)   --->   "%tempr_addr_6 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_20" [DWT/DWT_Accel.c:263]   --->   Operation 1316 'getelementptr' 'tempr_addr_6' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1317 [1/1] (3.25ns)   --->   "store float %tmp_17_6, float* %tempr_addr_6, align 16" [DWT/DWT_Accel.c:263]   --->   Operation 1317 'store' <Predicate = (icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 1318 [1/2] (5.20ns)   --->   "%tmp_20_6 = fptrunc double %tmp_19_6 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1318 'fptrunc' 'tmp_20_6' <Predicate = (icmp_ln260_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1319 [1/1] (0.00ns)   --->   "%or_ln264_6 = or i8 %shl_ln262_6, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1319 'or' 'or_ln264_6' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln264_6 = zext i8 %or_ln264_6 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1320 'zext' 'zext_ln264_6' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1321 [1/1] (0.00ns)   --->   "%tempr_addr_15 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_6" [DWT/DWT_Accel.c:264]   --->   Operation 1321 'getelementptr' 'tempr_addr_15' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1322 [1/1] (3.25ns)   --->   "store float %tmp_20_6, float* %tempr_addr_15, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1322 'store' <Predicate = (icmp_ln260_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 1323 [1/1] (0.00ns)   --->   "br label %._crit_edge9.6" [DWT/DWT_Accel.c:265]   --->   Operation 1323 'br' <Predicate = (icmp_ln260_6)> <Delay = 0.00>
ST_84 : Operation 1324 [2/2] (5.20ns)   --->   "%tmp_17_7 = fptrunc double %tmp_16_7 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1324 'fptrunc' 'tmp_17_7' <Predicate = (icmp_ln260_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1325 [2/2] (5.20ns)   --->   "%tmp_20_7 = fptrunc double %tmp_19_7 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1325 'fptrunc' 'tmp_20_7' <Predicate = (icmp_ln260_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 33> <Delay = 8.45>
ST_85 : Operation 1326 [1/1] (0.00ns)   --->   "%shl_ln262_7 = shl i8 %or_ln256_6, 1" [DWT/DWT_Accel.c:262]   --->   Operation 1326 'shl' 'shl_ln262_7' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1327 [1/2] (5.20ns)   --->   "%tmp_17_7 = fptrunc double %tmp_16_7 to float" [DWT/DWT_Accel.c:263]   --->   Operation 1327 'fptrunc' 'tmp_17_7' <Predicate = (icmp_ln260_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln263_23 = zext i8 %shl_ln262_7 to i64" [DWT/DWT_Accel.c:263]   --->   Operation 1328 'zext' 'zext_ln263_23' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1329 [1/1] (0.00ns)   --->   "%tempr_addr_7 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln263_23" [DWT/DWT_Accel.c:263]   --->   Operation 1329 'getelementptr' 'tempr_addr_7' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1330 [1/1] (3.25ns)   --->   "store float %tmp_17_7, float* %tempr_addr_7, align 8" [DWT/DWT_Accel.c:263]   --->   Operation 1330 'store' <Predicate = (icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 1331 [1/2] (5.20ns)   --->   "%tmp_20_7 = fptrunc double %tmp_19_7 to float" [DWT/DWT_Accel.c:264]   --->   Operation 1331 'fptrunc' 'tmp_20_7' <Predicate = (icmp_ln260_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1332 [1/1] (0.00ns)   --->   "%or_ln264_7 = or i8 %shl_ln262_7, 1" [DWT/DWT_Accel.c:264]   --->   Operation 1332 'or' 'or_ln264_7' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln264_7 = zext i8 %or_ln264_7 to i64" [DWT/DWT_Accel.c:264]   --->   Operation 1333 'zext' 'zext_ln264_7' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1334 [1/1] (0.00ns)   --->   "%tempr_addr_16 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln264_7" [DWT/DWT_Accel.c:264]   --->   Operation 1334 'getelementptr' 'tempr_addr_16' <Predicate = (icmp_ln260_7)> <Delay = 0.00>
ST_85 : Operation 1335 [1/1] (3.25ns)   --->   "store float %tmp_20_7, float* %tempr_addr_16, align 4" [DWT/DWT_Accel.c:264]   --->   Operation 1335 'store' <Predicate = (icmp_ln260_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 1336 [1/1] (0.00ns)   --->   "br label %._crit_edge9.7" [DWT/DWT_Accel.c:265]   --->   Operation 1336 'br' <Predicate = (icmp_ln260_7)> <Delay = 0.00>

State 86 <SV = 6> <Delay = 1.76>
ST_86 : Operation 1337 [1/1] (1.76ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:267]   --->   Operation 1337 'br' <Predicate = true> <Delay = 1.76>

State 87 <SV = 7> <Delay = 3.25>
ST_87 : Operation 1338 [1/1] (0.00ns)   --->   "%o5_0 = phi i8 [ %o_1, %._crit_edge10 ], [ 0, %.preheader.preheader ]"   --->   Operation 1338 'phi' 'o5_0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_87 : Operation 1339 [1/1] (1.55ns)   --->   "%icmp_ln267 = icmp eq i8 %o5_0, -96" [DWT/DWT_Accel.c:267]   --->   Operation 1339 'icmp' 'icmp_ln267' <Predicate = (icmp_ln249)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1340 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 1340 'speclooptripcount' 'empty_92' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_87 : Operation 1341 [1/1] (1.91ns)   --->   "%o_1 = add i8 %o5_0, 1" [DWT/DWT_Accel.c:267]   --->   Operation 1341 'add' 'o_1' <Predicate = (icmp_ln249)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %.loopexit.loopexit, label %27" [DWT/DWT_Accel.c:267]   --->   Operation 1342 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_87 : Operation 1343 [1/1] (1.55ns)   --->   "%icmp_ln269 = icmp ult i8 %o5_0, %level_row" [DWT/DWT_Accel.c:269]   --->   Operation 1343 'icmp' 'icmp_ln269' <Predicate = (icmp_ln249 & !icmp_ln267)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1344 [1/1] (0.00ns)   --->   "br i1 %icmp_ln269, label %28, label %._crit_edge10" [DWT/DWT_Accel.c:269]   --->   Operation 1344 'br' <Predicate = (icmp_ln249 & !icmp_ln267)> <Delay = 0.00>
ST_87 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i8 %o5_0 to i64" [DWT/DWT_Accel.c:271]   --->   Operation 1345 'zext' 'zext_ln271' <Predicate = (icmp_ln249 & !icmp_ln267 & icmp_ln269)> <Delay = 0.00>
ST_87 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i8 %o5_0 to i12" [DWT/DWT_Accel.c:271]   --->   Operation 1346 'zext' 'zext_ln271_1' <Predicate = (icmp_ln249 & !icmp_ln267 & icmp_ln269)> <Delay = 0.00>
ST_87 : Operation 1347 [1/1] (1.54ns)   --->   "%add_ln271 = add i12 %zext_ln271_1, %add_ln253" [DWT/DWT_Accel.c:271]   --->   Operation 1347 'add' 'add_ln271' <Predicate = (icmp_ln249 & !icmp_ln267 & icmp_ln269)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1348 [1/1] (0.00ns)   --->   "%tempr_addr_2 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln271" [DWT/DWT_Accel.c:271]   --->   Operation 1348 'getelementptr' 'tempr_addr_2' <Predicate = (icmp_ln249 & !icmp_ln267 & icmp_ln269)> <Delay = 0.00>
ST_87 : Operation 1349 [2/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_2, align 4" [DWT/DWT_Accel.c:271]   --->   Operation 1349 'load' 'tempr_load' <Predicate = (icmp_ln249 & !icmp_ln267 & icmp_ln269)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_87 : Operation 1350 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1350 'br' <Predicate = (icmp_ln249 & icmp_ln267)> <Delay = 0.00>
ST_87 : Operation 1351 [1/1] (0.00ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:247]   --->   Operation 1351 'br' <Predicate = (icmp_ln267) | (!icmp_ln249)> <Delay = 0.00>

State 88 <SV = 8> <Delay = 6.13>
ST_88 : Operation 1352 [1/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_2, align 4" [DWT/DWT_Accel.c:271]   --->   Operation 1352 'load' 'tempr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_88 : Operation 1353 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast float %tempr_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1353 'bitcast' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1354 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_4 to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1355 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_2 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1356 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1357 [1/1] (1.91ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1357 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1358 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1358 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1359 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, %tmp_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1359 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1360 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1361 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1361 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 89 <SV = 9> <Delay = 7.67>
ST_89 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln271_2 = zext i12 %add_ln271 to i64" [DWT/DWT_Accel.c:271]   --->   Operation 1362 'zext' 'zext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1363 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1363 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1364 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1364 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1365 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1365 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1366 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1366 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1367 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1367 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1368 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1368 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1369 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1369 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1370 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln271_2" [DWT/DWT_Accel.c:271]   --->   Operation 1370 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1371 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1371 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln682_1 = zext i25 %mantissa_V_1 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1372 'zext' 'zext_ln682_1' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%sext_ln1311_3 = sext i9 %ush_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1373 'sext' 'sext_ln1311_3' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%sext_ln1311_5 = sext i9 %ush_1 to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1374 'sext' 'sext_ln1311_5' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1375 'zext' 'zext_ln1287_1' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1376 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_3 = shl i63 %zext_ln682_1, %zext_ln1287_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1377 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1378 'bitselect' 'tmp_37' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln662_1 = zext i1 %tmp_37 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1379 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_3, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1380 'partselect' 'tmp_33' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_89 : Operation 1381 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i16 %zext_ln662_1, i16 %tmp_33" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271]   --->   Operation 1381 'select' 'val_V_1' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1382 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln253, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:271]   --->   Operation 1382 'switch' <Predicate = true> <Delay = 1.36>
ST_89 : Operation 1383 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_6_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1383 'store' <Predicate = (trunc_ln253 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1384 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1384 'br' <Predicate = (trunc_ln253 == 6)> <Delay = 0.00>
ST_89 : Operation 1385 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_5_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1385 'store' <Predicate = (trunc_ln253 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1386 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1386 'br' <Predicate = (trunc_ln253 == 5)> <Delay = 0.00>
ST_89 : Operation 1387 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_4_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1387 'store' <Predicate = (trunc_ln253 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1388 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1388 'br' <Predicate = (trunc_ln253 == 4)> <Delay = 0.00>
ST_89 : Operation 1389 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_3_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1389 'store' <Predicate = (trunc_ln253 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1390 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1390 'br' <Predicate = (trunc_ln253 == 3)> <Delay = 0.00>
ST_89 : Operation 1391 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_2_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1391 'store' <Predicate = (trunc_ln253 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1392 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1392 'br' <Predicate = (trunc_ln253 == 2)> <Delay = 0.00>
ST_89 : Operation 1393 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_1_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1393 'store' <Predicate = (trunc_ln253 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1394 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1394 'br' <Predicate = (trunc_ln253 == 1)> <Delay = 0.00>
ST_89 : Operation 1395 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_0_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1395 'store' <Predicate = (trunc_ln253 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1396 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1396 'br' <Predicate = (trunc_ln253 == 0)> <Delay = 0.00>
ST_89 : Operation 1397 [1/1] (3.25ns)   --->   "store i16 %val_V_1, i16* %C_7_addr, align 2" [DWT/DWT_Accel.c:271]   --->   Operation 1397 'store' <Predicate = (trunc_ln253 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1398 [1/1] (0.00ns)   --->   "br label %29" [DWT/DWT_Accel.c:271]   --->   Operation 1398 'br' <Predicate = (trunc_ln253 == 7)> <Delay = 0.00>

State 90 <SV = 10> <Delay = 0.00>
ST_90 : Operation 1399 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [DWT/DWT_Accel.c:272]   --->   Operation 1399 'br' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_90 : Operation 1400 [1/1] (0.00ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:267]   --->   Operation 1400 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:214) [15]  (1.77 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:214) [15]  (0 ns)
	'lshr' operation ('level_row', DWT/DWT_Accel.c:218) [23]  (3.15 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:219) [30]  (0 ns)
	'add' operation ('j', DWT/DWT_Accel.c:219) [33]  (1.92 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', DWT/DWT_Accel.c:223) [42]  (0 ns)
	'add' operation ('add_ln225', DWT/DWT_Accel.c:225) [56]  (0 ns)
	'add' operation ('add_ln225_1', DWT/DWT_Accel.c:225) [57]  (3.79 ns)
	'getelementptr' operation ('C_0_addr_2', DWT/DWT_Accel.c:225) [59]  (0 ns)
	'load' operation ('C_0_load', DWT/DWT_Accel.c:225) on array 'C_0' [67]  (3.25 ns)

 <State 5>: 5.73ns
The critical path consists of the following:
	'load' operation ('C_0_load', DWT/DWT_Accel.c:225) on array 'C_0' [67]  (3.25 ns)
	'mux' operation ('tmp_1', DWT/DWT_Accel.c:225) [75]  (2.48 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:225) [77]  (6.41 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('column_addr', DWT/DWT_Accel.c:225) [78]  (0 ns)
	'store' operation ('store_ln225', DWT/DWT_Accel.c:225) of variable 'tmp', DWT/DWT_Accel.c:225 on array 'column', DWT/DWT_Accel.c:211 [79]  (3.25 ns)

 <State 13>: 5.12ns
The critical path consists of the following:
	'phi' operation ('l_0_0', DWT/DWT_Accel.c:227) with incoming values : ('add_ln227', DWT/DWT_Accel.c:227) [84]  (0 ns)
	'add' operation ('add_ln234', DWT/DWT_Accel.c:234) [101]  (1.87 ns)
	'getelementptr' operation ('column_addr_2', DWT/DWT_Accel.c:234) [103]  (0 ns)
	'load' operation ('column_load_1', DWT/DWT_Accel.c:234) on array 'column', DWT/DWT_Accel.c:211 [104]  (3.25 ns)

 <State 14>: 7.69ns
The critical path consists of the following:
	'load' operation ('column_load', DWT/DWT_Accel.c:234) on array 'column', DWT/DWT_Accel.c:211 [98]  (3.25 ns)
	'fpext' operation ('tmp_6', DWT/DWT_Accel.c:234) [99]  (4.44 ns)

 <State 15>: 7.69ns
The critical path consists of the following:
	'load' operation ('column_load_8', DWT/DWT_Accel.c:234) on array 'column', DWT/DWT_Accel.c:211 [131]  (3.25 ns)
	'fpext' operation ('tmp_6_1', DWT/DWT_Accel.c:234) [132]  (4.44 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', DWT/DWT_Accel.c:234) [100]  (7.79 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', DWT/DWT_Accel.c:234) [107]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', DWT/DWT_Accel.c:234) [107]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', DWT/DWT_Accel.c:234) [107]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', DWT/DWT_Accel.c:234) [107]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', DWT/DWT_Accel.c:234) [107]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_1_80', DWT/DWT_Accel.c:234) [140]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', DWT/DWT_Accel.c:234) [172]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', DWT/DWT_Accel.c:234) [204]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_81', DWT/DWT_Accel.c:234) [236]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', DWT/DWT_Accel.c:234) [268]  (8.23 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_6_82', DWT/DWT_Accel.c:234) [300]  (8.23 ns)

 <State 33>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_7_83', DWT/DWT_Accel.c:234) [332]  (8.23 ns)

 <State 34>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_22', DWT/DWT_Accel.c:234) [109]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_22', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [112]  (3.25 ns)

 <State 35>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_1', DWT/DWT_Accel.c:234) [142]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_1', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [145]  (3.25 ns)

 <State 36>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_2', DWT/DWT_Accel.c:234) [174]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_2', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [177]  (3.25 ns)

 <State 37>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_3', DWT/DWT_Accel.c:234) [206]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_3', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [209]  (3.25 ns)

 <State 38>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_4', DWT/DWT_Accel.c:234) [238]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_4', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [241]  (3.25 ns)

 <State 39>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_5', DWT/DWT_Accel.c:234) [270]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_5', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [273]  (3.25 ns)

 <State 40>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_6', DWT/DWT_Accel.c:234) [302]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_6', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [305]  (3.25 ns)

 <State 41>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_7', DWT/DWT_Accel.c:234) [334]  (5.2 ns)
	'store' operation ('store_ln234', DWT/DWT_Accel.c:234) of variable 'tmp_2_7', DWT/DWT_Accel.c:234 on array 'tempc', DWT/DWT_Accel.c:213 [337]  (3.25 ns)

 <State 42>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:238) [352]  (1.77 ns)

 <State 43>: 3.79ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:238) [352]  (0 ns)
	'add' operation ('add_ln242', DWT/DWT_Accel.c:242) [390]  (0 ns)
	'add' operation ('add_ln242_1', DWT/DWT_Accel.c:242) [391]  (3.79 ns)

 <State 44>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:242) on array 'tempc', DWT/DWT_Accel.c:213 [363]  (3.25 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242) [370]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242) [374]  (0.968 ns)

 <State 45>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242) [378]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242) [383]  (4.42 ns)
	'store' operation ('store_ln242', DWT/DWT_Accel.c:242) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:242 on array 'C_5' [406]  (3.25 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', DWT/DWT_Accel.c:247) [437]  (0 ns)
	'add' operation ('i', DWT/DWT_Accel.c:247) [440]  (1.87 ns)

 <State 48>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:251) [456]  (0 ns)
	'add' operation ('add_ln253_1', DWT/DWT_Accel.c:253) [464]  (1.55 ns)
	'getelementptr' operation ('C_0_addr_3', DWT/DWT_Accel.c:253) [466]  (0 ns)
	'load' operation ('C_0_load_1', DWT/DWT_Accel.c:253) on array 'C_0' [474]  (3.25 ns)

 <State 49>: 5.73ns
The critical path consists of the following:
	'load' operation ('C_0_load_1', DWT/DWT_Accel.c:253) on array 'C_0' [474]  (3.25 ns)
	'mux' operation ('tmp_2_87', DWT/DWT_Accel.c:253) [482]  (2.48 ns)

 <State 50>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 51>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 52>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 53>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 54>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 55>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_5_88', DWT/DWT_Accel.c:253) [484]  (6.41 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('row_addr', DWT/DWT_Accel.c:253) [485]  (0 ns)
	'store' operation ('store_ln253', DWT/DWT_Accel.c:253) of variable 'tmp_5_88', DWT/DWT_Accel.c:253 on array 'row', DWT/DWT_Accel.c:210 [486]  (3.25 ns)

 <State 57>: 5.17ns
The critical path consists of the following:
	'phi' operation ('l3_0_0', DWT/DWT_Accel.c:256) with incoming values : ('add_ln256', DWT/DWT_Accel.c:256) [491]  (0 ns)
	'add' operation ('add_ln263', DWT/DWT_Accel.c:263) [507]  (1.92 ns)
	'getelementptr' operation ('row_addr_2', DWT/DWT_Accel.c:263) [509]  (0 ns)
	'load' operation ('row_load_1', DWT/DWT_Accel.c:263) on array 'row', DWT/DWT_Accel.c:210 [510]  (3.25 ns)

 <State 58>: 7.69ns
The critical path consists of the following:
	'load' operation ('row_load', DWT/DWT_Accel.c:263) on array 'row', DWT/DWT_Accel.c:210 [504]  (3.25 ns)
	'fpext' operation ('tmp_11', DWT/DWT_Accel.c:263) [505]  (4.44 ns)

 <State 59>: 7.69ns
The critical path consists of the following:
	'load' operation ('row_load_8', DWT/DWT_Accel.c:263) on array 'row', DWT/DWT_Accel.c:210 [536]  (3.25 ns)
	'fpext' operation ('tmp_11_1', DWT/DWT_Accel.c:263) [537]  (4.44 ns)

 <State 60>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 61>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 62>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 63>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 64>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 65>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_12', DWT/DWT_Accel.c:263) [506]  (7.79 ns)

 <State 66>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15', DWT/DWT_Accel.c:263) [513]  (8.23 ns)

 <State 67>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15', DWT/DWT_Accel.c:263) [513]  (8.23 ns)

 <State 68>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15', DWT/DWT_Accel.c:263) [513]  (8.23 ns)

 <State 69>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15', DWT/DWT_Accel.c:263) [513]  (8.23 ns)

 <State 70>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15', DWT/DWT_Accel.c:263) [513]  (8.23 ns)

 <State 71>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_1', DWT/DWT_Accel.c:263) [545]  (8.23 ns)

 <State 72>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_2', DWT/DWT_Accel.c:263) [576]  (8.23 ns)

 <State 73>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_3', DWT/DWT_Accel.c:263) [607]  (8.23 ns)

 <State 74>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_4', DWT/DWT_Accel.c:263) [638]  (8.23 ns)

 <State 75>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_5', DWT/DWT_Accel.c:263) [669]  (8.23 ns)

 <State 76>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_6', DWT/DWT_Accel.c:263) [700]  (8.23 ns)

 <State 77>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_15_7', DWT/DWT_Accel.c:263) [731]  (8.23 ns)

 <State 78>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17', DWT/DWT_Accel.c:263) [515]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [518]  (3.25 ns)

 <State 79>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_1', DWT/DWT_Accel.c:263) [547]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_1', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [550]  (3.25 ns)

 <State 80>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_2', DWT/DWT_Accel.c:263) [578]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_2', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [581]  (3.25 ns)

 <State 81>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_3', DWT/DWT_Accel.c:263) [609]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_3', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [612]  (3.25 ns)

 <State 82>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_4', DWT/DWT_Accel.c:263) [640]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_4', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [643]  (3.25 ns)

 <State 83>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_5', DWT/DWT_Accel.c:263) [671]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_5', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [674]  (3.25 ns)

 <State 84>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_6', DWT/DWT_Accel.c:263) [702]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_6', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [705]  (3.25 ns)

 <State 85>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_17_7', DWT/DWT_Accel.c:263) [733]  (5.2 ns)
	'store' operation ('store_ln263', DWT/DWT_Accel.c:263) of variable 'tmp_17_7', DWT/DWT_Accel.c:263 on array 'tempr', DWT/DWT_Accel.c:212 [736]  (3.25 ns)

 <State 86>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:267) [751]  (1.77 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:267) [751]  (0 ns)
	'getelementptr' operation ('tempr_addr_2', DWT/DWT_Accel.c:271) [772]  (0 ns)
	'load' operation ('x', DWT/DWT_Accel.c:271) on array 'tempr', DWT/DWT_Accel.c:212 [773]  (3.25 ns)

 <State 88>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:271) on array 'tempr', DWT/DWT_Accel.c:212 [773]  (3.25 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271) [780]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271) [784]  (0.968 ns)

 <State 89>: 7.67ns
The critical path consists of the following:
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271) [789]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271) [793]  (4.42 ns)
	'store' operation ('store_ln271', DWT/DWT_Accel.c:271) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:271 on array 'C_2' [808]  (3.25 ns)

 <State 90>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
