

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_323_1'
================================================================
* Date:           Fri Mar 21 12:04:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.384 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   66|   66|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_323_1  |       69|       69|        16|          6|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 6, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_45 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 19 'alloca' 'i_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 20 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%final_error_0_19_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_19_reload"   --->   Operation 22 'read' 'final_error_0_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%final_error_0_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_10_reload"   --->   Operation 23 'read' 'final_error_0_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%final_error_0_11_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_11_reload"   --->   Operation 24 'read' 'final_error_0_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%final_error_0_12_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_12_reload"   --->   Operation 25 'read' 'final_error_0_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%final_error_0_13_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_13_reload"   --->   Operation 26 'read' 'final_error_0_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%final_error_0_14_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_14_reload"   --->   Operation 27 'read' 'final_error_0_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%final_error_0_15_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_15_reload"   --->   Operation 28 'read' 'final_error_0_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%final_error_0_16_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_16_reload"   --->   Operation 29 'read' 'final_error_0_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%final_error_0_17_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_17_reload"   --->   Operation 30 'read' 'final_error_0_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%final_error_0_18_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_18_reload"   --->   Operation 31 'read' 'final_error_0_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%biases_l3_load_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %biases_l3_load"   --->   Operation 32 'read' 'biases_l3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i640 %biases_l3_load_read, i640 %empty"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_45" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_324_2.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = load i4 %i_45" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln323 = icmp_eq  i4 %i, i4 10" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 37 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %VITIS_LOOP_324_2.i.split, void %_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 38 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i4 %i" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 39 'zext' 'zext_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln323" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 40 'getelementptr' 'weights_l3_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 41 'load' 'weights_l3_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%update_temp_mat_129_addr = getelementptr i64 %update_temp_mat_129, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 42 'getelementptr' 'update_temp_mat_129_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%update_temp_mat_129_load = load i4 %update_temp_mat_129_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 43 'load' 'update_temp_mat_129_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%update_temp_mat_130_addr = getelementptr i64 %update_temp_mat_130, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 44 'getelementptr' 'update_temp_mat_130_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%update_temp_mat_130_load = load i4 %update_temp_mat_130_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 45 'load' 'update_temp_mat_130_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%update_temp_mat_131_addr = getelementptr i64 %update_temp_mat_131, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 46 'getelementptr' 'update_temp_mat_131_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%update_temp_mat_131_load = load i4 %update_temp_mat_131_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 47 'load' 'update_temp_mat_131_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%update_temp_mat_132_addr = getelementptr i64 %update_temp_mat_132, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 48 'getelementptr' 'update_temp_mat_132_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%update_temp_mat_132_load = load i4 %update_temp_mat_132_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 49 'load' 'update_temp_mat_132_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%update_temp_mat_133_addr = getelementptr i64 %update_temp_mat_133, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 50 'getelementptr' 'update_temp_mat_133_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%update_temp_mat_133_load = load i4 %update_temp_mat_133_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 51 'load' 'update_temp_mat_133_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%update_temp_mat_134_addr = getelementptr i64 %update_temp_mat_134, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 52 'getelementptr' 'update_temp_mat_134_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%update_temp_mat_134_load = load i4 %update_temp_mat_134_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 53 'load' 'update_temp_mat_134_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%update_temp_mat_135_addr = getelementptr i64 %update_temp_mat_135, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 54 'getelementptr' 'update_temp_mat_135_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%update_temp_mat_135_load = load i4 %update_temp_mat_135_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 55 'load' 'update_temp_mat_135_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%update_temp_mat_136_addr = getelementptr i64 %update_temp_mat_136, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 56 'getelementptr' 'update_temp_mat_136_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.79ns)   --->   "%update_temp_mat_136_load = load i4 %update_temp_mat_136_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 57 'load' 'update_temp_mat_136_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.89ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.10double.double.i4, i4 0, i64 %final_error_0_18_reload_read, i4 1, i64 %final_error_0_17_reload_read, i4 2, i64 %final_error_0_16_reload_read, i4 3, i64 %final_error_0_15_reload_read, i4 4, i64 %final_error_0_14_reload_read, i4 5, i64 %final_error_0_13_reload_read, i4 6, i64 %final_error_0_12_reload_read, i4 7, i64 %final_error_0_11_reload_read, i4 8, i64 %final_error_0_10_reload_read, i4 9, i64 %final_error_0_19_reload_read, i64 <undef>, i4 %i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 58 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln323)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [6/6] (6.99ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 59 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.78>
ST_2 : Operation 60 [1/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 60 'load' 'weights_l3_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i512 %weights_l3_load" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 61 'trunc' 'trunc_ln325' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.79ns)   --->   "%update_temp_mat_129_load = load i4 %update_temp_mat_129_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 62 'load' 'update_temp_mat_129_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 63 [6/6] (6.99ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 63 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln325_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 64 'partselect' 'trunc_ln325_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%update_temp_mat_130_load = load i4 %update_temp_mat_130_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 65 'load' 'update_temp_mat_130_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 66 [6/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 66 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln325_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 67 'partselect' 'trunc_ln325_2' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.79ns)   --->   "%update_temp_mat_131_load = load i4 %update_temp_mat_131_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 68 'load' 'update_temp_mat_131_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln325_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 69 'partselect' 'trunc_ln325_3' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.79ns)   --->   "%update_temp_mat_132_load = load i4 %update_temp_mat_132_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 70 'load' 'update_temp_mat_132_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln325_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 71 'partselect' 'trunc_ln325_4' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.79ns)   --->   "%update_temp_mat_133_load = load i4 %update_temp_mat_133_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 72 'load' 'update_temp_mat_133_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln325_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 73 'partselect' 'trunc_ln325_5' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.79ns)   --->   "%update_temp_mat_134_load = load i4 %update_temp_mat_134_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 74 'load' 'update_temp_mat_134_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln325_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 75 'partselect' 'trunc_ln325_6' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.79ns)   --->   "%update_temp_mat_135_load = load i4 %update_temp_mat_135_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 76 'load' 'update_temp_mat_135_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln325_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 77 'partselect' 'trunc_ln325_7' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.79ns)   --->   "%update_temp_mat_136_load = load i4 %update_temp_mat_136_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 78 'load' 'update_temp_mat_136_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 79 [5/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 79 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 80 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 80 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [5/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 81 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [6/6] (6.99ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 82 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [6/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 83 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [4/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 84 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 85 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 85 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [4/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 86 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [5/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 87 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [5/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 88 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [6/6] (6.99ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 89 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [6/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 90 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [3/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 91 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 92 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 92 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [3/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 93 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [4/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 94 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [4/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 95 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [5/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 96 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [5/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 97 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [6/6] (6.99ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 98 'dmul' 'mul_i_6' <Predicate = (!icmp_ln323)> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [6/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 99 'dmul' 'mul_i_7' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [2/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 100 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 101 [1/1] (0.86ns)   --->   "%add_ln323 = add i4 %i, i4 1" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 101 'add' 'add_ln323' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_load = load i640 %empty" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 102 'load' 'p_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 103 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 103 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [2/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 104 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [3/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 105 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [3/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 106 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [4/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 107 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [4/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 108 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [5/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 109 'dmul' 'mul_i_6' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [5/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 110 'dmul' 'mul_i_7' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 111 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i10 %shl_ln56_1" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 112 'zext' 'zext_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (2.13ns)   --->   "%lshr_ln327 = lshr i640 %p_load, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 113 'lshr' 'lshr_ln327' <Predicate = (!icmp_ln323)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i640 %lshr_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 114 'trunc' 'trunc_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 115 [1/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 115 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %add_ln323, i4 %i_45" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 116 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.31>
ST_7 : Operation 117 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 117 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 118 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 119 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 120 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [3/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 121 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 122 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [4/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 123 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [4/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 124 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i64 %trunc_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 125 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [5/5] (7.31ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 126 'dsub' 'sub30_i' <Predicate = true> <Delay = 7.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.71ns)   --->   "%shl_ln327 = shl i640 18446744073709551615, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 127 'shl' 'shl_ln327' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.31>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i64 %trunc_ln325" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 128 'bitcast' 'bitcast_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [5/5] (7.31ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 129 'dsub' 'sub_i' <Predicate = true> <Delay = 7.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln325_2 = bitcast i64 %trunc_ln325_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 130 'bitcast' 'bitcast_ln325_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [5/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 131 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 132 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 133 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 134 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [2/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 135 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [3/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 136 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [3/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 137 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [4/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 138 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.31>
ST_9 : Operation 139 [4/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 139 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [4/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 140 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln325_4 = bitcast i64 %trunc_ln325_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 141 'bitcast' 'bitcast_ln325_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [5/5] (7.31ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 142 'dsub' 'sub_i_2' <Predicate = true> <Delay = 7.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln325_6 = bitcast i64 %trunc_ln325_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 143 'bitcast' 'bitcast_ln325_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [5/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 144 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 145 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 146 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 147 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 148 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [3/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 149 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.31>
ST_10 : Operation 150 [3/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 150 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [3/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 151 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [4/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 152 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [4/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 153 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln325_8 = bitcast i64 %trunc_ln325_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 154 'bitcast' 'bitcast_ln325_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [5/5] (7.31ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 155 'dsub' 'sub_i_4' <Predicate = true> <Delay = 7.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln325_10 = bitcast i64 %trunc_ln325_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 156 'bitcast' 'bitcast_ln325_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [5/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 157 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 158 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 159 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [2/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 160 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%p_load14 = load i640 %empty"   --->   Operation 213 'load' 'p_load14' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i640P0A, i640 %p_out, i640 %p_load14"   --->   Operation 214 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 215 'ret' 'ret_ln0' <Predicate = (icmp_ln323)> <Delay = 0.48>

State 11 <SV = 10> <Delay = 7.31>
ST_11 : Operation 161 [2/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 161 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 162 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [3/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 163 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [3/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 164 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [4/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 165 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [4/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 166 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln325_12 = bitcast i64 %trunc_ln325_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 167 'bitcast' 'bitcast_ln325_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [5/5] (7.31ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 168 'dsub' 'sub_i_6' <Predicate = true> <Delay = 7.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln325_14 = bitcast i64 %trunc_ln325_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 169 'bitcast' 'bitcast_ln325_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [5/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 170 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 171 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 172 [1/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 172 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 173 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [2/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 174 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [2/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 175 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [3/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 176 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [3/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 177 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [4/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 178 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [4/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 179 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i64 %sub30_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 180 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i64 %bitcast_ln327_1" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 181 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.71ns)   --->   "%shl_ln327_1 = shl i640 %zext_ln327_1, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 182 'shl' 'shl_ln327_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%xor_ln327 = xor i640 %shl_ln327, i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 183 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%and_ln327 = and i640 %p_load, i640 %xor_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 184 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln327 = or i640 %shl_ln327_1, i640 %and_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 185 'or' 'or_ln327' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.48ns)   --->   "%store_ln327 = store i640 %or_ln327, i640 %empty" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 186 'store' 'store_ln327' <Predicate = true> <Delay = 0.48>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 187 [1/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 187 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 188 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 189 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [2/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 190 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [3/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 191 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [3/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 192 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 193 [1/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 193 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 194 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [2/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 195 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [2/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 196 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 197 [1/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 197 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 198 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.35>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 199 'specpipeline' 'specpipeline_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln323 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 201 'specloopname' 'specloopname_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i64 %sub_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 202 'bitcast' 'bitcast_ln325_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln325_3 = bitcast i64 %sub_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 203 'bitcast' 'bitcast_ln325_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln325_5 = bitcast i64 %sub_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 204 'bitcast' 'bitcast_ln325_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln325_7 = bitcast i64 %sub_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 205 'bitcast' 'bitcast_ln325_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln325_9 = bitcast i64 %sub_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 206 'bitcast' 'bitcast_ln325_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln325_11 = bitcast i64 %sub_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 207 'bitcast' 'bitcast_ln325_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln325_13 = bitcast i64 %sub_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 208 'bitcast' 'bitcast_ln325_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln325_15 = bitcast i64 %sub_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 209 'bitcast' 'bitcast_ln325_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln325_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln325_15, i64 %bitcast_ln325_13, i64 %bitcast_ln325_11, i64 %bitcast_ln325_9, i64 %bitcast_ln325_7, i64 %bitcast_ln325_5, i64 %bitcast_ln325_3, i64 %bitcast_ln325_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 210 'bitconcatenate' 'or_ln325_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln325 = store i512 %or_ln325_6, i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 211 'store' 'store_ln325' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln323 = br void %VITIS_LOOP_324_2.i" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 212 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases_l3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_l3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_129]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_130]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_131]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_132]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_133]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_134]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_136]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ final_error_0_18_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_17_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_19_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_45                         (alloca           ) [ 01111110000000000]
empty                        (alloca           ) [ 01111111111110000]
specinterface_ln0            (specinterface    ) [ 00000000000000000]
final_error_0_19_reload_read (read             ) [ 00000000000000000]
final_error_0_10_reload_read (read             ) [ 00000000000000000]
final_error_0_11_reload_read (read             ) [ 00000000000000000]
final_error_0_12_reload_read (read             ) [ 00000000000000000]
final_error_0_13_reload_read (read             ) [ 00000000000000000]
final_error_0_14_reload_read (read             ) [ 00000000000000000]
final_error_0_15_reload_read (read             ) [ 00000000000000000]
final_error_0_16_reload_read (read             ) [ 00000000000000000]
final_error_0_17_reload_read (read             ) [ 00000000000000000]
final_error_0_18_reload_read (read             ) [ 00000000000000000]
biases_l3_load_read          (read             ) [ 00000000000000000]
store_ln0                    (store            ) [ 00000000000000000]
store_ln55                   (store            ) [ 00000000000000000]
br_ln0                       (br               ) [ 00000000000000000]
i                            (load             ) [ 00111110000000000]
icmp_ln323                   (icmp             ) [ 01111111111000000]
br_ln323                     (br               ) [ 00000000000000000]
zext_ln323                   (zext             ) [ 00000000000000000]
weights_l3_addr              (getelementptr    ) [ 01111111111111111]
update_temp_mat_129_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_130_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_131_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_132_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_133_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_134_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_135_addr     (getelementptr    ) [ 00100000000000000]
update_temp_mat_136_addr     (getelementptr    ) [ 00100000000000000]
tmp_s                        (sparsemux        ) [ 00111110000000000]
weights_l3_load              (load             ) [ 00000000000000000]
trunc_ln325                  (trunc            ) [ 01111111100000000]
update_temp_mat_129_load     (load             ) [ 01011111000000000]
trunc_ln325_1                (partselect       ) [ 01111111100000000]
update_temp_mat_130_load     (load             ) [ 01011111000000000]
trunc_ln325_2                (partselect       ) [ 01111111110000000]
update_temp_mat_131_load     (load             ) [ 01111111100000000]
trunc_ln325_3                (partselect       ) [ 01111111110000000]
update_temp_mat_132_load     (load             ) [ 01111111100000000]
trunc_ln325_4                (partselect       ) [ 01111111111000000]
update_temp_mat_133_load     (load             ) [ 01111111110000000]
trunc_ln325_5                (partselect       ) [ 01111111111000000]
update_temp_mat_134_load     (load             ) [ 01111111110000000]
trunc_ln325_6                (partselect       ) [ 01111111111100000]
update_temp_mat_135_load     (load             ) [ 01111111111000000]
trunc_ln325_7                (partselect       ) [ 01111111111100000]
update_temp_mat_136_load     (load             ) [ 01111111111000000]
add_ln323                    (add              ) [ 00000000000000000]
p_load                       (load             ) [ 01111111111110000]
shl_ln56_1                   (bitconcatenate   ) [ 00000000000000000]
zext_ln327                   (zext             ) [ 01111111111110000]
lshr_ln327                   (lshr             ) [ 00000000000000000]
trunc_ln327                  (trunc            ) [ 01000001000000000]
mul29_i                      (dmul             ) [ 01111101111100000]
store_ln55                   (store            ) [ 00000000000000000]
mul_i                        (dmul             ) [ 00111110111110000]
mul_i_1                      (dmul             ) [ 00111110111110000]
bitcast_ln327                (bitcast          ) [ 00111100111100000]
shl_ln327                    (shl              ) [ 00111110111110000]
bitcast_ln325                (bitcast          ) [ 00011110011110000]
bitcast_ln325_2              (bitcast          ) [ 00011110011110000]
mul_i_2                      (dmul             ) [ 01011110011111000]
mul_i_3                      (dmul             ) [ 01011110011111000]
bitcast_ln325_4              (bitcast          ) [ 01001110001111000]
bitcast_ln325_6              (bitcast          ) [ 01001110001111000]
mul_i_4                      (dmul             ) [ 01101110001111100]
mul_i_5                      (dmul             ) [ 01101110001111100]
bitcast_ln325_8              (bitcast          ) [ 01100110000111100]
bitcast_ln325_10             (bitcast          ) [ 01100110000111100]
mul_i_6                      (dmul             ) [ 01110110000111110]
mul_i_7                      (dmul             ) [ 01110110000111110]
bitcast_ln325_12             (bitcast          ) [ 01110010000011110]
bitcast_ln325_14             (bitcast          ) [ 01110010000011110]
sub30_i                      (dsub             ) [ 00000010000010000]
sub_i                        (dsub             ) [ 01111000000001111]
sub_i_1                      (dsub             ) [ 01111000000001111]
bitcast_ln327_1              (bitcast          ) [ 00000000000000000]
zext_ln327_1                 (zext             ) [ 00000000000000000]
shl_ln327_1                  (shl              ) [ 00000000000000000]
xor_ln327                    (xor              ) [ 00000000000000000]
and_ln327                    (and              ) [ 00000000000000000]
or_ln327                     (or               ) [ 00000000000000000]
store_ln327                  (store            ) [ 00000000000000000]
sub_i_2                      (dsub             ) [ 00111000000000111]
sub_i_3                      (dsub             ) [ 00111000000000111]
sub_i_4                      (dsub             ) [ 00011000000000011]
sub_i_5                      (dsub             ) [ 00011000000000011]
sub_i_6                      (dsub             ) [ 00001000000000001]
sub_i_7                      (dsub             ) [ 00001000000000001]
specpipeline_ln323           (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln323      (speclooptripcount) [ 00000000000000000]
specloopname_ln323           (specloopname     ) [ 00000000000000000]
bitcast_ln325_1              (bitcast          ) [ 00000000000000000]
bitcast_ln325_3              (bitcast          ) [ 00000000000000000]
bitcast_ln325_5              (bitcast          ) [ 00000000000000000]
bitcast_ln325_7              (bitcast          ) [ 00000000000000000]
bitcast_ln325_9              (bitcast          ) [ 00000000000000000]
bitcast_ln325_11             (bitcast          ) [ 00000000000000000]
bitcast_ln325_13             (bitcast          ) [ 00000000000000000]
bitcast_ln325_15             (bitcast          ) [ 00000000000000000]
or_ln325_6                   (bitconcatenate   ) [ 00000000000000000]
store_ln325                  (store            ) [ 00000000000000000]
br_ln323                     (br               ) [ 00000000000000000]
p_load14                     (load             ) [ 00000000000000000]
write_ln0                    (write            ) [ 00000000000000000]
ret_ln0                      (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases_l3_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l3_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_l3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="update_temp_mat_129">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_129"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="update_temp_mat_130">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_130"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="update_temp_mat_131">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_131"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="update_temp_mat_132">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_132"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="update_temp_mat_133">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_133"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_temp_mat_134">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_134"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="update_temp_mat_135">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_135"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="update_temp_mat_136">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_136"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="final_error_0_18_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_18_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="final_error_0_17_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_17_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="final_error_0_16_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_16_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="final_error_0_15_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_15_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="final_error_0_14_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_14_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="final_error_0_13_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_13_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="final_error_0_12_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_12_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="final_error_0_11_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_11_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="final_error_0_10_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_10_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="final_error_0_19_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_19_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i640"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10double.double.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i640P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="i_45_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_45/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="final_error_0_19_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_19_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="final_error_0_10_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_10_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="final_error_0_11_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_11_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="final_error_0_12_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_12_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="final_error_0_13_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_13_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="final_error_0_14_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_14_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="final_error_0_15_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_15_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="final_error_0_16_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_16_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="final_error_0_17_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_17_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="final_error_0_18_reload_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_error_0_18_reload_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="biases_l3_load_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="640" slack="0"/>
<pin id="210" dir="0" index="1" bw="640" slack="0"/>
<pin id="211" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_l3_load_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="640" slack="0"/>
<pin id="217" dir="0" index="2" bw="640" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="weights_l3_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l3_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_l3_load/1 store_ln325/16 "/>
</bind>
</comp>

<comp id="234" class="1004" name="update_temp_mat_129_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_129_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_129_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="update_temp_mat_130_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_130_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_130_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="update_temp_mat_131_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_131_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_131_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="update_temp_mat_132_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_132_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_132_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="update_temp_mat_133_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_133_addr/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_133_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="update_temp_mat_134_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_134_addr/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_134_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="update_temp_mat_135_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_135_addr/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_135_load/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="update_temp_mat_136_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_136_addr/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_136_load/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="1"/>
<pin id="341" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub30_i/7 sub_i/8 sub_i_2/9 sub_i_4/10 sub_i_6/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="1"/>
<pin id="345" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i_1/8 sub_i_3/9 sub_i_5/10 sub_i_7/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul29_i/1 mul_i/2 mul_i_2/3 mul_i_4/4 mul_i_6/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i_1/2 mul_i_3/3 mul_i_5/4 mul_i_7/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i sub_i "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln0_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="640" slack="0"/>
<pin id="364" dir="0" index="1" bw="640" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln55_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln323_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln323_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="0" index="2" bw="64" slack="0"/>
<pin id="398" dir="0" index="3" bw="4" slack="0"/>
<pin id="399" dir="0" index="4" bw="64" slack="0"/>
<pin id="400" dir="0" index="5" bw="4" slack="0"/>
<pin id="401" dir="0" index="6" bw="64" slack="0"/>
<pin id="402" dir="0" index="7" bw="4" slack="0"/>
<pin id="403" dir="0" index="8" bw="64" slack="0"/>
<pin id="404" dir="0" index="9" bw="4" slack="0"/>
<pin id="405" dir="0" index="10" bw="64" slack="0"/>
<pin id="406" dir="0" index="11" bw="4" slack="0"/>
<pin id="407" dir="0" index="12" bw="64" slack="0"/>
<pin id="408" dir="0" index="13" bw="4" slack="0"/>
<pin id="409" dir="0" index="14" bw="64" slack="0"/>
<pin id="410" dir="0" index="15" bw="4" slack="0"/>
<pin id="411" dir="0" index="16" bw="64" slack="0"/>
<pin id="412" dir="0" index="17" bw="4" slack="0"/>
<pin id="413" dir="0" index="18" bw="64" slack="0"/>
<pin id="414" dir="0" index="19" bw="4" slack="0"/>
<pin id="415" dir="0" index="20" bw="64" slack="0"/>
<pin id="416" dir="0" index="21" bw="64" slack="0"/>
<pin id="417" dir="0" index="22" bw="4" slack="0"/>
<pin id="418" dir="1" index="23" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln325_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="512" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln325/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln325_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="512" slack="0"/>
<pin id="450" dir="0" index="2" bw="8" slack="0"/>
<pin id="451" dir="0" index="3" bw="8" slack="0"/>
<pin id="452" dir="1" index="4" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln325_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="512" slack="0"/>
<pin id="460" dir="0" index="2" bw="9" slack="0"/>
<pin id="461" dir="0" index="3" bw="9" slack="0"/>
<pin id="462" dir="1" index="4" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln325_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="0"/>
<pin id="469" dir="0" index="1" bw="512" slack="0"/>
<pin id="470" dir="0" index="2" bw="9" slack="0"/>
<pin id="471" dir="0" index="3" bw="9" slack="0"/>
<pin id="472" dir="1" index="4" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_3/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln325_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="512" slack="0"/>
<pin id="480" dir="0" index="2" bw="10" slack="0"/>
<pin id="481" dir="0" index="3" bw="10" slack="0"/>
<pin id="482" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_4/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln325_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="512" slack="0"/>
<pin id="490" dir="0" index="2" bw="10" slack="0"/>
<pin id="491" dir="0" index="3" bw="10" slack="0"/>
<pin id="492" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_5/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln325_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="512" slack="0"/>
<pin id="500" dir="0" index="2" bw="10" slack="0"/>
<pin id="501" dir="0" index="3" bw="10" slack="0"/>
<pin id="502" dir="1" index="4" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_6/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln325_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="512" slack="0"/>
<pin id="510" dir="0" index="2" bw="10" slack="0"/>
<pin id="511" dir="0" index="3" bw="10" slack="0"/>
<pin id="512" dir="1" index="4" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_7/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln323_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="5"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="640" slack="5"/>
<pin id="524" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="shl_ln56_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="5"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_1/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln327_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lshr_ln327_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="640" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln327/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln327_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="640" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln327/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln55_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="5"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="bitcast_ln327_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="shl_ln327_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="65" slack="0"/>
<pin id="557" dir="0" index="1" bw="10" slack="1"/>
<pin id="558" dir="1" index="2" bw="640" slack="5"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln327/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="bitcast_ln325_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="6"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln325_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="6"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_2/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="bitcast_ln325_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="7"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_4/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="bitcast_ln325_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="7"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_6/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bitcast_ln325_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="8"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_8/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="bitcast_ln325_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="8"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_10/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bitcast_ln325_12_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="9"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_12/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bitcast_ln325_14_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="9"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_14/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="bitcast_ln327_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327_1/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln327_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327_1/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln327_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="10" slack="6"/>
<pin id="603" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln327_1/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln327_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="640" slack="5"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln327/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="and_ln327_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="640" slack="6"/>
<pin id="612" dir="0" index="1" bw="640" slack="0"/>
<pin id="613" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln327/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln327_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="640" slack="0"/>
<pin id="617" dir="0" index="1" bw="640" slack="0"/>
<pin id="618" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln327/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln327_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="640" slack="0"/>
<pin id="623" dir="0" index="1" bw="640" slack="11"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln327/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="bitcast_ln325_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="4"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_1/16 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bitcast_ln325_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="4"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_3/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln325_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="3"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_5/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="bitcast_ln325_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="3"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_7/16 "/>
</bind>
</comp>

<comp id="639" class="1004" name="bitcast_ln325_9_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="2"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_9/16 "/>
</bind>
</comp>

<comp id="642" class="1004" name="bitcast_ln325_11_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="2"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_11/16 "/>
</bind>
</comp>

<comp id="645" class="1004" name="bitcast_ln325_13_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_13/16 "/>
</bind>
</comp>

<comp id="648" class="1004" name="bitcast_ln325_15_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_15/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln325_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="512" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="0" index="2" bw="64" slack="0"/>
<pin id="655" dir="0" index="3" bw="64" slack="0"/>
<pin id="656" dir="0" index="4" bw="64" slack="0"/>
<pin id="657" dir="0" index="5" bw="64" slack="0"/>
<pin id="658" dir="0" index="6" bw="64" slack="0"/>
<pin id="659" dir="0" index="7" bw="64" slack="0"/>
<pin id="660" dir="0" index="8" bw="64" slack="0"/>
<pin id="661" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln325_6/16 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_load14_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="640" slack="9"/>
<pin id="674" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/10 "/>
</bind>
</comp>

<comp id="676" class="1005" name="i_45_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_45 "/>
</bind>
</comp>

<comp id="683" class="1005" name="empty_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="640" slack="0"/>
<pin id="685" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="691" class="1005" name="i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="5"/>
<pin id="693" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="697" class="1005" name="icmp_ln323_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="701" class="1005" name="weights_l3_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_l3_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="update_temp_mat_129_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_129_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="update_temp_mat_130_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="1"/>
<pin id="713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_130_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="update_temp_mat_131_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_131_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="update_temp_mat_132_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_132_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="update_temp_mat_133_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_133_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="update_temp_mat_134_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="1"/>
<pin id="733" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_134_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="update_temp_mat_135_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_135_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="update_temp_mat_136_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="1"/>
<pin id="743" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_136_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_s_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="751" class="1005" name="trunc_ln325_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="6"/>
<pin id="753" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln325 "/>
</bind>
</comp>

<comp id="756" class="1005" name="update_temp_mat_129_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_129_load "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln325_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="6"/>
<pin id="763" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln325_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="update_temp_mat_130_load_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_130_load "/>
</bind>
</comp>

<comp id="771" class="1005" name="trunc_ln325_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="7"/>
<pin id="773" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln325_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="update_temp_mat_131_load_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_131_load "/>
</bind>
</comp>

<comp id="781" class="1005" name="trunc_ln325_3_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="7"/>
<pin id="783" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln325_3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="update_temp_mat_132_load_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_132_load "/>
</bind>
</comp>

<comp id="791" class="1005" name="trunc_ln325_4_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="8"/>
<pin id="793" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln325_4 "/>
</bind>
</comp>

<comp id="796" class="1005" name="update_temp_mat_133_load_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="2"/>
<pin id="798" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="update_temp_mat_133_load "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln325_5_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="8"/>
<pin id="803" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln325_5 "/>
</bind>
</comp>

<comp id="806" class="1005" name="update_temp_mat_134_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="2"/>
<pin id="808" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="update_temp_mat_134_load "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln325_6_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="9"/>
<pin id="813" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln325_6 "/>
</bind>
</comp>

<comp id="816" class="1005" name="update_temp_mat_135_load_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="3"/>
<pin id="818" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="update_temp_mat_135_load "/>
</bind>
</comp>

<comp id="821" class="1005" name="trunc_ln325_7_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="9"/>
<pin id="823" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln325_7 "/>
</bind>
</comp>

<comp id="826" class="1005" name="update_temp_mat_136_load_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="3"/>
<pin id="828" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="update_temp_mat_136_load "/>
</bind>
</comp>

<comp id="831" class="1005" name="p_load_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="640" slack="6"/>
<pin id="833" dir="1" index="1" bw="640" slack="6"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln327_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="640" slack="1"/>
<pin id="838" dir="1" index="1" bw="640" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln327 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln327_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln327 "/>
</bind>
</comp>

<comp id="847" class="1005" name="mul29_i_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul29_i "/>
</bind>
</comp>

<comp id="852" class="1005" name="mul_i_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="857" class="1005" name="mul_i_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="bitcast_ln327_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln327 "/>
</bind>
</comp>

<comp id="867" class="1005" name="shl_ln327_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="640" slack="5"/>
<pin id="869" dir="1" index="1" bw="640" slack="5"/>
</pin_list>
<bind>
<opset="shl_ln327 "/>
</bind>
</comp>

<comp id="872" class="1005" name="bitcast_ln325_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325 "/>
</bind>
</comp>

<comp id="877" class="1005" name="bitcast_ln325_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="mul_i_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="1"/>
<pin id="884" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="mul_i_3_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_3 "/>
</bind>
</comp>

<comp id="892" class="1005" name="bitcast_ln325_4_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_4 "/>
</bind>
</comp>

<comp id="897" class="1005" name="bitcast_ln325_6_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_6 "/>
</bind>
</comp>

<comp id="902" class="1005" name="mul_i_4_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="mul_i_5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="bitcast_ln325_8_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="1"/>
<pin id="914" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_8 "/>
</bind>
</comp>

<comp id="917" class="1005" name="bitcast_ln325_10_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_10 "/>
</bind>
</comp>

<comp id="922" class="1005" name="mul_i_6_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_6 "/>
</bind>
</comp>

<comp id="927" class="1005" name="mul_i_7_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_7 "/>
</bind>
</comp>

<comp id="932" class="1005" name="bitcast_ln325_12_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="1"/>
<pin id="934" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_12 "/>
</bind>
</comp>

<comp id="937" class="1005" name="bitcast_ln325_14_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325_14 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sub_i_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="4"/>
<pin id="944" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sub_i_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sub_i_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="3"/>
<pin id="949" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub_i_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="sub_i_3_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="3"/>
<pin id="954" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub_i_3 "/>
</bind>
</comp>

<comp id="957" class="1005" name="sub_i_4_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="2"/>
<pin id="959" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_4 "/>
</bind>
</comp>

<comp id="962" class="1005" name="sub_i_5_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="2"/>
<pin id="964" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_5 "/>
</bind>
</comp>

<comp id="967" class="1005" name="sub_i_6_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="64" slack="1"/>
<pin id="969" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_6 "/>
</bind>
</comp>

<comp id="972" class="1005" name="sub_i_7_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="1"/>
<pin id="974" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="138" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="351"><net_src comp="241" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="254" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="86" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="338" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="208" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="372" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="393"><net_src comp="381" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="421"><net_src comp="202" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="423"><net_src comp="196" pin="2"/><net_sink comp="394" pin=4"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="394" pin=5"/></net>

<net id="425"><net_src comp="190" pin="2"/><net_sink comp="394" pin=6"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="394" pin=7"/></net>

<net id="427"><net_src comp="184" pin="2"/><net_sink comp="394" pin=8"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="394" pin=9"/></net>

<net id="429"><net_src comp="178" pin="2"/><net_sink comp="394" pin=10"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="394" pin=11"/></net>

<net id="431"><net_src comp="172" pin="2"/><net_sink comp="394" pin=12"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="394" pin=13"/></net>

<net id="433"><net_src comp="166" pin="2"/><net_sink comp="394" pin=14"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="394" pin=15"/></net>

<net id="435"><net_src comp="160" pin="2"/><net_sink comp="394" pin=16"/></net>

<net id="436"><net_src comp="80" pin="0"/><net_sink comp="394" pin=17"/></net>

<net id="437"><net_src comp="154" pin="2"/><net_sink comp="394" pin=18"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="394" pin=19"/></net>

<net id="439"><net_src comp="148" pin="2"/><net_sink comp="394" pin=20"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="394" pin=21"/></net>

<net id="441"><net_src comp="372" pin="1"/><net_sink comp="394" pin=22"/></net>

<net id="442"><net_src comp="394" pin="23"/><net_sink comp="346" pin=0"/></net>

<net id="446"><net_src comp="228" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="88" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="228" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="90" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="88" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="228" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="94" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="96" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="473"><net_src comp="88" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="228" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="100" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="228" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="104" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="228" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="106" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="108" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="228" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="110" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="112" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="513"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="228" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="114" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="116" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="118" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="120" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="525" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="522" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="517" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="595"><net_src comp="358" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="124" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="600" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="358" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="662"><net_src comp="136" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="663"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="664"><net_src comp="645" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="665"><net_src comp="642" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="666"><net_src comp="639" pin="1"/><net_sink comp="651" pin=4"/></net>

<net id="667"><net_src comp="636" pin="1"/><net_sink comp="651" pin=5"/></net>

<net id="668"><net_src comp="633" pin="1"/><net_sink comp="651" pin=6"/></net>

<net id="669"><net_src comp="630" pin="1"/><net_sink comp="651" pin=7"/></net>

<net id="670"><net_src comp="626" pin="1"/><net_sink comp="651" pin=8"/></net>

<net id="671"><net_src comp="651" pin="9"/><net_sink comp="228" pin=1"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="679"><net_src comp="140" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="686"><net_src comp="144" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="694"><net_src comp="372" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="700"><net_src comp="375" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="221" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="709"><net_src comp="234" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="714"><net_src comp="247" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="719"><net_src comp="260" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="724"><net_src comp="273" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="729"><net_src comp="286" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="734"><net_src comp="299" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="739"><net_src comp="312" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="744"><net_src comp="325" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="749"><net_src comp="394" pin="23"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="754"><net_src comp="443" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="759"><net_src comp="241" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="764"><net_src comp="447" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="769"><net_src comp="254" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="774"><net_src comp="457" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="779"><net_src comp="267" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="784"><net_src comp="467" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="789"><net_src comp="280" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="794"><net_src comp="477" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="799"><net_src comp="293" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="804"><net_src comp="487" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="809"><net_src comp="306" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="814"><net_src comp="497" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="819"><net_src comp="319" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="824"><net_src comp="507" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="829"><net_src comp="332" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="834"><net_src comp="522" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="839"><net_src comp="532" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="845"><net_src comp="542" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="850"><net_src comp="346" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="855"><net_src comp="346" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="860"><net_src comp="352" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="865"><net_src comp="551" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="870"><net_src comp="555" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="875"><net_src comp="560" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="880"><net_src comp="564" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="885"><net_src comp="346" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="890"><net_src comp="352" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="895"><net_src comp="568" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="900"><net_src comp="572" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="905"><net_src comp="346" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="910"><net_src comp="352" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="915"><net_src comp="576" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="920"><net_src comp="580" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="925"><net_src comp="346" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="930"><net_src comp="352" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="935"><net_src comp="584" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="940"><net_src comp="588" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="945"><net_src comp="342" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="950"><net_src comp="338" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="955"><net_src comp="342" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="960"><net_src comp="338" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="965"><net_src comp="342" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="970"><net_src comp="338" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="975"><net_src comp="342" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="648" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_l3 | {16 }
	Port: p_out | {10 }
 - Input state : 
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : biases_l3_load | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : weights_l3 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_129 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_130 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_131 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_132 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_133 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_134 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_135 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : update_temp_mat_136 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_18_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_17_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_16_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_15_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_14_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_13_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_12_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_11_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_10_reload | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1 : final_error_0_19_reload | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
		i : 1
		icmp_ln323 : 2
		br_ln323 : 3
		zext_ln323 : 2
		weights_l3_addr : 3
		weights_l3_load : 4
		update_temp_mat_129_addr : 3
		update_temp_mat_129_load : 4
		update_temp_mat_130_addr : 3
		update_temp_mat_130_load : 4
		update_temp_mat_131_addr : 3
		update_temp_mat_131_load : 4
		update_temp_mat_132_addr : 3
		update_temp_mat_132_load : 4
		update_temp_mat_133_addr : 3
		update_temp_mat_133_load : 4
		update_temp_mat_134_addr : 3
		update_temp_mat_134_load : 4
		update_temp_mat_135_addr : 3
		update_temp_mat_135_load : 4
		update_temp_mat_136_addr : 3
		update_temp_mat_136_load : 4
		tmp_s : 2
		mul29_i : 3
	State 2
		trunc_ln325 : 1
		mul_i : 1
		trunc_ln325_1 : 1
		mul_i_1 : 1
		trunc_ln325_2 : 1
		trunc_ln325_3 : 1
		trunc_ln325_4 : 1
		trunc_ln325_5 : 1
		trunc_ln325_6 : 1
		trunc_ln325_7 : 1
	State 3
	State 4
	State 5
	State 6
		zext_ln327 : 1
		lshr_ln327 : 2
		trunc_ln327 : 3
		store_ln55 : 1
	State 7
		sub30_i : 1
	State 8
		sub_i : 1
		sub_i_1 : 1
	State 9
		sub_i_2 : 1
		sub_i_3 : 1
	State 10
		sub_i_4 : 1
		sub_i_5 : 1
		write_ln0 : 1
	State 11
		sub_i_6 : 1
		sub_i_7 : 1
	State 12
		zext_ln327_1 : 1
		shl_ln327_1 : 2
		or_ln327 : 3
		store_ln327 : 3
	State 13
	State 14
	State 15
	State 16
		or_ln325_6 : 1
		store_ln325 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   dadd   |                grp_fu_338                |    3    |   445   |   781   |
|          |                grp_fu_342                |    3    |   445   |   781   |
|----------|------------------------------------------|---------|---------|---------|
|   lshr   |             lshr_ln327_fu_536            |    0    |    0    |   2171  |
|----------|------------------------------------------|---------|---------|---------|
|   dmul   |                grp_fu_346                |    11   |   317   |   208   |
|          |                grp_fu_352                |    11   |   317   |   208   |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |             xor_ln327_fu_605             |    0    |    0    |   639   |
|----------|------------------------------------------|---------|---------|---------|
|    and   |             and_ln327_fu_610             |    0    |    0    |   639   |
|----------|------------------------------------------|---------|---------|---------|
|    or    |              or_ln327_fu_615             |    0    |    0    |   639   |
|----------|------------------------------------------|---------|---------|---------|
|    shl   |             shl_ln327_fu_555             |    0    |    0    |   183   |
|          |            shl_ln327_1_fu_600            |    0    |    0    |   179   |
|----------|------------------------------------------|---------|---------|---------|
| sparsemux|               tmp_s_fu_394               |    0    |    0    |    54   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln323_fu_375            |    0    |    0    |    12   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln323_fu_517             |    0    |    0    |    12   |
|----------|------------------------------------------|---------|---------|---------|
|          | final_error_0_19_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | final_error_0_10_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | final_error_0_11_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | final_error_0_12_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | final_error_0_13_reload_read_read_fu_172 |    0    |    0    |    0    |
|   read   | final_error_0_14_reload_read_read_fu_178 |    0    |    0    |    0    |
|          | final_error_0_15_reload_read_read_fu_184 |    0    |    0    |    0    |
|          | final_error_0_16_reload_read_read_fu_190 |    0    |    0    |    0    |
|          | final_error_0_17_reload_read_read_fu_196 |    0    |    0    |    0    |
|          | final_error_0_18_reload_read_read_fu_202 |    0    |    0    |    0    |
|          |      biases_l3_load_read_read_fu_208     |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_214          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             zext_ln323_fu_381            |    0    |    0    |    0    |
|   zext   |             zext_ln327_fu_532            |    0    |    0    |    0    |
|          |            zext_ln327_1_fu_596           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln325_fu_443            |    0    |    0    |    0    |
|          |            trunc_ln327_fu_542            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |           trunc_ln325_1_fu_447           |    0    |    0    |    0    |
|          |           trunc_ln325_2_fu_457           |    0    |    0    |    0    |
|          |           trunc_ln325_3_fu_467           |    0    |    0    |    0    |
|partselect|           trunc_ln325_4_fu_477           |    0    |    0    |    0    |
|          |           trunc_ln325_5_fu_487           |    0    |    0    |    0    |
|          |           trunc_ln325_6_fu_497           |    0    |    0    |    0    |
|          |           trunc_ln325_7_fu_507           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|             shl_ln56_1_fu_525            |    0    |    0    |    0    |
|          |             or_ln325_6_fu_651            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    28   |   1524  |   6506  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    bitcast_ln325_10_reg_917    |   64   |
|    bitcast_ln325_12_reg_932    |   64   |
|    bitcast_ln325_14_reg_937    |   64   |
|     bitcast_ln325_2_reg_877    |   64   |
|     bitcast_ln325_4_reg_892    |   64   |
|     bitcast_ln325_6_reg_897    |   64   |
|     bitcast_ln325_8_reg_912    |   64   |
|      bitcast_ln325_reg_872     |   64   |
|      bitcast_ln327_reg_862     |   64   |
|          empty_reg_683         |   640  |
|          i_45_reg_676          |    4   |
|            i_reg_691           |    4   |
|       icmp_ln323_reg_697       |    1   |
|         mul29_i_reg_847        |   64   |
|         mul_i_1_reg_857        |   64   |
|         mul_i_2_reg_882        |   64   |
|         mul_i_3_reg_887        |   64   |
|         mul_i_4_reg_902        |   64   |
|         mul_i_5_reg_907        |   64   |
|         mul_i_6_reg_922        |   64   |
|         mul_i_7_reg_927        |   64   |
|          mul_i_reg_852         |   64   |
|         p_load_reg_831         |   640  |
|             reg_358            |   64   |
|        shl_ln327_reg_867       |   640  |
|         sub_i_1_reg_942        |   64   |
|         sub_i_2_reg_947        |   64   |
|         sub_i_3_reg_952        |   64   |
|         sub_i_4_reg_957        |   64   |
|         sub_i_5_reg_962        |   64   |
|         sub_i_6_reg_967        |   64   |
|         sub_i_7_reg_972        |   64   |
|          tmp_s_reg_746         |   64   |
|      trunc_ln325_1_reg_761     |   64   |
|      trunc_ln325_2_reg_771     |   64   |
|      trunc_ln325_3_reg_781     |   64   |
|      trunc_ln325_4_reg_791     |   64   |
|      trunc_ln325_5_reg_801     |   64   |
|      trunc_ln325_6_reg_811     |   64   |
|      trunc_ln325_7_reg_821     |   64   |
|       trunc_ln325_reg_751      |   64   |
|       trunc_ln327_reg_842      |   64   |
|update_temp_mat_129_addr_reg_706|    4   |
|update_temp_mat_129_load_reg_756|   64   |
|update_temp_mat_130_addr_reg_711|    4   |
|update_temp_mat_130_load_reg_766|   64   |
|update_temp_mat_131_addr_reg_716|    4   |
|update_temp_mat_131_load_reg_776|   64   |
|update_temp_mat_132_addr_reg_721|    4   |
|update_temp_mat_132_load_reg_786|   64   |
|update_temp_mat_133_addr_reg_726|    4   |
|update_temp_mat_133_load_reg_796|   64   |
|update_temp_mat_134_addr_reg_731|    4   |
|update_temp_mat_134_load_reg_806|   64   |
|update_temp_mat_135_addr_reg_736|    4   |
|update_temp_mat_135_load_reg_816|   64   |
|update_temp_mat_136_addr_reg_741|    4   |
|update_temp_mat_136_load_reg_826|   64   |
|     weights_l3_addr_reg_701    |    4   |
|       zext_ln327_reg_836       |   640  |
+--------------------------------+--------+
|              Total             |  5421  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_228 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_241 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_254 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_267 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_280 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_293 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_306 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_319 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_332 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_338    |  p0  |  10  |  64  |   640  ||    0    ||    54   |
|     grp_fu_338    |  p1  |   5  |  64  |   320  ||    0    ||    26   |
|     grp_fu_342    |  p0  |   8  |  64  |   512  ||    0    ||    43   |
|     grp_fu_342    |  p1  |   4  |  64  |   256  ||    0    ||    20   |
|     grp_fu_346    |  p0  |   7  |  64  |   448  ||    0    ||    37   |
|     grp_fu_352    |  p0  |   5  |  64  |   320  ||    0    ||    26   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  2568  ||  8.843  ||    0    ||   287   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1524  |  6506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   287  |
|  Register |    -   |    -   |  5421  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    8   |  6945  |  6793  |
+-----------+--------+--------+--------+--------+
