{
  "name": "core_arch::x86::avx::_mm_testnzc_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::vtestnzcps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": 6028,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:2251:1: 2253:2",
  "src": "pub fn _mm_testnzc_ps(a: __m128, b: __m128) -> i32 {\n    unsafe { vtestnzcps(a, b) }\n}",
  "mir": "fn core_arch::x86::avx::_mm_testnzc_ps(_1: core_arch::x86::__m128, _2: core_arch::x86::__m128) -> i32 {\n    let mut _0: i32;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        _0 = core_arch::x86::avx::vtestnzcps(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Computes the bitwise AND of 128 bits (representing single-precision (32-bit)\n floating-point elements) in `a` and `b`, producing an intermediate 128-bit\n value, and set `ZF` to 1 if the sign bit of each 32-bit element in the\n intermediate value is zero, otherwise set `ZF` to 0. Compute the bitwise\n NOT of `a` and then AND with `b`, producing an intermediate value, and set\n `CF` to 1 if the sign bit of each 32-bit element in the intermediate value\n is zero, otherwise set `CF` to 0. Return 1 if both the `ZF` and `CF` values\n are zero, otherwise return 0.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_testnzc_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}