// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Mem2Stream_Batch_64u_3072u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST,
        m_axi_hostmem_WID,
        m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY,
        m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID,
        m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA,
        m_axi_hostmem_RLAST,
        m_axi_hostmem_RID,
        m_axi_hostmem_RFIFONUM,
        m_axi_hostmem_RUSER,
        m_axi_hostmem_RRESP,
        m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP,
        m_axi_hostmem_BID,
        m_axi_hostmem_BUSER,
        in_r,
        inter0_din,
        inter0_num_data_valid,
        inter0_fifo_cap,
        inter0_full_n,
        inter0_write,
        numReps,
        numReps_c160_din,
        numReps_c160_num_data_valid,
        numReps_c160_fifo_cap,
        numReps_c160_full_n,
        numReps_c160_write
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_hostmem_AWVALID;
input   m_axi_hostmem_AWREADY;
output  [63:0] m_axi_hostmem_AWADDR;
output  [0:0] m_axi_hostmem_AWID;
output  [31:0] m_axi_hostmem_AWLEN;
output  [2:0] m_axi_hostmem_AWSIZE;
output  [1:0] m_axi_hostmem_AWBURST;
output  [1:0] m_axi_hostmem_AWLOCK;
output  [3:0] m_axi_hostmem_AWCACHE;
output  [2:0] m_axi_hostmem_AWPROT;
output  [3:0] m_axi_hostmem_AWQOS;
output  [3:0] m_axi_hostmem_AWREGION;
output  [0:0] m_axi_hostmem_AWUSER;
output   m_axi_hostmem_WVALID;
input   m_axi_hostmem_WREADY;
output  [63:0] m_axi_hostmem_WDATA;
output  [7:0] m_axi_hostmem_WSTRB;
output   m_axi_hostmem_WLAST;
output  [0:0] m_axi_hostmem_WID;
output  [0:0] m_axi_hostmem_WUSER;
output   m_axi_hostmem_ARVALID;
input   m_axi_hostmem_ARREADY;
output  [63:0] m_axi_hostmem_ARADDR;
output  [0:0] m_axi_hostmem_ARID;
output  [31:0] m_axi_hostmem_ARLEN;
output  [2:0] m_axi_hostmem_ARSIZE;
output  [1:0] m_axi_hostmem_ARBURST;
output  [1:0] m_axi_hostmem_ARLOCK;
output  [3:0] m_axi_hostmem_ARCACHE;
output  [2:0] m_axi_hostmem_ARPROT;
output  [3:0] m_axi_hostmem_ARQOS;
output  [3:0] m_axi_hostmem_ARREGION;
output  [0:0] m_axi_hostmem_ARUSER;
input   m_axi_hostmem_RVALID;
output   m_axi_hostmem_RREADY;
input  [63:0] m_axi_hostmem_RDATA;
input   m_axi_hostmem_RLAST;
input  [0:0] m_axi_hostmem_RID;
input  [8:0] m_axi_hostmem_RFIFONUM;
input  [0:0] m_axi_hostmem_RUSER;
input  [1:0] m_axi_hostmem_RRESP;
input   m_axi_hostmem_BVALID;
output   m_axi_hostmem_BREADY;
input  [1:0] m_axi_hostmem_BRESP;
input  [0:0] m_axi_hostmem_BID;
input  [0:0] m_axi_hostmem_BUSER;
input  [63:0] in_r;
output  [63:0] inter0_din;
input  [2:0] inter0_num_data_valid;
input  [2:0] inter0_fifo_cap;
input   inter0_full_n;
output   inter0_write;
input  [31:0] numReps;
output  [31:0] numReps_c160_din;
input  [2:0] numReps_c160_num_data_valid;
input  [2:0] numReps_c160_fifo_cap;
input   numReps_c160_full_n;
output   numReps_c160_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_hostmem_ARVALID;
reg[63:0] m_axi_hostmem_ARADDR;
reg[0:0] m_axi_hostmem_ARID;
reg[31:0] m_axi_hostmem_ARLEN;
reg[2:0] m_axi_hostmem_ARSIZE;
reg[1:0] m_axi_hostmem_ARBURST;
reg[1:0] m_axi_hostmem_ARLOCK;
reg[3:0] m_axi_hostmem_ARCACHE;
reg[2:0] m_axi_hostmem_ARPROT;
reg[3:0] m_axi_hostmem_ARQOS;
reg[3:0] m_axi_hostmem_ARREGION;
reg[0:0] m_axi_hostmem_ARUSER;
reg m_axi_hostmem_RREADY;
reg[63:0] inter0_din;
reg inter0_write;
reg numReps_c160_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    hostmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln168_reg_256;
reg    numReps_c160_blk_n;
reg    ap_block_state1;
wire   [3:0] empty_fu_126_p1;
reg   [3:0] empty_reg_245;
wire   [0:0] icmp_ln168_fu_147_p2;
wire    ap_CS_fsm_state2;
reg   [60:0] trunc_ln2_reg_260;
reg    ap_block_state3_io;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_done;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_idle;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_ready;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WSTRB;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_RREADY;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_din;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_write;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_done;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_idle;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_ready;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WSTRB;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_RREADY;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_din;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_write;
reg    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg;
wire    ap_CS_fsm_state20;
wire  signed [63:0] sext_ln140_fu_197_p1;
reg   [31:0] rep_fu_76;
wire   [31:0] rep_10_fu_207_p2;
wire   [31:0] rep_9_fu_217_p2;
wire   [3:0] trunc_ln163_fu_143_p1;
wire   [31:0] shl_ln170_fu_152_p2;
wire   [31:0] shl_ln170_1_fu_158_p2;
wire   [31:0] sub_ln170_fu_164_p2;
wire   [34:0] shl_ln1_fu_170_p3;
wire   [63:0] zext_ln140_fu_178_p1;
wire   [63:0] add_ln140_fu_182_p2;
wire   [0:0] icmp_ln166_fu_138_p2;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 20'd1;
#0 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg = 1'b0;
#0 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg = 1'b0;
#0 rep_fu_76 = 32'd0;
end

BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_ready),
    .m_axi_hostmem_AWVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWVALID),
    .m_axi_hostmem_AWREADY(1'b0),
    .m_axi_hostmem_AWADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWADDR),
    .m_axi_hostmem_AWID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWID),
    .m_axi_hostmem_AWLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWLEN),
    .m_axi_hostmem_AWSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWSIZE),
    .m_axi_hostmem_AWBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWBURST),
    .m_axi_hostmem_AWLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWLOCK),
    .m_axi_hostmem_AWCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWCACHE),
    .m_axi_hostmem_AWPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWPROT),
    .m_axi_hostmem_AWQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWQOS),
    .m_axi_hostmem_AWREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWREGION),
    .m_axi_hostmem_AWUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_AWUSER),
    .m_axi_hostmem_WVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WVALID),
    .m_axi_hostmem_WREADY(1'b0),
    .m_axi_hostmem_WDATA(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WDATA),
    .m_axi_hostmem_WSTRB(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WSTRB),
    .m_axi_hostmem_WLAST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WLAST),
    .m_axi_hostmem_WID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WID),
    .m_axi_hostmem_WUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_WUSER),
    .m_axi_hostmem_ARVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARVALID),
    .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
    .m_axi_hostmem_ARADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARADDR),
    .m_axi_hostmem_ARID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARID),
    .m_axi_hostmem_ARLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLEN),
    .m_axi_hostmem_ARSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARSIZE),
    .m_axi_hostmem_ARBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARBURST),
    .m_axi_hostmem_ARLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLOCK),
    .m_axi_hostmem_ARCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARCACHE),
    .m_axi_hostmem_ARPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARPROT),
    .m_axi_hostmem_ARQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARQOS),
    .m_axi_hostmem_ARREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARREGION),
    .m_axi_hostmem_ARUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARUSER),
    .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
    .m_axi_hostmem_RREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_RREADY),
    .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
    .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
    .m_axi_hostmem_RID(m_axi_hostmem_RID),
    .m_axi_hostmem_RFIFONUM(m_axi_hostmem_RFIFONUM),
    .m_axi_hostmem_RUSER(m_axi_hostmem_RUSER),
    .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
    .m_axi_hostmem_BVALID(1'b0),
    .m_axi_hostmem_BREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_BREADY),
    .m_axi_hostmem_BRESP(2'd0),
    .m_axi_hostmem_BID(1'd0),
    .m_axi_hostmem_BUSER(1'd0),
    .inter0_din(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_din),
    .inter0_num_data_valid(3'd0),
    .inter0_fifo_cap(3'd0),
    .inter0_full_n(inter0_full_n),
    .inter0_write(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_write),
    .sext_ln140(trunc_ln2_reg_260)
);

BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_ready),
    .m_axi_hostmem_AWVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWVALID),
    .m_axi_hostmem_AWREADY(1'b0),
    .m_axi_hostmem_AWADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWADDR),
    .m_axi_hostmem_AWID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWID),
    .m_axi_hostmem_AWLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWLEN),
    .m_axi_hostmem_AWSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWSIZE),
    .m_axi_hostmem_AWBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWBURST),
    .m_axi_hostmem_AWLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWLOCK),
    .m_axi_hostmem_AWCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWCACHE),
    .m_axi_hostmem_AWPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWPROT),
    .m_axi_hostmem_AWQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWQOS),
    .m_axi_hostmem_AWREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWREGION),
    .m_axi_hostmem_AWUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_AWUSER),
    .m_axi_hostmem_WVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WVALID),
    .m_axi_hostmem_WREADY(1'b0),
    .m_axi_hostmem_WDATA(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WDATA),
    .m_axi_hostmem_WSTRB(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WSTRB),
    .m_axi_hostmem_WLAST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WLAST),
    .m_axi_hostmem_WID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WID),
    .m_axi_hostmem_WUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_WUSER),
    .m_axi_hostmem_ARVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARVALID),
    .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
    .m_axi_hostmem_ARADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARADDR),
    .m_axi_hostmem_ARID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARID),
    .m_axi_hostmem_ARLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLEN),
    .m_axi_hostmem_ARSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARSIZE),
    .m_axi_hostmem_ARBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARBURST),
    .m_axi_hostmem_ARLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLOCK),
    .m_axi_hostmem_ARCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARCACHE),
    .m_axi_hostmem_ARPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARPROT),
    .m_axi_hostmem_ARQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARQOS),
    .m_axi_hostmem_ARREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARREGION),
    .m_axi_hostmem_ARUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARUSER),
    .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
    .m_axi_hostmem_RREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_RREADY),
    .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
    .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
    .m_axi_hostmem_RID(m_axi_hostmem_RID),
    .m_axi_hostmem_RFIFONUM(m_axi_hostmem_RFIFONUM),
    .m_axi_hostmem_RUSER(m_axi_hostmem_RUSER),
    .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
    .m_axi_hostmem_BVALID(1'b0),
    .m_axi_hostmem_BREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_BREADY),
    .m_axi_hostmem_BRESP(2'd0),
    .m_axi_hostmem_BID(1'd0),
    .m_axi_hostmem_BUSER(1'd0),
    .inter0_din(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_din),
    .inter0_num_data_valid(3'd0),
    .inter0_fifo_cap(3'd0),
    .inter0_full_n(inter0_full_n),
    .inter0_write(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_write),
    .sext_ln140(trunc_ln2_reg_260)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln166_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rep_fu_76 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd1))) begin
        rep_fu_76 <= rep_9_fu_217_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd0))) begin
        rep_fu_76 <= rep_10_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        empty_reg_245 <= empty_fu_126_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln168_reg_256 <= icmp_ln168_fu_147_p2;
        trunc_ln2_reg_260 <= {{add_ln140_fu_182_p2[63:3]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln166_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_256 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_256 == 1'd1)))) begin
        hostmem_blk_n_AR = m_axi_hostmem_ARREADY;
    end else begin
        hostmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((icmp_ln168_reg_256 == 1'd1)) begin
            inter0_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_din;
        end else if ((icmp_ln168_reg_256 == 1'd0)) begin
            inter0_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_din;
        end else begin
            inter0_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_din;
        end
    end else begin
        inter0_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((icmp_ln168_reg_256 == 1'd1)) begin
            inter0_write = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_inter0_write;
        end else if ((icmp_ln168_reg_256 == 1'd0)) begin
            inter0_write = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_inter0_write;
        end else begin
            inter0_write = 1'b0;
        end
    end else begin
        inter0_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARADDR = sext_ln140_fu_197_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARADDR = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARADDR = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARADDR;
    end else begin
        m_axi_hostmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARBURST = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARBURST = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARBURST;
    end else begin
        m_axi_hostmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARCACHE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARCACHE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARCACHE;
    end else begin
        m_axi_hostmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARID;
    end else begin
        m_axi_hostmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd1))) begin
        m_axi_hostmem_ARLEN = 32'd6144;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd0))) begin
        m_axi_hostmem_ARLEN = 32'd384;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARLEN = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARLEN = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLEN;
    end else begin
        m_axi_hostmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARLOCK = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARLOCK = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARLOCK;
    end else begin
        m_axi_hostmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARPROT = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARPROT = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARPROT;
    end else begin
        m_axi_hostmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARQOS = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARQOS = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARQOS;
    end else begin
        m_axi_hostmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARREGION = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARREGION = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARREGION;
    end else begin
        m_axi_hostmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARSIZE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARSIZE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARSIZE;
    end else begin
        m_axi_hostmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARUSER = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARUSER = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARUSER;
    end else begin
        m_axi_hostmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_ARVALID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_ARVALID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_ARVALID;
    end else begin
        m_axi_hostmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd1)))) begin
        m_axi_hostmem_RREADY = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_m_axi_hostmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_256 == 1'd0)))) begin
        m_axi_hostmem_RREADY = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_m_axi_hostmem_RREADY;
    end else begin
        m_axi_hostmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c160_blk_n = numReps_c160_full_n;
    end else begin
        numReps_c160_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        numReps_c160_write = 1'b1;
    end else begin
        numReps_c160_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln166_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_256 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln140_fu_182_p2 = (zext_ln140_fu_178_p1 + in_r);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c160_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = (((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_done == 1'b0) & (icmp_ln168_reg_256 == 1'd1)) | ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_done == 1'b0) & (icmp_ln168_reg_256 == 1'd0)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axi_hostmem_ARREADY == 1'b0) & (icmp_ln168_reg_256 == 1'd0)) | ((m_axi_hostmem_ARREADY == 1'b0) & (icmp_ln168_reg_256 == 1'd1)));
end

assign ap_ready = internal_ap_ready;

assign empty_fu_126_p1 = numReps[3:0];

assign grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg;

assign grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg;

assign icmp_ln166_fu_138_p2 = ((rep_fu_76 == numReps) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_147_p2 = ((empty_reg_245 == trunc_ln163_fu_143_p1) ? 1'b1 : 1'b0);

assign m_axi_hostmem_AWADDR = 64'd0;

assign m_axi_hostmem_AWBURST = 2'd0;

assign m_axi_hostmem_AWCACHE = 4'd0;

assign m_axi_hostmem_AWID = 1'd0;

assign m_axi_hostmem_AWLEN = 32'd0;

assign m_axi_hostmem_AWLOCK = 2'd0;

assign m_axi_hostmem_AWPROT = 3'd0;

assign m_axi_hostmem_AWQOS = 4'd0;

assign m_axi_hostmem_AWREGION = 4'd0;

assign m_axi_hostmem_AWSIZE = 3'd0;

assign m_axi_hostmem_AWUSER = 1'd0;

assign m_axi_hostmem_AWVALID = 1'b0;

assign m_axi_hostmem_BREADY = 1'b0;

assign m_axi_hostmem_WDATA = 64'd0;

assign m_axi_hostmem_WID = 1'd0;

assign m_axi_hostmem_WLAST = 1'b0;

assign m_axi_hostmem_WSTRB = 8'd0;

assign m_axi_hostmem_WUSER = 1'd0;

assign m_axi_hostmem_WVALID = 1'b0;

assign numReps_c160_din = numReps;

assign rep_10_fu_207_p2 = (rep_fu_76 + 32'd1);

assign rep_9_fu_217_p2 = (rep_fu_76 + 32'd16);

assign sext_ln140_fu_197_p1 = $signed(trunc_ln2_reg_260);

assign shl_ln170_1_fu_158_p2 = rep_fu_76 << 32'd7;

assign shl_ln170_fu_152_p2 = rep_fu_76 << 32'd9;

assign shl_ln1_fu_170_p3 = {{sub_ln170_fu_164_p2}, {3'd0}};

assign start_out = real_start;

assign sub_ln170_fu_164_p2 = (shl_ln170_fu_152_p2 - shl_ln170_1_fu_158_p2);

assign trunc_ln163_fu_143_p1 = rep_fu_76[3:0];

assign zext_ln140_fu_178_p1 = shl_ln1_fu_170_p3;

endmodule //BlackBoxJam_Mem2Stream_Batch_64u_3072u_s
