// Seed: 3356857964
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input wand id_4
);
  uwire id_6;
  reg   id_7;
  assign id_7 = 1'b0;
  if (1)
    always
    fork
      id_7 <= 1 && id_6;
      id_7 <= 1;
    join : SymbolIdentifier
  id_8(
      .id_0(id_2), .id_1({1, 1, 1 - 1, id_7 !== id_1, id_7, 1}), .id_2(id_4), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6
    , id_16,
    input wand id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14
);
  uwire id_17 = id_10;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1
  );
  wire id_18;
  wire id_19;
endmodule
