<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/264404-switching-circuit-which-is-used-to-obtain-a-doubled-dynamic-range by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 01:13:30 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 264404:SWITCHING CIRCUIT WHICH IS USED TO OBTAIN A DOUBLED DYNAMIC RANGE</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">SWITCHING CIRCUIT WHICH IS USED TO OBTAIN A DOUBLED DYNAMIC RANGE</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>It permits switching signals with a peak level equal to the source voltage by means of a transistor, the peak to peak level being double the source. It is characterized by the connection of a transistor (17) to the signal source (10) and a load (19) by means of a series of capacitors (11, 18), resistors (15, 16) and an inductor (12) that form the circuit of the invention, and by the application of two complementary control voltages (13 and 14) in order to control the off and on states of the switch circuit.</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>	2<br>
SWITCHING CIRCUIT WHICH IS USED TO OBTAIN A DOUBLED DYNAMIC<br>
	RANGE<br>
	OBJECT OF THE INVENTION<br>
As expressed in the title of this specification,  the<br>
 present invention refers to a switch circuit to obtain a<br>
 duplicate  dynamic  range  that  is  applicable  to  multiple<br>
communications   systems,   and   especially   applicable   to<br>
communications systems wherein the output voltage is higher than<br>
 the source voltage.<br>
 Signals with a dynamic range up to double the value of the<br>
 source voltage can be switched with the switch circuit of the<br>
 invention.<br>
	BACKGROUND OF THE INVENTION<br>
 In most electronic systems it is advantageous to have means<br>
to isolate or connect a load to a signal source. This is<br>
 especially advantageous in telecommunications systems, for the<br>
 injection as well as for the extraction of the signal from the<br>
 communications means.<br>
 These functions are carried out in the prior art by means<br>
 of switches and multiple ways of carrying them out are known,<br>
 with MOSFET transistors as well as with BJT transistors.<br>
Several examples of switches would be those disclosed in<br>
 the patents US200311787 "Switch control circuit" and EP1246363<br>
"High frequency switch circuit,  and communications terminal<br>
 using the same" that describe switch circuits that solve<br>
 problems specific to the use thereof. The problem of curling is<br>
 solved in the first patent within the band of the insertion<br>
 losses in the active state of a high frequency switch, whereas<br>
 the second patent solves the problem of uncontrolled switching<br>
 due to noise in the load, for example, due to lightning or other<br>
 electric phenomena. None of these two patents anticipate or<br>
solve the technical problem in this invention, that is to say,<br>
 switching signals at peak to peak level double the source.<br><br>
	3<br>
     In general, switches known in the prior part suffice in<br>
multiple uses of telecommunications systems since the output<br>
signal of the amplifier will have a maximum peak-peak level that<br>
 will be equal to the source voltage. A switching step with a<br>
 higher voltage range is unnecessary. Unfortunately, this is not<br>
 valid in the case wherein some power combination circuit, such<br>
 as,   the  power  combiner  circuit  described  in  patent<br>
 WO2004/038911, is used. In this case, the output peak-peak<br>
 voltage can clearly be higher than the source voltage. The only<br>
solution in the prior art would be to increase the source<br>
	voltage, which would imply a higher expense in the manufacture<br>
	and use of this type of circuit.<br>
 The switch circuit of the invention makes it possible to<br>
 achieve output peak to peak voltage ranges higher than the<br>
 source voltage (doubling this range) with the need to alternate<br>
 said source voltage, which implies a very effective solution<br>
 from an economic point of view for switching high power signals.<br>
	DESCRIPTION OF THE INVENTION<br>
In order to achieve the objectives and to avoid the<br>
 drawbacks indicated above, the invention consists of a switch<br>
 circuit that comprises a transistor with three terminals, an<br>
 inductor, two resistors and two capacitors, located between a<br>
 source signal (Vsource) and an external load (Zload) . This circuit<br>
 is characterized by connecting the voltage source (Vsource) to the<br>
 first terminal of the transistor by means of a capacitor, by<br>
 connecting an input of complementary control voltage (VControl)<br>
 to the first terminal of the transistor by means of an inductor,<br>
by connecting an input of the control voltage (Vcontrol) to the<br>
 second terminal of the transistor by means of a resistor, by<br>
 connecting the same input for the control voltage (Vcontrol) to<br>
 the third terminal of the transistor by means of another<br>
 resistor, and by connecting the third terminal of the transistor<br>
 to the load (Zload) by means of a capacitor. Likewise, a control<br>
 voltage    (Vcontrol)    and   its    complementary   voltage    (VControl)    are<br><br>
	4<br>
 applied. Thanks to all this, a switch circuit with a dynamic<br>
range that is double the range of source voltage is obtained.<br>
     In an embodiment of the invention, the transistor used is a<br>
 reverse biased BJT transistor, whereas in another embodiment,<br>
 the transistor used is a direct biased BJT transistor.<br>
     The invention provides for, in an alternate embodiment,<br>
that the transistor used is an N channel MOSFET transistor, and<br>
in another alternative embodiment, that the transistor used is a<br>
 P channel MOSFET transistor.<br>
For the cases wherein the transistor used is an BJT NPN or<br>
 N channel MOSFET transistor, when the control voltage (Vcontrol)<br>
 is equal to the highest limit of the source voltage, the<br>
 complementary control voltage (VControl) is equal to the lowest<br>
 limit of the source voltage and the switch is on, whereas when<br>
 the control voltage (Vcontrol) is equal to the lowest limit, the<br>
 complementary control voltage (VControl) is equal to the highest<br>
 limit and the switch is off.<br>
With regard to the cases wherein the transistor used is a<br>
BJT PNP or a P channel MOSFET transistor, when the control<br>
 voltage (Vcontrol) is equal to the highest limit of the source<br>
 voltage, the complementary control voltage {VControl) is equal to<br>
 the lowest limit of the source voltage and the switch is off,<br>
 whereas when the control voltage (Vcontrol) is equal to the lowest<br>
 limit, the complementary control voltage {VControl) is equal to<br>
 the highest limit and the switch is on.<br>
On the other hand, in one embodiment, the source applied to<br>
 the switch circuit with direct bias BJT, with reverse bias BJT<br>
 or else with a MOSFET transistor is unipolar, whereas in another<br>
 embodiment said source is bipolar, maintaining the usefulness of<br>
 the circuit in any case, in other words, achieving a dynamic<br>
 switching range that is double the source voltage range.<br>
 Hereinafter to provide a better understanding of this<br>
 specification and forming an integral part thereof, some figures<br>
 wherein the object of the invention has been represented in an<br><br>
	5<br>
 illustrative and non-restrictive manner are attached hereto.<br>
BRIEF DESCRIPTION OF THE FIGURES<br>
     Figure 1 is a diagram of an ideal voltage controlled<br>
 switch.<br>
     Figure 2 shows the characteristic curve of an ideal voltage<br>
 controlled switch.<br>
     Figure 3 is a conventional diagram of a switch made by a<br>
 MOSFET transistor.<br>
      Figure 4 shows the characteristic curve of the switch with<br>
 MOSFET indicated in figure 3.<br>
     Figure 5 is a conventional diagram of a switch carried out<br>
 by a BJT transistor.<br>
     Figure 6 shows the characteristic curve of the switch with<br>
 BJT indicated in figure 5.<br>
Figure 7 shows the linear area of the characteristic curve<br>
 of a switch with BJT for a certain bias.<br>
 Figure 8 is a general diagram of the switch circuit of the<br>
 invention.<br>
 Figure 9 shows a comparative graph of the switching range<br>
 in a conventional switch and the double range switch of the<br>
 invention.<br>
 Figure 10 is a particular embodiment of the invention<br>
 wherein the  transistor used is  a  reverse biased BJT NPN<br>
transistor.<br>
 Figure 11 is a particular embodiment wherein the transistor<br>
 used is a direct biased BJT NPN transistor.<br>
 Figure 12 is a particular embodiment wherein the transistor<br>
 used is a direct biased BJT PNP transistor.<br>
 Figure 13 is a particular embodiment wherein the transistor<br>
 used is a reverse biased BJT PNP transistor.<br>
 Figure 14 is a particular embodiment wherein the transistor<br>
 used is an N channel MOSFET transistor.<br>
Figure 15 is a particular embodiment wherein the transistor<br>
 used is a P channel MOSFET transistor.<br><br>
	6<br>
DESCRIPTION OF SEVERAL EMBODIMENTS OF THE INVENTION<br>
 A description of several embodiments of the invention is<br>
 made hereinafter, making reference to the numbers used in the<br>
 figures.<br>
Before dealing with the specific case of the double dynamic<br>
 range switch circuit, it is necessary to present the function<br>
 and usefulness of switches. Use of switches, whose main function<br>
 is to isolate at certain moments and to connect at other moments<br>
 a load to a signal source, is known in the prior art. Figure 1<br>
 is a diagram of an ideal voltage controlled switch. In this<br>
 figure, terminals (1) and (2) are the terminals to switch<br>
 whereas (3) is the control terminal.<br>
 This switch can be found in two different states depending<br>
 on the state of the control terminal (3). When the switch is on,<br>
 the voltage difference between points 1 and 2 is zero and the<br>
 current that passes through (I1) can have any value depending on<br>
 the source voltage and on the load.<br><br>
     When the switch is off, the current is zero and the voltage<br>
 between the two terminals can have any value:<br><br><br>
     Figure 2 shows the characteristic curve of an ideal voltage<br>
 controlled switch.  The voltages V31 and V31 in said figure are<br>
 between the off values V3 and on values V3, and from these values<br>
 one can see the ratio between the voltage between the terminals<br>
 (1) and (2) (Vi2) and the current in point 1 (I1) .<br><br>
 A realer approximation to the ideal switch shown above can<br>
 be carried out by means of a MOSFET transistor, as shown in<br>
figure 3. The voltages and currents of the different terminals<br>
 in this figure correspond with the voltages of the terminals of<br>
 the transistor (Drain D, Supply S and Gate G):<br>
 In an n channel MOSFET, the voltage at the gate (VG) should<br>
 exceed the drain or source voltage in the threshold value (VT)<br>
 so that the switch is on. In this way, if the source voltage<br><br>
	7<br>
 (Vs) is zero, the switch will be on when VGS&gt;VT, whereas it will<br>
	be off when VGT<vt .></vt>
 In this case the input voltage range in the terminals (4)<br>
 (D) and (5) (S) depends on the control voltage used in terminal<br>
 6 (G) . Assuming that the control voltage is +vdd when it is on<br>
 and -Vdd when it is off, the highest and lowest limits of the<br>
	input voltaqe range will be the following:<br><br>
 On the one hand, the highest limit of the voltage range is<br>
 determined by the state wherein the switch is on. If the input<br>
 voltage into the switch exceeds this value, the switch will no<br>
 longer be on since the condition VGS &gt; vt (vGD &gt; VT) is not met:<br><br>
On the other hand, the lowest limit of the voltage range is<br>
determined by the state wherein the switch is off. If the input<br>
 voltage into the switch exceeds this value, the switch will no<br>
longer be off since the condition VGs &gt; vt (vGD 
 <br>
 In this case, the total range of the switch carried out<br>
 with a MOSFET transistor is  [-Vdd-VT, +Vdd -  VT] (approximately<br>
 [-Vdd, +Vdd]) with a dual source ±Vdd.<br>
 Figure 4 shows the characteristic curve of this switch. As<br>
 one can see, there are obvious differences with the ideal switch<br>
 such as the resistance when the switch is on is not zero and the<br>
 isolation is not infinite when the switch is off.<br>
On the other hand, the switch can be implemented with a BJT<br>
 transistor as one can see in figure 5. In this case, the<br>
 voltages and currents of the different terminals correspond with<br>
 the voltages of the terminals of the BJT transistor (Collector<br>
 C, Emitter E and Base B):<br><br>
In an BJT NPN, the voltage in the base (VB) must exceed the<br>
emitter or collector voltage in the threshold value (VBesat) so<br><br>
	8<br>
that the switch is on. In this way, if the emitter voltage (VE)<br>
 is zero, the switch will be on when VBE&gt;VBesat and off when<br>
 VBE<vbeon.></vbeon.><br>
The highest limit is determined by the state wherein the<br>
 switch is on. If the input voltage into the switch exceeds this<br>
 value, the switch will no longer be on since the condition<br>
 VBE&gt;VBesat) is not met:<br><br>
 The lowest limit is determined by the state wherein the<br>
 switch is off. If the input voltage is lower than this value,<br>
 the switch will no longer be off since the condition VBE<vbeon></vbeon>
 (VBC<vbcon is not met.></vbcon><br>
     Therefore, for the switch circuit already known in the<br>
 prior art  with  BJT  transistor; the  total  range is [-VBeon,<br>
Vcc-VBEsat] (approximately [0, +VCC]) with a unipolar +VCC source.<br>
     The characteristic curve of the switch in this case can be<br>
 seen in figure 6. This figure shows several curves for different<br>
 biases (VBE) .  The fact that the source is not zero sticks out<br>
 therein, due to a certain offset voltage, which is negligible in<br>
 practice. Furthermore, the switch with BJT is not linear (which<br>
	limits the dynamic range) , it is not symmetric, and it needs a<br>
	certain current through the control terminal  (IB)  for which<br>
	reason the current that circulates through the two terminals to<br>
	switch will be different (Ic # IE) •<br>
     In general, and for uses in telecommunications that use<br>
	switches a design that keeps its operation in the almost linear<br>
	area is necessary. This can be seen in figure 7 wherein said<br>
 area has been squared in for a curve obtained for a certain bias<br>
 of the transistor.<br>
In short, for a typical switch circuit with BJT it is<br>
 possible to switch signals with a maximum amplitude equal to<br><br><br>
	9<br>
 half the source voltage (peak-peak level equal to the source<br>
 voltage). There are multiple uses in telecommunications wherein<br>
 switching of signals with a higher amplitude must be carried<br>
 out, whereby in order to use this circuit the appropriate source<br>
 would have to be provided independently, with the subsequent<br>
additional cost.<br>
     On the other hand, the circuit of the invention, in other<br>
 words, the duplicate dynamic range switch permits all of the<br>
 above-mentioned problems to be solved by achieving switching<br>
 signals with a peak level equal to the source voltage (peak-peak<br>
 level double the source) by means of a transistor. There are<br>
 multiple uses where this type of switch is used, but one of the<br>
 most appropriate ones is the switching of wide band and high<br>
 power signals with TDD (Time Division Duplex) technology.<br>
A diagram of the switch of the invention can be seen in<br>
 figure 8. The circuit comprises a transistor (17), an inductor<br>
 (12), two resistors (15) and (16) and two capacitors (11) and<br>
 (18),  located between a signal source  (Vsource)  (10)  and an<br>
 external load (Zload) (19) . In order to clarify the connections,<br>
 the three terminals of the transistor (17) have been marked in<br>
 this figure with references (20), (21) and (22). In this circuit<br>
 the source signal (Vsource) (10) is connected to the first<br>
 terminal (20) of the transistor (17) by means of a capacitor<br>
 (11), the input for the complementary control voltage (VControl<br>
 (13) to the first terminal (20) of the transistor (17) by means<br>
 of an inductor (12) , the input for the control voltage (Vcontrol)<br>
 (14) to the second terminal (21) of the transistor (17) by means<br>
 of a resistor (15) , the input for the control voltage (Vcontrol)<br>
 (14) to the third terminal (22) of the transistor (17) by means<br>
 of another resistor (16) , and the third terminal (22) of the<br>
 transistor (17) to the load (Zload) (19) by means of a capacitor<br>
(18).<br>
     In this figure (VControl) (13) is the complementary voltage<br>
 of the control voltage (Vcontrol) (14) inasmuch as when one of said<br><br>
	10<br>
 voltages is an end of the source (Vsource), the other voltage is<br>
 the other end of the source voltage.<br>
	If a unipolar source voltage (Vcontrol) of +VCC is assumed,<br>
 analysis similar to the one made for basic switches and the on<br>
 and off states thereof can be carried out.<br>
 The switch is on when the control voltage (Vcontrol) (14) is<br>
 equal to the top extreme of the source voltage (+Vcc) , whereas<br>
 the complementary voltage ((VControl) (13) is equal to	the<br>
 bottom extreme of said source (0).<br>
     As of this general circuit, it is possible to carry	out<br>
 multiple embodiments replacing the generic transistor by a	BJT<br>
 or MOSFET transistor. In order to explain the operation of	the<br>
 circuit of figure 8 a BJT transistor put in place instead of the<br>
 generic transistor will be used. In this case, the voltages in<br>
 direct current the terminals of the BJT transistor of the switch<br>
	circuit of the invention are the following:<br><br>
 In order to know the dynamic range of the switch, the<br>
 voltages of the collector and the emitter can be split up into<br>
 the direct current (VDC) and alternating current (VAC) components<br>
thereof, since the switch is decoupled into alternating current<br>
 by means of capacitors (11) and (18) , that is to say:<br><br>
Both voltages are equal when the switch is on, ignoring the<br>
 voltage VCE . The condition so that the switch is kept on is the<br>
 following:<br><br>
     From these expressions the highest limit of the alternating<br>
 current input voltage coming from the source is obtained:<br><br><br>
	11<br>
     Hence, the maximum voltage that can be switched will be<br>
 approximately the source voltage +VCC.<br>
     On the other hand, the switch will be off when the control<br>
 voltage (VcontEOl) (14) is equal to the lowest limit of the source<br>
 voltage (0) and {(VControl) (13) is equal to the highest limit of<br>
 the source (+VCC) .<br>
The voltages in direct current that appear in the terminals<br>
 of the transistor in this case are the following:<br><br>
 In this case, in order to know the dynamic range of the<br>
 switch when it is off, it is necessary to obtain the bias in<br>
 direct current of the collector. This voltage in the moment, in<br>
 which the transistor is no longer off and goes on, it becomes<br>
 equal to the voltage of the emitter. Therefore, in order to<br>
 calculate the limit between off state and the on state when the<br>
 switch is off, the voltage of the collector is equal to the<br>
	voltage of the emitter.<br>
 In the same way that for the on state, the voltages of the<br>
 collector and the emitter can be split up in the two components<br>
	thereof, direct current (VDC) and alternating current (VAC) :<br><br>
     So that the switch does not stop being off, it is necessary<br>
 that the following condition is maintained:<br><br>
Expanding this condition the lowest limit of the<br>
 alternating current input voltage coming from the source is<br>
 obtained:<br><br>
Hence, the minimum voltage that will be able to be switched<br>
 is approximately the source  voltage but with  a negative sign<br>
 (-Vcc) .<br><br>
	12<br>
In short, the dynamic range of the source voltage that is<br>
 capable of switching the circuit of the invention is [-VCC( +VCC]<br>
 that is double the source voltage (that since it is unipolar it<br>
 is [0, +VCC]) . With this one concludes that the invention manages<br>
 to double the dynamic switching range with respect to other<br>
 switch circuits known in the prior art.<br>
     Figure 9 shows a comparison between the input voltage<br>
 limits in the case of a conventional switch and in the case of<br>
the switch of the invention.  The source in both cases is<br>
	unipolar  from  0  to  +Vcc.  As  shown  in  the  figure,  the<br>
 conventional switch has a range between its on and off limits<br>
 equal to the source, whereas for the circuit of the invention,<br>
 the range is double this value, thanks to the correct use of the<br>
 control signals that cause the change of bias in the switching<br>
 transistor.<br>
On  the  other hand,  the  BJT  transistor,  due  to  its<br>
	construction, is not perfectly symmetric, but for a use such as<br>
 switching it can assume its symmetry from the point of view of<br>
 the bias. In other words, the bias can be carried out from the<br>
 Base to the Emitter (as traditionally done) or from the Base to<br>
 the  Collector,  without  there  being  big  differences  of<br>
 performance as to the use thereof in the switching process.<br>
 Better results will be obtained with one configuration or the<br>
 other depending on the characteristics themselves of the<br>
 transistor used, although said differences will be minimal.<br>
 With the bias between the Base and the Collector, when the<br>
 switch is on, the transistor, in direct current (that is to say,<br>
 statically), it will be biased in reverse saturation. Once the<br>
 alternating current signal appears from the source, the bias of<br>
 the transistor will change from reverse saturation to direct<br>
 saturation alternatively depending on the input voltage into the<br>
 switch (or of the direction of the current in the load) . The<br>
 latter also takes place in the case of using traditional bias of<br>
 the transistor between the Base and the Emitter.<br>
     Figure 10 shows the switch circuit with a duplicate dynamic<br><br>
	13<br>
 range of the invention, but with a reverse biased BJT NPN<br>
 transistor (23). The operation and characteristics are<br>
 essentially the same as for the above-shown switch, which can be<br>
 demonstrated by replacing the voltage of the Emitter by the<br>
 voltage of the Collector in the above operating equations, as<br>
 far as the dynamic input range of the switch is concerned.<br>
 Figure 11 shows another embodiment of a switch according to<br>
 the invention with a BJT NPN transistor (24) but this time<br>
 directly biased, whereas figure 12 shows an embodiment wherein<br>
 the transistor used is a directly biased BJT NPN (25) , and<br>
 figure 13 is another embodiment wherein the transistor used in a<br>
 reverse biased BJT NPN (16).<br>
 Finally, figures 14 and 15 show particular embodiments<br>
 wherein a MOSFET transistor is used. Figure 14 shows an<br>
embodiment with an N channel MOSFET transistor (27), whereas<br>
 figure 15 shows an embodiment with a P channel MOSFET transistor<br>
 (28).<br><br>
	14<br>
	CLAIMS<br>
1.- Switch circuit to obtain a duplicate dynamic range,<br>
 which comprises a transistor (17) with three terminals (20, 21<br>
 and 22) , an inductor (12) , two resistors (15 and 16) and two<br>
 capacitors (11 and 18), located between a signal source (VSOURCE)<br>
 (10) and an external load (Zload) (19) characterized in that it<br>
comprises:<br>
     - connecting the signal source (Vsource)  (10) to the first<br>
 terminal (20) of the transistor by means of a capacitor (11);<br>
     - connecting an input of complementary control voltage<br>
 (VControl) (13) to the first terminal (20) of the transistor (17)<br>
 by means of an inductor (12);<br>
 - connecting an input of control voltage (Vcontrol) (14) to<br>
 the second terminal (21) of the transistor (17) by means of a<br>
 resistor (15);<br>
     - connecting an input of control voltage (Vcontrol)  (14) to<br>
 the third terminal (22) of the transistor by means of another<br>
resistor (16) ;<br>
- connecting the third terminal (22) of the transistor (17)<br>
 to the load (Zload) by means of a capacitor (18); and<br>
     - applying a control voltage    (Vcontroi)  (14)  and its<br>
 complementary  control voltage (VControl)  (13) to the switch<br>
 circuit;<br>
 in order to achieve a dynamic range in the switching double the<br>
 range of the source voltage.<br>
     2.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claim 1, characterized in that the transistor used<br>
 is a reverse biased BJT transistor.<br>
3.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claim 1, characterized in that the transistor used<br>
 is a direct biased BJT transistor.<br>
 4.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claim 1, characterized in that the transistor used<br>
 is an N channel MOSFET transistor.<br><br>
	15<br>
	5.- Switch circuit to obtain a duplicate dynamic range,<br>
	according to claim 1, characterized in that the transistor used<br>
is a P channel MOSFET transistor.<br>
6.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claims 2, 3 or 4, characterized in that for the<br>
 cases wherein the transistor is a BJT NPN or N channel MOSFET<br>
 one, when the voltage control  (Vcontrol)  (14) is equal to the<br>
	highest limit of the source voltage, the complementary control<br>
voltage (VControl) (13)is equal to the lowest limit of the source<br>
 supply and the switch is on, whereas when the voltage control<br>
 (Vcontroi)  (14) is equal to the lowest limit, the complementary<br>
 control voltage (VControl) (13) is equal to the highest limit and<br>
the switch is off.<br>
 7.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claims 2, 3 or 5, characterized in that for the<br>
 cases wherein the transistor is a BJT PNP or P channel MOSFET,<br>
 when the voltage control (Vcontrol) (14) is equal to the highest<br>
limit of the source voltage, the complementary control voltage<br>
 (VControl)  (13) is equal to the lowest limit of the source<br>
	voltage and the switch is off, whereas when the control voltage<br>
 (VCOntrol)  (14) is equal to the lowest limit, the complementary<br>
	control voltage (VControl) (13) is equal to the highest limit and<br>
 the switch is on.<br>
8.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to any of the above claims, characterized in that a<br>
 unipolar source is applied to the switch circuit.<br>
     9.- Switch circuit to obtain a duplicate dynamic range,<br>
 according to claims 1 to 7, characterized in that a bipolar<br>
+	source is applied to the switch circuit.<br><br>
1<br>
	ABSTRACT<br>
   SWITCHING CIRCUIT WHICH IS USED TO OBTAIN A DOUBLED DYNAMIC<br>
RANGE<br>
It permits switching signals with a peak level equal to the<br>
 source voltage by means of a transistor, the peak to peak level<br>
 being double the source.<br>
It is characterized by the connection of a transistor (17)<br>
to the signal source (10) and a load (19) by means of a series<br>
	of capacitors (11, 18), resistors (15, 16) and an inductor (12)<br>
 that form the circuit of the invention, and by the application<br>
	of two complementary control voltages (13 and 14) in order to<br>
control the off and on states of the switch circuit.<br></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1hYnN0cmFjdC5wZGY=" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-abstract.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1hc3NpZ25tZW50LnBkZg==" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-assignment.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1jbGFpbXMucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1jb3JyZXNwb25kZW5jZSBvdGhlcnMgMS4xLnBkZg==" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-correspondence others 1.1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1jb3JyZXNwb25kZW5jZSBvdGhlcnMucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-correspondence others.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1kZXNjcmlwdGlvbiBjb21wbGV0ZS5wZGY=" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-description complete.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1kcmF3aW5ncy5wZGY=" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-drawings.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1mb3JtIDEucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-form 1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1mb3JtIDMucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-form 3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1mb3JtIDUucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-form 5.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1ncGEucGRm" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-gpa.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MDIyMTMta29sbnAtMjAwNy1pbnRlcm5hdGlvbmFsIHB1YmxpY2F0aW9uLnBkZg==" target="_blank" style="word-wrap:break-word;">02213-kolnp-2007-international publication.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgwNy0wMi0yMDEzKS1DT1JSRVNQT05ERU5DRS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(07-02-2013)-CORRESPONDENCE.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgwNy0wMi0yMDEzKS1PVEhFUlMucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(07-02-2013)-OTHERS.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1BQlNUUkFDVC5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-ABSTRACT.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1DTEFJTVMucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-CLAIMS.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1DT1JSRVNQT05ERU5DRS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-CORRESPONDENCE.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1ERVNDUklQVElPTiAoQ09NUExFVEUpLnBkZg==" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-DESCRIPTION (COMPLETE).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1EUkFXSU5HUy5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-DRAWINGS.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1FWEFNSU5BVElPTiBSRVBPUlQgUkVQTFkgUkVDSUVWRUQuUERG" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-EXAMINATION REPORT REPLY RECIEVED.PDF</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1GT1JNLTEucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-FORM-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1GT1JNLTIucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-FORM-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1GT1JNLTMucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-FORM-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNS0wNS0yMDE0KS1GT1JNLTUucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(15-05-2014)-FORM-5.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNi0xMS0yMDExKS1BU1NJR05NRU5ULnBkZg==" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(16-11-2011)-ASSIGNMENT.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgxNi0xMS0yMDExKS1DT1JSRVNQT05ERU5DRS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(16-11-2011)-CORRESPONDENCE.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgyMC0wNS0yMDE0KS1DT1JSRVNQT05ERU5DRS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(20-05-2014)-CORRESPONDENCE.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgyMC0wNS0yMDE0KS1PVEhFUlMucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(20-05-2014)-OTHERS.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LSgyMi0wNS0yMDEzKS1DT1JSRVNQT05ERU5DRS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-(22-05-2013)-CORRESPONDENCE.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LUFTU0lHTk1FTlQgMS4xLnBkZg==" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-ASSIGNMENT 1.1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LUNPUlJFU1BPTkRFTkNFIDEuMS5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-CORRESPONDENCE 1.1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LUZPUk0gMSAxLjEucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-FORM 1 1.1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LUZPUk0gMTMucGRm" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-FORM 13.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1rb2xucC0yMDA3LWZvcm0gMTgucGRm" target="_blank" style="word-wrap:break-word;">2213-kolnp-2007-form 18.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LUZPUk0gNi5wZGY=" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-FORM 6.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjIxMy1LT0xOUC0yMDA3LVBBLnBkZg==" target="_blank" style="word-wrap:break-word;">2213-KOLNP-2007-PA.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=YWJzdHJhY3QtMDIyMTMta29sbnAtMjAwNy5qcGc=" target="_blank" style="word-wrap:break-word;">abstract-02213-kolnp-2007.jpg</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=QUJTVFJBQ1QucGRm" target="_blank" style="word-wrap:break-word;">ABSTRACT.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=QXBwbGljYXRpb24gRm9ybSAxLnBkZg==" target="_blank" style="word-wrap:break-word;">Application Form 1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=UGV0aXRpb24gZm9yIGNvbmRvbmF0aW9uIGZvciBGb3JtLTMucGRm" target="_blank" style="word-wrap:break-word;">Petition for condonation for Form-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=UmVzcG9uc2UucGRm" target="_blank" style="word-wrap:break-word;">Response.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=U3BlYy5wZGY=" target="_blank" style="word-wrap:break-word;">Spec.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=VXBkYXRlZCBGb3JtIDMucGRm" target="_blank" style="word-wrap:break-word;">Updated Form 3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=V2UgQ2xhaW0tMTUzOTcucGRm" target="_blank" style="word-wrap:break-word;">We Claim-15397.pdf</a></p>
		<br>
		<div class="pull-left">
			<a href="264403-process-for-preparing-3-alpha-beta-7alpha-beta-dihydroxy-6-alpha-beta-alkyl-5b-cholanic-acid.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="264405-transmitting-apparatus-and-transmitting-method.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>264404</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>2213/KOLNP/2007</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>01/2015</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>02-Jan-2015</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>26-Dec-2014</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>15-Jun-2007</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>DISENO DE SISTEMAS EN SILICIO, S.A.</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>CHARLES ROBERT DARWIN N°2, PARQUE TECNOLOGICO, E-46980, PATERNA (VALENCIA)</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>BLASCO CLARET, JORGE VICENTE</td>
											<td>GUARDIA CIVIL, 23-2°-PUERTA 38, E- 46020, VALENCIA</td>
										</tr>
										<tr>
											<td>2</td>
											<td>GONZALEZ MORENO, JOSE LUIS</td>
											<td>AVDA. CAMI NOU, 29-PUERTA 5, E-46009, VALENCIA, SPAIN</td>
										</tr>
										<tr>
											<td>3</td>
											<td>ANDRES NAVARRO, FRANCISCO JOSE</td>
											<td>LUIS OLIAS, 55-8°, E-46006, VALENCIA, SPAIN</td>
										</tr>
										<tr>
											<td>4</td>
											<td>CAMPS SOIANO, JOSE LUIS</td>
											<td>COLON 4, E-46950, XIRIVELLA (VALENCIA), SPAIN</td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>H03K17/10</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>PCT/ES2005/000575</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td>2005-10-26</td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td>P200402748</td>
									<td>2004-11-16</td>
								    <td>Spain</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/264404-switching-circuit-which-is-used-to-obtain-a-doubled-dynamic-range by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 01:13:31 GMT -->
</html>
