/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module sp_ram(data, addr, we, clk, q);
  input clk;
  output [31:0] q;
  input we;
  input [9:0] addr;
  input [31:0] data;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.8-4.10" *)
  wire \$auto$rs_design_edit.cc:682:execute$1599.we ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.12-4.15" *)
  wire \$auto$rs_design_edit.cc:682:execute$1599.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:3.27-3.31" *)
  wire [9:0] \$auto$rs_design_edit.cc:682:execute$1599.addr ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$we ;
  wire [9:0] \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$1599.$auto$clkbufmap.cc:298:execute$1487 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:5.28-5.29" *)
  wire [31:0] \$auto$rs_design_edit.cc:682:execute$1599.q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:2.27-2.31" *)
  wire [31:0] \$auto$rs_design_edit.cc:682:execute$1599.data ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.12-4.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.12-4.15" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:5.28-5.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:5.28-5.29" *)
  wire [31:0] q;
  wire \$auto$clkbufmap.cc:298:execute$1487 ;
  wire \$iopadmap$we ;
  wire [9:0] \$iopadmap$addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.8-4.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:4.8-4.10" *)
  wire we;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:3.27-3.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:3.27-3.31" *)
  wire [9:0] addr;
  wire [31:0] \$iopadmap$data ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:2.27-2.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:2.27-2.31" *)
  wire [31:0] data;
  wire [31:0] \$iopadmap$q ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_20  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [20]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_21  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [21]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_22  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [22]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_23  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [23]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_24  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [24]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_25  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [25]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_26  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [26]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_27  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [27]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_28  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [28]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_29  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [29]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_30  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [30]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_31  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [31]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.data_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.data [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [0]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_1  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [1]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_10  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [10]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_11  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [11]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_12  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [12]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_13  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [13]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_14  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [14]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_15  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [15]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_16  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [16]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_17  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [17]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_18  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [18]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_19  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [19]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_2  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [2]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_20  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [20]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_21  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [21]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_22  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [22]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_23  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [23]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_24  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [24]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_25  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [25]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_26  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [26]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_27  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [27]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_28  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [28]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_29  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [29]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_3  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [3]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_30  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [30]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_31  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [31]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_4  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [4]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_5  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [5]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_6  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [6]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_7  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [7]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_8  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [8]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.q_9  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q [9]),
    .O(\$auto$rs_design_edit.cc:682:execute$1599.q [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.we  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.we ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:682:execute$1599.$auto$clkbufmap.cc:265:execute$1485  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$auto$clkbufmap.cc:298:execute$1487 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.addr_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$sp_ram.clk  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$1599.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$clk )
  );
  fabric_sp_ram \$auto$rs_design_edit.cc:680:execute$1598  (
    .\$auto$clkbufmap.cc:298:execute$1487 (\$auto$clkbufmap.cc:298:execute$1487 ),
    .\$iopadmap$addr (\$iopadmap$addr ),
    .\$iopadmap$data (\$iopadmap$data ),
    .\$iopadmap$q (\$iopadmap$q ),
    .\$iopadmap$we (\$iopadmap$we )
  );
  assign \$auto$clkbufmap.cc:298:execute$1487  = \$flatten$auto$rs_design_edit.cc:682:execute$1599.$auto$clkbufmap.cc:298:execute$1487 ;
  assign \$iopadmap$addr  = \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$addr ;
  assign \$iopadmap$data  = \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$data ;
  assign \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$q  = \$iopadmap$q ;
  assign \$iopadmap$we  = \$flatten$auto$rs_design_edit.cc:682:execute$1599.$iopadmap$we ;
  assign \$auto$rs_design_edit.cc:682:execute$1599.addr  = addr;
  assign \$auto$rs_design_edit.cc:682:execute$1599.clk  = clk;
  assign \$auto$rs_design_edit.cc:682:execute$1599.data  = data;
  assign q = \$auto$rs_design_edit.cc:682:execute$1599.q ;
  assign \$auto$rs_design_edit.cc:682:execute$1599.we  = we;
endmodule
