extern crate alloc;

use crate::instructions::Instruction;
use crate::instructions::rv64::v::zve64x::arith::Rv64Zve64xArithInstruction;
use crate::instructions::test_utils::make_r_type;
use crate::registers::general_purpose::Reg;
use crate::registers::vector::VReg;
use alloc::format;

/// Construct a vector arithmetic instruction word.
///
/// The vector arithmetic format maps onto make_r_type as:
/// `make_r_type(opcode=0b1010111, vd, funct3, vs1_or_rs1_or_imm, vs2, (funct6<<1)|vm)`
///
/// vm=1 means unmasked, vm=0 means masked (v0.t).
fn make_vop(funct6: u8, vm: u8, vs2: u8, vs1: u8, funct3: u8, vd: u8) -> u32 {
    let funct7 = (funct6 << 1) | vm;
    make_r_type(0b1010111, vd, funct3, vs1, vs2, funct7)
}

const OPIVV: u8 = 0b000;
const OPIVX: u8 = 0b100;
const OPIVI: u8 = 0b011;

// vadd

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vv() {
    let inst = make_vop(0b000000, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vv_masked() {
    let inst = make_vop(0b000000, 0, 4, 5, OPIVV, 6);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVv {
            vd: VReg::V6,
            vs2: VReg::V4,
            vs1: VReg::V5,
            vm: false
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vx() {
    let inst = make_vop(0b000000, 1, 2, 5, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vi_positive() {
    // imm = 5 (0b00101)
    let inst = make_vop(0b000000, 1, 8, 5, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVi {
            vd: VReg::V1,
            vs2: VReg::V8,
            imm: 5,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vi_negative() {
    // imm = -1 => 5-bit = 0b11111 = 31
    let inst = make_vop(0b000000, 1, 8, 0b11111, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVi {
            vd: VReg::V1,
            vs2: VReg::V8,
            imm: -1,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vi_min_imm() {
    // imm = -16 => 5-bit = 0b10000 = 16
    let inst = make_vop(0b000000, 1, 4, 0b10000, OPIVI, 2);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVi {
            vd: VReg::V2,
            vs2: VReg::V4,
            imm: -16,
            vm: true
        })
    );
}

// vsub

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsub_vv() {
    let inst = make_vop(0b000010, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsubVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsub_vx() {
    let inst = make_vop(0b000010, 1, 2, 10, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsubVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

// vrsub

#[test]
#[cfg_attr(miri, ignore)]
fn test_vrsub_vx() {
    let inst = make_vop(0b000011, 1, 2, 5, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VrsubVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vrsub_vi() {
    let inst = make_vop(0b000011, 1, 2, 0, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VrsubVi {
            vd: VReg::V1,
            vs2: VReg::V2,
            imm: 0,
            vm: true
        })
    );
}

// vand

#[test]
#[cfg_attr(miri, ignore)]
fn test_vand_vv() {
    let inst = make_vop(0b001001, 1, 8, 9, OPIVV, 10);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VandVv {
            vd: VReg::V10,
            vs2: VReg::V8,
            vs1: VReg::V9,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vand_vx() {
    let inst = make_vop(0b001001, 1, 8, 7, OPIVX, 10);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VandVx {
            vd: VReg::V10,
            vs2: VReg::V8,
            rs1: Reg::T2,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vand_vi() {
    let inst = make_vop(0b001001, 1, 4, 0b01111, OPIVI, 2);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VandVi {
            vd: VReg::V2,
            vs2: VReg::V4,
            imm: 15,
            vm: true
        })
    );
}

// vor

#[test]
#[cfg_attr(miri, ignore)]
fn test_vor_vv() {
    let inst = make_vop(0b001010, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VorVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vor_vx() {
    let inst = make_vop(0b001010, 1, 2, 3, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VorVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::Gp,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vor_vi() {
    let inst = make_vop(0b001010, 1, 2, 0b11111, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VorVi {
            vd: VReg::V1,
            vs2: VReg::V2,
            imm: -1,
            vm: true
        })
    );
}

// vxor

#[test]
#[cfg_attr(miri, ignore)]
fn test_vxor_vv() {
    let inst = make_vop(0b001011, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VxorVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vxor_vx() {
    let inst = make_vop(0b001011, 1, 2, 3, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VxorVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::Gp,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vxor_vi() {
    let inst = make_vop(0b001011, 1, 2, 0b11111, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VxorVi {
            vd: VReg::V1,
            vs2: VReg::V2,
            imm: -1,
            vm: true
        })
    );
}

// vsll

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsll_vv() {
    let inst = make_vop(0b100101, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsllVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsll_vx() {
    let inst = make_vop(0b100101, 1, 2, 5, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsllVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsll_vi() {
    // uimm = 8
    let inst = make_vop(0b100101, 1, 16, 8, OPIVI, 24);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsllVi {
            vd: VReg::V24,
            vs2: VReg::V16,
            uimm: 8,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsll_vi_max_uimm() {
    // uimm = 31 (max 5-bit unsigned)
    let inst = make_vop(0b100101, 1, 4, 31, OPIVI, 2);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsllVi {
            vd: VReg::V2,
            vs2: VReg::V4,
            uimm: 31,
            vm: true
        })
    );
}

// vsrl

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsrl_vv() {
    let inst = make_vop(0b101000, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsrlVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsrl_vx() {
    let inst = make_vop(0b101000, 1, 8, 6, OPIVX, 8);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsrlVx {
            vd: VReg::V8,
            vs2: VReg::V8,
            rs1: Reg::T1,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsrl_vi() {
    // uimm = 3
    let inst = make_vop(0b101000, 1, 8, 3, OPIVI, 8);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsrlVi {
            vd: VReg::V8,
            vs2: VReg::V8,
            uimm: 3,
            vm: true
        })
    );
}

// vsra

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsra_vv() {
    let inst = make_vop(0b101001, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsraVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsra_vi() {
    let inst = make_vop(0b101001, 1, 4, 7, OPIVI, 2);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VsraVi {
            vd: VReg::V2,
            vs2: VReg::V4,
            uimm: 7,
            vm: true
        })
    );
}

// vminu/vmin/vmaxu/vmax

#[test]
#[cfg_attr(miri, ignore)]
fn test_vminu_vv() {
    let inst = make_vop(0b000100, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VminuVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vminu_vx() {
    let inst = make_vop(0b000100, 1, 2, 10, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VminuVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmin_vv() {
    let inst = make_vop(0b000101, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VminVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmin_vx() {
    let inst = make_vop(0b000101, 1, 2, 10, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VminVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmaxu_vv() {
    let inst = make_vop(0b000110, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmaxuVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmaxu_vx_masked() {
    let inst = make_vop(0b000110, 0, 2, 10, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmaxuVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: false
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmax_vv() {
    let inst = make_vop(0b000111, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmaxVv {
            vd: VReg::V1,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmax_vx() {
    let inst = make_vop(0b000111, 1, 2, 10, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmaxVx {
            vd: VReg::V1,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

// vmseq/vmsne

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmseq_vv() {
    let inst = make_vop(0b011000, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmseqVv {
            vd: VReg::V0,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmseq_vx() {
    let inst = make_vop(0b011000, 1, 2, 5, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmseqVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmseq_vi() {
    let inst = make_vop(0b011000, 1, 2, 0, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmseqVi {
            vd: VReg::V0,
            vs2: VReg::V2,
            imm: 0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsne_vv() {
    let inst = make_vop(0b011001, 1, 8, 6, OPIVV, 16);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsneVv {
            vd: VReg::V16,
            vs2: VReg::V8,
            vs1: VReg::V6,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsne_vi() {
    // imm = 0b10 = 2 (5-bit sign-extended)
    let inst = make_vop(0b011001, 1, 8, 0b00010, OPIVI, 16);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsneVi {
            vd: VReg::V16,
            vs2: VReg::V8,
            imm: 2,
            vm: true
        })
    );
}

// vmsltu/vmslt

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsltu_vv() {
    let inst = make_vop(0b011010, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsltuVv {
            vd: VReg::V0,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsltu_vx() {
    let inst = make_vop(0b011010, 1, 2, 5, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsltuVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmslt_vv() {
    let inst = make_vop(0b011011, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsltVv {
            vd: VReg::V0,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmslt_vx() {
    let inst = make_vop(0b011011, 1, 2, 5, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsltVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

// vmsleu/vmsle

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsleu_vv() {
    let inst = make_vop(0b011100, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsleuVv {
            vd: VReg::V0,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsleu_vx() {
    let inst = make_vop(0b011100, 1, 2, 5, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsleuVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::T0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsleu_vi() {
    let inst = make_vop(0b011100, 1, 2, 15, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsleuVi {
            vd: VReg::V0,
            vs2: VReg::V2,
            imm: 15,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsle_vv() {
    let inst = make_vop(0b011101, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsleVv {
            vd: VReg::V0,
            vs2: VReg::V2,
            vs1: VReg::V3,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsle_vi() {
    let inst = make_vop(0b011101, 1, 2, 0b11110, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsleVi {
            vd: VReg::V0,
            vs2: VReg::V2,
            imm: -2,
            vm: true
        })
    );
}

// vmsgtu/vmsgt (OPIVX and OPIVI only)

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgtu_vx() {
    let inst = make_vop(0b011110, 1, 2, 10, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsgtuVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgtu_vi() {
    let inst = make_vop(0b011110, 1, 2, 9, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsgtuVi {
            vd: VReg::V0,
            vs2: VReg::V2,
            imm: 9,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgt_vx() {
    let inst = make_vop(0b011111, 1, 2, 10, OPIVX, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsgtVx {
            vd: VReg::V0,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true
        })
    );
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgt_vi() {
    let inst = make_vop(0b011111, 1, 2, 0b11100, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VmsgtVi {
            vd: VReg::V0,
            vs2: VReg::V2,
            imm: -4,
            vm: true
        })
    );
}

// Negative tests

#[test]
#[cfg_attr(miri, ignore)]
fn test_wrong_opcode() {
    // Use OP (0b0110011) instead of OP-V
    let funct7 = 1;
    let inst = make_r_type(0b0110011, 1, OPIVV, 2, 3, funct7);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_wrong_funct3_opcfg() {
    // funct3=0b111 (OPCFG) should not be decoded as arith
    let funct7 = 1;
    let inst = make_r_type(0b1010111, 1, 0b111, 2, 3, funct7);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_unknown_funct6_opivv() {
    // funct6=0b111111 is not assigned in OPIVV
    let inst = make_vop(0b111111, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vsub_has_no_vi() {
    // vsub only has .vv and .vx, not .vi
    let inst = make_vop(0b000010, 1, 2, 3, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsltu_has_no_vi() {
    // vmsltu only has .vv and .vx per spec
    let inst = make_vop(0b011010, 1, 2, 3, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgtu_has_no_vv() {
    // vmsgtu only has .vx and .vi, not .vv
    let inst = make_vop(0b011110, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_vmsgt_has_no_vv() {
    let inst = make_vop(0b011111, 1, 2, 3, OPIVV, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(decoded, None);
}

// High vector register numbers

#[test]
#[cfg_attr(miri, ignore)]
fn test_vadd_vv_high_regs() {
    let inst = make_vop(0b000000, 1, 31, 30, OPIVV, 29);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst);
    assert_eq!(
        decoded,
        Some(Rv64Zve64xArithInstruction::VaddVv {
            vd: VReg::V29,
            vs2: VReg::V31,
            vs1: VReg::V30,
            vm: true
        })
    );
}

// Display tests

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vadd_vv_unmasked() {
    let inst = make_vop(0b000000, 1, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vadd.vv v1, v2, v3");
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vadd_vv_masked() {
    let inst = make_vop(0b000000, 0, 2, 3, OPIVV, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vadd.vv v1, v2, v3, v0.t");
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vadd_vx() {
    let inst = make_vop(0b000000, 1, 2, 5, OPIVX, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vadd.vx v1, v2, t0");
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vadd_vi() {
    let inst = make_vop(0b000000, 1, 2, 0b11111, OPIVI, 1);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vadd.vi v1, v2, -1");
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vsll_vi() {
    let inst = make_vop(0b100101, 1, 16, 8, OPIVI, 24);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vsll.vi v24, v16, 8");
}

#[test]
#[cfg_attr(miri, ignore)]
fn test_display_vmseq_vi_masked() {
    let inst = make_vop(0b011000, 0, 2, 0, OPIVI, 0);
    let decoded = Rv64Zve64xArithInstruction::<Reg<u64>>::try_decode(inst).unwrap();
    assert_eq!(format!("{}", decoded), "vmseq.vi v0, v2, 0, v0.t");
}
