INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_karastuba_mul_top glbl -prj karastuba_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s karastuba_mul -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADD_SU_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD_SU_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/Loop_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_MUL_st_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_MUL_st_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_tembun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tembun
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADD8jQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD8jQ_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD8jQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_resbBo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_resbBo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_temOgC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temOgC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADD_SU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD_SU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_MUL_st_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_MUL_st_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/CAT_I_I_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/CAT_I_I_I_O_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_mulsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulsc4_MulnS_1
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/fifo_w32_d2_A_x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x1_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_MUL_st_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_MUL_st_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_temcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_tem9j0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tem9j0_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tem9j0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/Loop_2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_karastuba_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADDNgs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDNgs_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDNgs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_tembun_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tembun_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tembun_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADD_SU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD_SU_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_tembxn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tembxn_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tembxn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_resbBo_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_resbBo_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_resbBo_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_lhsbzo_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_lhsbzo_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_lhsbzo_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/AESL_axi_s_res_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_res_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_MULmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_MULmb6_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_MULmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_temtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADDrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDrcU_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_tem9j0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tem9j0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADD_SU_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADD_SU_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/fifo_w32_d2_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_temtde_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temtde_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temtde_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_MUL_st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_MUL_st
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/CAT_I_I_I_O_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_lhsbzo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_lhsbzo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/fifo_w32_d2_A_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x0_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_temOgC_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temOgC_memcore_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temOgC_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/AESL_axi_s_hs_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_hs_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/mul_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/CAT_I_I_I_O_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_ADDbtn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDbtn_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_ADDbtn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/sim/verilog/karastuba_mul_templa_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_6
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karastuba_mul_AXILiteS_s_axi
Compiling module xil_defaultlib.karastuba_mul_lhsbzo_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_lhsbzo_memcore
Compiling module xil_defaultlib.karastuba_mul_lhsbzo(AddressRang...
Compiling module xil_defaultlib.karastuba_mul_resbBo_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_resbBo_memcore
Compiling module xil_defaultlib.karastuba_mul_resbBo(AddressRang...
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.Loop_1_proc
Compiling module xil_defaultlib.karastuba_mul_tembun_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_tembun_memcore
Compiling module xil_defaultlib.karastuba_mul_tembun(AddressRang...
Compiling module xil_defaultlib.karastuba_mul_tembxn_ram
Compiling module xil_defaultlib.karastuba_mul_tembxn(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_ADDNgs_ram
Compiling module xil_defaultlib.karastuba_mul_ADDNgs(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_ADD8jQ_ram
Compiling module xil_defaultlib.karastuba_mul_ADD8jQ(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_tem9j0_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_tem9j0_memcore
Compiling module xil_defaultlib.karastuba_mul_tem9j0(AddressRang...
Compiling module xil_defaultlib.karastuba_mul_ADDrcU_ram
Compiling module xil_defaultlib.karastuba_mul_ADDrcU(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temOgC_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_temOgC_memcore
Compiling module xil_defaultlib.karastuba_mul_temOgC
Compiling module xil_defaultlib.karastuba_mul_MULmb6_ram
Compiling module xil_defaultlib.karastuba_mul_MULmb6(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temtde_memcore_ram
Compiling module xil_defaultlib.karastuba_mul_temtde_memcore
Compiling module xil_defaultlib.karastuba_mul_temtde(AddressRang...
Compiling module xil_defaultlib.karastuba_mul_temcud_ram
Compiling module xil_defaultlib.karastuba_mul_temcud(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_mulbkb_MulnS_0
Compiling module xil_defaultlib.karastuba_mul_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.mul_I_O
Compiling module xil_defaultlib.karastuba_mul_templa_2
Compiling module xil_defaultlib.karastuba_mul_MUL_st_2
Compiling module xil_defaultlib.CAT_I_I_I_O_2
Compiling module xil_defaultlib.karastuba_mul_mulsc4_MulnS_1
Compiling module xil_defaultlib.karastuba_mul_mulsc4(ID=1,NUM_ST...
Compiling module xil_defaultlib.karastuba_mul_ADD_SU_2
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.karastuba_mul_templa_6
Compiling module xil_defaultlib.karastuba_mul_templa_1
Compiling module xil_defaultlib.karastuba_mul_MUL_st_1
Compiling module xil_defaultlib.CAT_I_I_I_O_1
Compiling module xil_defaultlib.karastuba_mul_ADD_SU_1
Compiling module xil_defaultlib.fifo_w32_d2_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A_x
Compiling module xil_defaultlib.karastuba_mul_templa_5
Compiling module xil_defaultlib.karastuba_mul_templa
Compiling module xil_defaultlib.karastuba_mul_MUL_st
Compiling module xil_defaultlib.CAT_I_I_I_O
Compiling module xil_defaultlib.karastuba_mul_ADD_SU
Compiling module xil_defaultlib.fifo_w32_d2_A_x0_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A_x0
Compiling module xil_defaultlib.karastuba_mul_templa_4
Compiling module xil_defaultlib.karastuba_mul_templa_3
Compiling module xil_defaultlib.karastuba_mul_MUL_st_3
Compiling module xil_defaultlib.karastuba_mul_ADDbtn_ram
Compiling module xil_defaultlib.karastuba_mul_ADDbtn(DataWidth=3...
Compiling module xil_defaultlib.CAT_I_I_I_O_3
Compiling module xil_defaultlib.karastuba_mul_ADD_SU_3
Compiling module xil_defaultlib.fifo_w32_d2_A_x1_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A_x1
Compiling module xil_defaultlib.karastuba_mul_templa_7
Compiling module xil_defaultlib.Loop_2_proc
Compiling module xil_defaultlib.karastuba_mul
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_hs_input
Compiling module xil_defaultlib.AESL_axi_s_res_output
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_karastuba_mul_top
Compiling module work.glbl
Built simulation snapshot karastuba_mul
