{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554313102835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554313102837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 13:38:22 2019 " "Processing started: Wed Apr  3 13:38:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554313102837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554313102837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554313102837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554313103177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313103922 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313103922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313103922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_TEST_Sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU_TEST_Sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104070 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-UZEIM " "Found design unit 1: UZE-UZEIM" {  } { { "UZE.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/UZE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104207 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/UZE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rightshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightshift32bit-rightshift32bitIM " "Found design unit 1: rightshift32bit-rightshift32bitIM" {  } { { "rightshift32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/rightshift32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104301 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightshift32bit " "Found entity 1: rightshift32bit" {  } { { "rightshift32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/rightshift32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-REDIM " "Found design unit 1: RED-REDIM" {  } { { "RED.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/RED.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104483 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/RED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104615 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32bit-or32bitIM " "Found design unit 1: or32bit-or32bitIM" {  } { { "or32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/or32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104721 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32bit " "Found entity 1: or32bit" {  } { { "or32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/or32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32bit-not32bitIM " "Found design unit 1: not32bit-not32bitIM" {  } { { "not32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/not32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104760 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32bit " "Found entity 1: not32bit" {  } { { "not32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/not32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-muxImplementation " "Found design unit 1: mux8to1-muxImplementation" {  } { { "mux8to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux8to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux8to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-muxImplementation " "Found design unit 1: mux3to1-muxImplementation" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-mux2to1IM " "Found design unit 1: mux2to1-mux2to1IM" {  } { { "mux2to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104880 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-LZEIM " "Found design unit 1: LZE-LZEIM" {  } { { "LZE.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/LZE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104931 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/LZE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift32bit-leftshift32bitIM " "Found design unit 1: leftshift32bit-leftshift32bitIM" {  } { { "leftshift32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/leftshift32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104974 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift32bit " "Found entity 1: leftshift32bit" {  } { { "leftshift32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/leftshift32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313104974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313104974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladderIM " "Found design unit 1: fulladder-fulladderIM" {  } { { "fulladder.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/fulladder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105010 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "datapath.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105099 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "data_mem.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/data_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105152 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Found design unit 1: cpu1-behavior" {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105193 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-description " "Found design unit 1: controlunit-description" {  } { { "ControlUnit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105227 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "ControlUnit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105250 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32register-description " "Found design unit 1: bit32register-description" {  } { { "bit32register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit32register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105275 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32register " "Found entity 1: bit32register" {  } { { "bit32register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit32register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit1register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit1register-description " "Found design unit 1: bit1register-description" {  } { { "bit1register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit1register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105301 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit1register " "Found entity 1: bit1register" {  } { { "bit1register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit1register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32bit-and32bitIM " "Found design unit 1: and32bit-and32bitIM" {  } { { "and32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/and32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105326 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32bit " "Found entity 1: and32bit" {  } { { "and32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/and32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALUIM " "Found design unit 1: ALU-ALUIM" {  } { { "ALU.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32bit-adder32bitIM " "Found design unit 1: adder32bit-adder32bitIM" {  } { { "adder32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/adder32bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105370 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32bit " "Found entity 1: adder32bit" {  } { { "adder32bit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/adder32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Found design unit 1: reset_circuit-description" {  } { { "reset_circuit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/reset_circuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105395 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554313105581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "CPU_TEST_Sim.vhd" "main_memory" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "/home/student2/rmsaad/lab6_FINAL/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_Test_Sim.mif " "Parameter \"init_file\" = \"CPU_Test_Sim.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105709 ""}  } { { "system_memory.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554313105709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7md1 " "Found entity 1: altsyncram_7md1" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554313105824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554313105824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7md1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated " "Elaborating entity \"altsyncram_7md1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/CMC/tools/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "CPU_TEST_Sim.vhd" "main_processor" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(17) " "VHDL Signal Declaration warning at cpu1.vhd(17): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554313105944 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclr_pcout cpu1.vhd(104) " "Verilog HDL or VHDL warning at cpu1.vhd(104): object \"sclr_pcout\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554313105944 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sclr_pc cpu1.vhd(117) " "VHDL Signal Declaration warning at cpu1.vhd(117): used implicit default value for signal \"sclr_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554313105944 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_a cpu1.vhd(132) " "Verilog HDL or VHDL warning at cpu1.vhd(132): object \"mem_a\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554313105944 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:thereset " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:thereset\"" {  } { { "cpu1.vhd" "thereset" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:thecontrol " "Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:thecontrol\"" {  } { { "cpu1.vhd" "thecontrol" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105949 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105951 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(27) " "VHDL Process Statement warning at control.vhd(27): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(27) " "Inferred latch for \"ld_Z\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(27) " "Inferred latch for \"ld_C\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(27) " "Inferred latch for \"ld_B\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(27) " "Inferred latch for \"ld_A\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(27) " "Inferred latch for \"clr_Z\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(27) " "Inferred latch for \"clr_C\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(27) " "Inferred latch for \"clr_B\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(27) " "Inferred latch for \"clr_A\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(27) " "Inferred latch for \"ld_IR\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(27) " "Inferred latch for \"clr_IR\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(27) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(27) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(27) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(27) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(27) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(27) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(27) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(27) " "Inferred latch for \"REG_Mux\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105952 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(27) " "Inferred latch for \"IM_MUX1\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105953 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux control.vhd(27) " "Inferred latch for \"B_Mux\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105953 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux control.vhd(27) " "Inferred latch for \"A_Mux\" at control.vhd(27)" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554313105953 "|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:thedatapath " "Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\"" {  } { { "cpu1.vhd" "thedatapath" { Text "/home/student2/rmsaad/lab6_FINAL/cpu1.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32register cpu1:main_processor\|datapath:thedatapath\|bit32register:IR " "Elaborating entity \"bit32register\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|bit32register:IR\"" {  } { { "datapath.vhd" "IR" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:thedatapath\|pc:PCOUNT " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|pc:PCOUNT\"" {  } { { "datapath.vhd" "PCOUNT" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1register cpu1:main_processor\|datapath:thedatapath\|bit1register:CREG " "Elaborating entity \"bit1register\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|bit1register:CREG\"" {  } { { "datapath.vhd" "CREG" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U " "Elaborating entity \"ALU\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\"" {  } { { "datapath.vhd" "A_L_U" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|mux8to1:mux1\"" {  } { { "ALU.vhd" "mux1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|adder32bit:adder1 " "Elaborating entity \"adder32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|adder32bit:adder1\"" {  } { { "ALU.vhd" "adder1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|adder32bit:adder1\|fulladder:p1 " "Elaborating entity \"fulladder\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|adder32bit:adder1\|fulladder:p1\"" {  } { { "adder32bit.vhd" "p1" { Text "/home/student2/rmsaad/lab6_FINAL/adder32bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313105983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|and32bit:and1 " "Elaborating entity \"and32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|and32bit:and1\"" {  } { { "ALU.vhd" "and1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|or32bit:or1 " "Elaborating entity \"or32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|or32bit:or1\"" {  } { { "ALU.vhd" "or1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightshift32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|rightshift32bit:lsr1 " "Elaborating entity \"rightshift32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|rightshift32bit:lsr1\"" {  } { { "ALU.vhd" "lsr1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|leftshift32bit:lsl1 " "Elaborating entity \"leftshift32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|leftshift32bit:lsl1\"" {  } { { "ALU.vhd" "lsl1" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|mux2to1:negMux " "Elaborating entity \"mux2to1\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|mux2to1:negMux\"" {  } { { "ALU.vhd" "negMux" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32bit cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|not32bit:notber " "Elaborating entity \"not32bit\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|not32bit:notber\"" {  } { { "ALU.vhd" "notber" { Text "/home/student2/rmsaad/lab6_FINAL/ALU.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|datapath:thedatapath\|data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|data_mem:DMEM\"" {  } { { "datapath.vhd" "DMEM" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2 " "Elaborating entity \"mux3to1\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\"" {  } { { "datapath.vhd" "IMux2" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE cpu1:main_processor\|datapath:thedatapath\|LZE:LZE_A1 " "Elaborating entity \"LZE\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|LZE:LZE_A1\"" {  } { { "datapath.vhd" "LZE_A1" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE cpu1:main_processor\|datapath:thedatapath\|UZE:UZE_I " "Elaborating entity \"UZE\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|UZE:UZE_I\"" {  } { { "datapath.vhd" "UZE_I" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED cpu1:main_processor\|datapath:thedatapath\|RED:REDU " "Elaborating entity \"RED\" for hierarchy \"cpu1:main_processor\|datapath:thedatapath\|RED:REDU\"" {  } { { "datapath.vhd" "REDU" { Text "/home/student2/rmsaad/lab6_FINAL/datapath.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313106066 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[0\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[0\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[1\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[1\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[2\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[2\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[3\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[3\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[4\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[4\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[5\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[5\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[6\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[6\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[7\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[7\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[8\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[8\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[9\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[9\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[10\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[10\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[11\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[11\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[12\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[12\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[13\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[13\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[14\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[14\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[15\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[15\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[16\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[16\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[17\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[17\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[18\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[18\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[19\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[19\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[20\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[20\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[21\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[21\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[22\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[22\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[23\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[23\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[24\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[24\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[25\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[25\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[26\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[26\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[27\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[27\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[28\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[28\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[29\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[29\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[30\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[30\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[31\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:IMux2\|y\[31\]\" feeding internal logic into a wire" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth " "Converted tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|ALU:A_L_U\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1554313106870 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1554313106870 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu1:main_processor\|datapath:thedatapath\|data_mem:DMEM\|M " "RAM logic \"cpu1:main_processor\|datapath:thedatapath\|data_mem:DMEM\|M\" is uninferred due to inappropriate RAM size" {  } { { "data_mem.vhd" "M" { Text "/home/student2/rmsaad/lab6_FINAL/data_mem.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1554313107028 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1554313107028 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[0\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[0\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[1\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[1\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[2\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[2\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[3\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[3\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[4\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[4\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[5\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[5\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[6\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[6\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[7\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[7\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[8\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[8\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[9\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[9\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[10\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[10\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[11\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[11\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[12\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[12\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[13\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[13\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[14\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[14\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[15\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[15\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[16\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[16\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[17\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[17\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[18\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[18\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[19\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[19\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[20\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[20\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[21\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[21\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[22\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[22\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[23\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[23\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[24\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[24\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[25\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[25\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[26\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[26\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[27\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[27\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[28\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[28\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[29\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[29\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[30\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[30\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[31\] system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"cpu1:main_processor\|datapath:thedatapath\|mux3to1:DMux\|y\[31\]\" to the node \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "mux3to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux3to1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1554313108017 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1554313108017 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu1:main_processor\|control:thecontrol\|ld_Z cpu1:main_processor\|control:thecontrol\|ld_C " "Duplicate LATCH primitive \"cpu1:main_processor\|control:thecontrol\|ld_Z\" merged with LATCH primitive \"cpu1:main_processor\|control:thecontrol\|ld_C\"" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554313108025 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1554313108025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|A_Mux " "Latch cpu1:main_processor\|control:thecontrol\|A_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|clr_A " "Latch cpu1:main_processor\|control:thecontrol\|clr_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ld_A " "Latch cpu1:main_processor\|control:thecontrol\|ld_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|B_Mux " "Latch cpu1:main_processor\|control:thecontrol\|B_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|clr_B " "Latch cpu1:main_processor\|control:thecontrol\|clr_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ld_B " "Latch cpu1:main_processor\|control:thecontrol\|ld_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108026 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|IM_MUX2\[0\] " "Latch cpu1:main_processor\|control:thecontrol\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|IM_MUX2\[1\] " "Latch cpu1:main_processor\|control:thecontrol\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|IM_MUX1 " "Latch cpu1:main_processor\|control:thecontrol\|IM_MUX1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ld_C " "Latch cpu1:main_processor\|control:thecontrol\|ld_C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|clr_C " "Latch cpu1:main_processor\|control:thecontrol\|clr_C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|clr_Z " "Latch cpu1:main_processor\|control:thecontrol\|clr_Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108027 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|DATA_Mux\[0\] " "Latch cpu1:main_processor\|control:thecontrol\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108028 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|DATA_Mux\[1\] " "Latch cpu1:main_processor\|control:thecontrol\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108028 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[0\] " "Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108028 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108028 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|REG_Mux " "Latch cpu1:main_processor\|control:thecontrol\|REG_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554313108028 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554313108028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554313108438 "|CPU_TEST_Sim|wEn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554313108438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554313108601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554313110460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554313110460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1424 " "Implemented 1424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554313111027 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554313111027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1183 " "Implemented 1183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554313111027 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554313111027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554313111027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554313111192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 13:38:31 2019 " "Processing ended: Wed Apr  3 13:38:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554313111192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554313111192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554313111192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554313111192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554313113507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554313113508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 13:38:33 2019 " "Processing started: Wed Apr  3 13:38:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554313113508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554313113508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554313113509 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554313113885 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1554313113886 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1554313113886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1554313114219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554313114281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554313114315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554313114317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554313114317 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a0 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a1 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a2 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a3 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a4 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a5 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a6 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a7 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a8 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a9 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a10 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a11 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a12 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a13 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a14 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a15 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a16 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a17 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a18 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a19 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a20 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a21 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a22 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a23 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a24 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a25 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a26 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a27 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a28 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a29 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a30 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a31 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554313114429 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1554313114429 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554313114702 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554313115293 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554313115293 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2696 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554313115303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554313115303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2700 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554313115303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2702 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554313115303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2704 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554313115303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554313115303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554313115307 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554313115325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "No exact pin location assignment(s) for 209 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[0\] " "Pin outA\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[1\] " "Pin outA\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[2\] " "Pin outA\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[3\] " "Pin outA\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[4\] " "Pin outA\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[5\] " "Pin outA\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[6\] " "Pin outA\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[7\] " "Pin outA\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[8\] " "Pin outA\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[9\] " "Pin outA\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[10\] " "Pin outA\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[11\] " "Pin outA\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[12\] " "Pin outA\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[13\] " "Pin outA\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[14\] " "Pin outA\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[15\] " "Pin outA\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[16\] " "Pin outA\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[17\] " "Pin outA\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[18\] " "Pin outA\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[19\] " "Pin outA\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[20\] " "Pin outA\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[21\] " "Pin outA\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[22\] " "Pin outA\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[23\] " "Pin outA\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[24\] " "Pin outA\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[25\] " "Pin outA\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[26\] " "Pin outA\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[27\] " "Pin outA\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[28\] " "Pin outA\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[29\] " "Pin outA\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[30\] " "Pin outA\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[31\] " "Pin outA\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outA[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[0\] " "Pin outB\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[1\] " "Pin outB\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[2\] " "Pin outB\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[3\] " "Pin outB\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[4\] " "Pin outB\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[5\] " "Pin outB\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[6\] " "Pin outB\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[7\] " "Pin outB\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[8\] " "Pin outB\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[9\] " "Pin outB\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[10\] " "Pin outB\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[11\] " "Pin outB\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[12\] " "Pin outB\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[13\] " "Pin outB\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[14\] " "Pin outB\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[15\] " "Pin outB\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[16\] " "Pin outB\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[17\] " "Pin outB\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[18\] " "Pin outB\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[19\] " "Pin outB\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[20\] " "Pin outB\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[21\] " "Pin outB\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[22\] " "Pin outB\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[23\] " "Pin outB\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[24\] " "Pin outB\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[25\] " "Pin outB\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[26\] " "Pin outB\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116430 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[27\] " "Pin outB\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[28\] " "Pin outB\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[29\] " "Pin outB\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[30\] " "Pin outB\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[31\] " "Pin outB\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outB[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 12 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC " "Pin outC not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outC } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 13 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ " "Pin outZ not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outZ } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 13 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[0\] " "Pin outIR\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[1\] " "Pin outIR\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[2\] " "Pin outIR\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[3\] " "Pin outIR\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[4\] " "Pin outIR\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[5\] " "Pin outIR\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[6\] " "Pin outIR\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[7\] " "Pin outIR\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[8\] " "Pin outIR\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[9\] " "Pin outIR\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[10\] " "Pin outIR\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[11\] " "Pin outIR\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[12\] " "Pin outIR\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[13\] " "Pin outIR\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[14\] " "Pin outIR\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[15\] " "Pin outIR\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[16\] " "Pin outIR\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[17\] " "Pin outIR\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[18\] " "Pin outIR\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[19\] " "Pin outIR\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[20\] " "Pin outIR\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[21\] " "Pin outIR\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[22\] " "Pin outIR\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[23\] " "Pin outIR\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[24\] " "Pin outIR\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[25\] " "Pin outIR\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[26\] " "Pin outIR\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[27\] " "Pin outIR\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[28\] " "Pin outIR\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[29\] " "Pin outIR\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[30\] " "Pin outIR\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[31\] " "Pin outIR\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outIR[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 14 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[4\] " "Pin outPC\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[5\] " "Pin outPC\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[6\] " "Pin outPC\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[7\] " "Pin outPC\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[8\] " "Pin outPC\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[9\] " "Pin outPC\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[10\] " "Pin outPC\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[11\] " "Pin outPC\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[12\] " "Pin outPC\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[13\] " "Pin outPC\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[14\] " "Pin outPC\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[15\] " "Pin outPC\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[16\] " "Pin outPC\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[17\] " "Pin outPC\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[18\] " "Pin outPC\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[19\] " "Pin outPC\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[20\] " "Pin outPC\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[21\] " "Pin outPC\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[22\] " "Pin outPC\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[23\] " "Pin outPC\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[24\] " "Pin outPC\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[25\] " "Pin outPC\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[26\] " "Pin outPC\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[27\] " "Pin outPC\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[28\] " "Pin outPC\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[29\] " "Pin outPC\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[30\] " "Pin outPC\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[31\] " "Pin outPC\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { outPC[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 15 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[0\] " "Pin addrOut\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[1\] " "Pin addrOut\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[2\] " "Pin addrOut\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[3\] " "Pin addrOut\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[4\] " "Pin addrOut\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[5\] " "Pin addrOut\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { addrOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 18 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wEn " "Pin wEn not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { wEn } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 19 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { wEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[8\] " "Pin memDataOut\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[9\] " "Pin memDataOut\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[10\] " "Pin memDataOut\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[11\] " "Pin memDataOut\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[12\] " "Pin memDataOut\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[13\] " "Pin memDataOut\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[14\] " "Pin memDataOut\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[15\] " "Pin memDataOut\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[16\] " "Pin memDataOut\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[17\] " "Pin memDataOut\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[18\] " "Pin memDataOut\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[19\] " "Pin memDataOut\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[20\] " "Pin memDataOut\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[21\] " "Pin memDataOut\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[22\] " "Pin memDataOut\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[23\] " "Pin memDataOut\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[24\] " "Pin memDataOut\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[25\] " "Pin memDataOut\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[26\] " "Pin memDataOut\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[27\] " "Pin memDataOut\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[28\] " "Pin memDataOut\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[29\] " "Pin memDataOut\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[30\] " "Pin memDataOut\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[31\] " "Pin memDataOut\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataOut[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 20 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[8\] " "Pin memDataIn\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[9\] " "Pin memDataIn\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[10\] " "Pin memDataIn\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[11\] " "Pin memDataIn\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[12\] " "Pin memDataIn\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[13\] " "Pin memDataIn\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[14\] " "Pin memDataIn\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[15\] " "Pin memDataIn\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[16\] " "Pin memDataIn\[16\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[17\] " "Pin memDataIn\[17\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[18\] " "Pin memDataIn\[18\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[19\] " "Pin memDataIn\[19\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[20\] " "Pin memDataIn\[20\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[21\] " "Pin memDataIn\[21\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[22\] " "Pin memDataIn\[22\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[23\] " "Pin memDataIn\[23\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[24\] " "Pin memDataIn\[24\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[25\] " "Pin memDataIn\[25\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[26\] " "Pin memDataIn\[26\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[27\] " "Pin memDataIn\[27\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[28\] " "Pin memDataIn\[28\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[29\] " "Pin memDataIn\[29\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[30\] " "Pin memDataIn\[30\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[31\] " "Pin memDataIn\[31\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memDataIn[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 21 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[0\] " "Pin T_Info\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { T_Info[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 24 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[1\] " "Pin T_Info\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { T_Info[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 24 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[2\] " "Pin T_Info\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { T_Info[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 24 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wen_mem " "Pin wen_mem not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { wen_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 27 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { wen_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mem " "Pin en_mem not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { en_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 27 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { en_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpuClk " "Pin cpuClk not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cpuClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 7 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memClk " "Pin memClk not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 8 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { rst } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 9 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554313116431 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554313116430 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554313117191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554313117194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554313117194 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554313117212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554313117213 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554313117215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node memClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a24 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 612 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a25 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 636 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a26 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 660 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a27 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 684 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a28 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 708 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a29 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 732 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a30 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 756 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a31 " "Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_7md1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_7md1.tdf" "" { Text "/home/student2/rmsaad/lab6_FINAL/db/altsyncram_7md1.tdf" 780 2 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated|q_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554313117313 ""}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 8 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2690 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554313117313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node cpuClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554313117314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:thedatapath\|bit1register:CREG\|q " "Destination node cpu1:main_processor\|datapath:thedatapath\|bit1register:CREG\|q" {  } { { "bit1register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit1register.vhd" 9 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:thedatapath|bit1register:CREG|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:thedatapath\|bit1register:ZREG\|q " "Destination node cpu1:main_processor\|datapath:thedatapath\|bit1register:ZREG\|q" {  } { { "bit1register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit1register.vhd" 9 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:thedatapath|bit1register:ZREG|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:thecontrol\|wen~0 " "Destination node cpu1:main_processor\|control:thecontrol\|wen~0" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 19 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:thecontrol|wen~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 1703 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:thecontrol\|en~3 " "Destination node cpu1:main_processor\|control:thecontrol\|en~3" {  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 19 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:thecontrol|en~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 1711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554313117314 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554313117314 ""}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/CPU_TEST_Sim.vhd" 7 0 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 2689 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554313117314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:thecontrol\|Selector25~0  " "Automatically promoted node cpu1:main_processor\|control:thecontrol\|Selector25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554313117315 ""}  } { { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 51 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:thecontrol|Selector25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554313117315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554313118184 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554313118188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554313118188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554313118192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554313118197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554313118200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554313118200 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554313118203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554313118297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554313118300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554313118300 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 1 206 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554313118310 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554313118310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554313118310 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554313118312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554313118312 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554313118312 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313118528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554313121471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313122118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554313122140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554313131099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313131099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554313132125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554313136116 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554313136116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313142303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "cpu1:main_processor\|control:thecontrol\|clr_A " "Signal \"cpu1:main_processor\|control:thecontrol\|clr_A\"" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:thecontrol|clr_A } "NODE_NAME" } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:thecontrol\|clr_A" } } } } { "control.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/control.vhd" 16 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554313142342 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "cpu1:main_processor\|datapath:thedatapath\|bit32register:AREG\|q\[5\] " "Signal \"cpu1:main_processor\|datapath:thedatapath\|bit32register:AREG\|q\[5\]\"" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:thedatapath|bit32register:AREG|q[5] } "NODE_NAME" } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:thedatapath\|bit32register:AREG\|q\[5\]" } } } } { "bit32register.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/bit32register.vhd" 17 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554313142342 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "cpu1:main_processor\|datapath:thedatapath\|mux2to1:RMux\|y\[12\]~12 " "Signal \"cpu1:main_processor\|datapath:thedatapath\|mux2to1:RMux\|y\[12\]~12\"" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:thedatapath|mux2to1:RMux|y[12]~12 } "NODE_NAME" } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:thedatapath\|mux2to1:RMux\|y\[12\]~12" } } } } { "mux2to1.vhd" "" { Text "/home/student2/rmsaad/lab6_FINAL/mux2to1.vhd" 10 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554313142342 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1554313142342 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "3 " "Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X53_Y40, I6) " "Routing resource LAB Block interconnect (X53_Y40, I6)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1554313142342 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X53_Y40, I10) " "Routing resource LAB Block interconnect (X53_Y40, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1554313142342 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X53_Y40, I38) " "Routing resource LAB Input (X53_Y40, I38)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1554313142342 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1554313142342 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/student2/rmsaad/lab6_FINAL/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1554313142342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554313142345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554313142345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554313144665 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554313145875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313145875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554313146925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/student2/rmsaad/lab6_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554313151015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554313151015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313158129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554313158131 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554313158131 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.14 " "Total time spent on timing analysis during the Fitter is 4.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554313158182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554313158281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554313159076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554313159251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554313160003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554313160829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554313163266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 13:39:23 2019 " "Processing ended: Wed Apr  3 13:39:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554313163266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554313163266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554313163266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554313163266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554313165650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554313165652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 13:39:25 2019 " "Processing started: Wed Apr  3 13:39:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554313165652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554313165652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554313165652 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554313169920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554313170113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554313171782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 13:39:31 2019 " "Processing ended: Wed Apr  3 13:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554313171782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554313171782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554313171782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554313171782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554313171954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554313173321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554313173322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 13:39:32 2019 " "Processing started: Wed Apr  3 13:39:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554313173322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554313173322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554313173323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554313173457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554313173708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554313173708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554313173749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554313173749 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1554313174311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1554313174853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1554313174854 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClk cpuClk " "create_clock -period 1.000 -name cpuClk cpuClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554313174861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memClk memClk " "create_clock -period 1.000 -name memClk memClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554313174861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu1:main_processor\|control:thecontrol\|present_state.state_0 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " "create_clock -period 1.000 -name cpu1:main_processor\|control:thecontrol\|present_state.state_0 cpu1:main_processor\|control:thecontrol\|present_state.state_0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554313174861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu1:main_processor\|control:thecontrol\|present_state.state_2 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " "create_clock -period 1.000 -name cpu1:main_processor\|control:thecontrol\|present_state.state_2 cpu1:main_processor\|control:thecontrol\|present_state.state_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554313174861 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554313174861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1554313175319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175320 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554313175322 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554313175358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554313175597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554313175597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.345 " "Worst-case setup slack is -18.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.345     -1733.671 cpuClk  " "  -18.345     -1733.671 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.214      -913.806 memClk  " "  -18.214      -913.806 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.579      -101.173 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -7.579      -101.173 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.006       -87.864 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -7.006       -87.864 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313175618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.924 " "Worst-case hold slack is -4.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.924       -43.767 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -4.924       -43.767 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.893       -40.859 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -4.893       -40.859 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 cpuClk  " "    0.074         0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 memClk  " "    0.149         0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313175643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.222 " "Worst-case recovery slack is -4.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.222      -241.732 cpuClk  " "   -4.222      -241.732 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748       -22.787 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -2.748       -22.787 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175       -13.306 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -2.175       -13.306 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313175658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.978 " "Worst-case removal slack is -1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978        -5.245 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -1.978        -5.245 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541        -3.051 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -1.541        -3.051 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.863         0.000 cpuClk  " "    2.863         0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313175670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -391.808 memClk  " "   -3.000      -391.808 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -220.165 cpuClk  " "   -3.000      -220.165 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "    0.388         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "    0.412         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313175684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554313176367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554313176402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554313177318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554313177595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554313177595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.821 " "Worst-case setup slack is -16.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.821     -1577.798 cpuClk  " "  -16.821     -1577.798 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.699      -831.401 memClk  " "  -16.699      -831.401 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.901       -94.270 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -6.901       -94.270 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.289       -80.622 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -6.289       -80.622 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313177622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.375 " "Worst-case hold slack is -4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.375       -34.955 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -4.375       -34.955 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.371       -38.699 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -4.371       -38.699 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 cpuClk  " "    0.098         0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255         0.000 memClk  " "    0.255         0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313177663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.704 " "Worst-case recovery slack is -3.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704      -209.790 cpuClk  " "   -3.704      -209.790 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.486       -21.716 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -2.486       -21.716 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874       -12.076 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -1.874       -12.076 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313177696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.714 " "Worst-case removal slack is -1.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714        -4.383 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -1.714        -4.383 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228        -2.043 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -1.228        -2.043 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.533         0.000 cpuClk  " "    2.533         0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313177726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -391.544 memClk  " "   -3.000      -391.544 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -220.165 cpuClk  " "   -3.000      -220.165 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "    0.381         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "    0.402         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313177755 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554313178566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554313178956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554313178956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.878 " "Worst-case setup slack is -8.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.878      -804.747 cpuClk  " "   -8.878      -804.747 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.834      -314.988 memClk  " "   -8.834      -314.988 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.337       -39.855 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -3.337       -39.855 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867       -30.820 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -2.867       -30.820 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313178988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.718 " "Worst-case hold slack is -2.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718       -24.368 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -2.718       -24.368 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.662       -24.979 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -2.662       -24.979 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.499 memClk  " "   -0.105        -0.499 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.450 cpuClk  " "   -0.086        -0.450 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313179105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.062 " "Worst-case recovery slack is -2.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062      -116.232 cpuClk  " "   -2.062      -116.232 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166        -7.391 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -1.166        -7.391 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696        -1.840 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -0.696        -1.840 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313179251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.108 " "Worst-case removal slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108        -3.447 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "   -1.108        -3.447 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711        -1.303 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "   -0.711        -1.303 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477         0.000 cpuClk  " "    1.477         0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313179416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -330.462 memClk  " "   -3.000      -330.462 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -182.460 cpuClk  " "   -3.000      -182.460 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2  " "    0.226         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0  " "    0.414         0.000 cpu1:main_processor\|control:thecontrol\|present_state.state_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554313179478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554313181530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554313181534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554313182085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 13:39:42 2019 " "Processing ended: Wed Apr  3 13:39:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554313182085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554313182085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554313182085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554313182085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554313184951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554313184952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 13:39:44 2019 " "Processing started: Wed Apr  3 13:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554313184952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554313184952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554313184953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6.vo /home/student2/rmsaad/lab6_FINAL/simulation/modelsim/ simulation " "Generated file lab6.vo in folder \"/home/student2/rmsaad/lab6_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554313185728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554313185885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 13:39:45 2019 " "Processing ended: Wed Apr  3 13:39:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554313185885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554313185885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554313185885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554313185885 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 198 s " "Quartus II Full Compilation was successful. 0 errors, 198 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554313186609 ""}
