<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Gayathri Devi Jarugu | CPU Test Engineer Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
    <img src="https://raw.githubusercontent.com/gayathri8-240/GayathriJarugu-portfolio/main/Headshot.jpg" alt="Gayathri Devi Jarugu Headshot" class="headshot">
    <h1>Gayathri Devi Jarugu</h1>
    <p>CPU Verification Engineer | Chisel | RISC-V | ASIC</p>
    <h2>COMP-699-F.SP25</h2>
</header>

<section id="introduction">
    <h3>Project Overview</h3>
    <p>
        This project focused on " A RISC-V Multithreaded Core Targeting the Skywater 0.13um ASIC library" .
        I contributed to the Chisel-based verification of CPU execution units, including the ALU, Load, Store, and Branch modules, running simulations, analyzing coverage reports, integrating tests into CI/CD pipelines,
        and collaborating with the design team to debug and resolve issues. The goal was to ensure reliable CPU functionality and performance.
    </p>
</section>

<section id="overview">
    <h3>Summary of Sprint Objectives</h3>
    <table>
        <tr>
            <th>Sprint</th>
            <th>Objective</th>
            <th>Status</th>
        </tr>
        <tr>
            <td>Sprint 1</td>
            <td>Minimal Viable Product and ALU Testing</td>
            <td>Completed</td>
        </tr>
        <tr>
            <td>Sprint 2</td>
            <td>Load Unit Verification</td>
            <td>Completed</td>
        </tr>
        <tr>
            <td>Sprint 3</td>
            <td>Store Unit Verification</td>
            <td>Completed</td>
        </tr>
        <tr>
            <td>Sprint 4</td>
            <td>Branch Unit Verification & System-Level Random Testing</td>
            <td>Completed</td>
        </tr>
    </table>
</section>

<section id="tasks">
    <h3>User Stories & Task Summary</h3>
    <ul>
        <li><strong>ALU Verification (Sprint 1)</strong> - Developed and validated 32-bit ALU operations (add, subtract, AND, OR, XOR, shift). <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/main/RTL/Chisel/src/test/scala/OctoNyteCore/ExecutionUnits/ALU32Test.scala" target="_blank">View Code</a></li>
        <li><strong>Load Unit Verification (Sprint 2)</strong> - Tested byte, half-word, and word loads with alignment and sign-extension validation. <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/main/RTL/Chisel/src/test/scala/OctoNyteCore/LoadUnits/LoadUnitTest.scala" target="_blank">View Code</a></li>
        <li><strong>Store Unit Verification (Sprint 3)</strong> - Validated correct store operations and stress-tested parallel conditions. <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/SP25--Sprint-4/RTL/Chisel/src/test/scala/OctoNyteCore/StoreUnit/StoreUnitTest.scala" target="_blank">View Code</a></li>
        <li><strong>Branch Unit Verification (Sprint 4)</strong> - Verified RV32I branch instructions and nextPC calculations. <a href="https://github.com/Rivier-Computer-Science/OctoNyte/pull/103" target="_blank">View Pull Request</a></li>
        <li><strong>System-Level Random Testing (Sprint 4)</strong> - Combined modules and evaluated pipeline interactions. <a href="https://github.com/Rivier-Computer-Science/OctoNyte/pull/107" target="_blank">View Pull Request</a></li>
    </ul>
</section>

<section id="evidence">
    <h3>Public Repository</h3>
    <p>
        Full project repository: <a href="https://github.com/Rivier-Computer-Science/OctoNyte" target="_blank">OctoNyte Repository</a>
    </p>
    <br>
    <p>
        My project repository: <a href="https://github.com/gayathri8-240/gaya3-OctoNyte/tree/Sprint4" target="_blank">gaya3-OctoNyte Repository</a>
    </p>
</section>

<section id="appendix">
    <h3>Appendix: Commit History</h3>
    <ul>
        <li>02/01/2025 - Sprint1 Task Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/bb281bf727ef9d3f7f1da08b091e896b7eb8a977" target="_blank">Commit</a></li>
        <li>02/05/2025 - ALU32AndTest Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/907b5ef9a8bf76f9477cdf8779f67bebaab14dc8" target="_blank">Commit</a></li>
        <li>02/22/2025 - Load Unit Verification Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/8ef5765" target="_blank">Commit</a></li>
        <li>03/23/2025 - Store Unit Verification Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/99be9483fc741ca9a9847a3150bb0e08a5cb406e" target="_blank">Commit</a></li>
        <li>04/03/2025 - Branch Unit Verification Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/ac2610a3cd74a4949a4c4311aaf119832d897072" target="_blank">Commit</a></li>
        <li>04/10/2025 - System Testing Merge <a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/fc2c59150a5cc47bd559c093ba0a8017405e2005" target="_blank">Commit</a></li>
    </ul>
</section>

    <section id="contact">
    <h3>Contact</h3>
    <p>Email: <a href="mailto:jarugugayathridevi@gmail.com">jarugugayathridevi@gmail.com</a></p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/gayathri-devi-jarugu-405012191" target="_blank">linkedin.com/in/gayathri-devi-jarugu-405012191</a></p>
</section>

<footer>
    <p>Â© 2025 Gayathri Devi Jarugu | CPU Verification Portfolio</p>
</footer>

<script src="script.js"></script>
</body>
</html>

