/********************************************************************
 * Copyright (C) 2017 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_aasrc.h
*/
#ifndef CSLR_AASRC_H_
#define CSLR_AASRC_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : aasrc config registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/


typedef struct {
    volatile uint32_t AASRC_PID;
    volatile uint8_t  Resv_16[12];
    volatile uint32_t AASRC_SYSCONFIG;
    volatile uint8_t  Resv_32[12];
    volatile uint32_t IRQ_EOI_REGISTER;
    volatile uint32_t INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER;
    volatile uint32_t INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile uint32_t INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER;
    volatile uint32_t INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile uint32_t OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER;
    volatile uint32_t OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile uint32_t OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER;
    volatile uint32_t OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile uint32_t INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER;
    volatile uint32_t INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile uint32_t INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER;
    volatile uint32_t INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile uint32_t OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER;
    volatile uint32_t OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile uint32_t OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER;
    volatile uint32_t OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile uint32_t ERROR_INTERRUPT_STATUS_RAW_REGISTER;
    volatile uint32_t ERROR_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile uint32_t ERROR_INTERRUPT_ENABLE_SET_REGISTER;
    volatile uint32_t ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile uint32_t INPUT_GROUP_0_SELECT;
    volatile uint32_t INPUT_GROUP_1_SELECT;
    volatile uint32_t INPUT_GROUP_2_SELECT;
    volatile uint32_t INPUT_GROUP_3_SELECT;
    volatile uint8_t  Resv_148[16];
    volatile uint32_t OUTPUT_GROUP_0_SELECT;
    volatile uint32_t OUTPUT_GROUP_1_SELECT;
    volatile uint32_t OUTPUT_GROUP_2_SELECT;
    volatile uint32_t OUTPUT_GROUP_3_SELECT;
    volatile uint8_t  Resv_256[92];
    volatile uint32_t SRC_FIFO_CONTROL_0;
    volatile uint32_t SRC_CONTROL_0;
    volatile uint32_t SRC_STATUS_0;
    volatile uint8_t  Resv_272[4];
    volatile uint32_t SRC_FIFO_CONTROL_1;
    volatile uint32_t SRC_CONTROL_1;
    volatile uint32_t SRC_STATUS_1;
    volatile uint8_t  Resv_288[4];
    volatile uint32_t SRC_FIFO_CONTROL_2;
    volatile uint32_t SRC_CONTROL_2;
    volatile uint32_t SRC_STATUS_2;
    volatile uint8_t  Resv_304[4];
    volatile uint32_t SRC_FIFO_CONTROL_3;
    volatile uint32_t SRC_CONTROL_3;
    volatile uint32_t SRC_STATUS_3;
    volatile uint8_t  Resv_320[4];
    volatile uint32_t SRC_FIFO_CONTROL_4;
    volatile uint32_t SRC_CONTROL_4;
    volatile uint32_t SRC_STATUS_4;
    volatile uint8_t  Resv_336[4];
    volatile uint32_t SRC_FIFO_CONTROL_5;
    volatile uint32_t SRC_CONTROL_5;
    volatile uint32_t SRC_STATUS_5;
    volatile uint8_t  Resv_352[4];
    volatile uint32_t SRC_FIFO_CONTROL_6;
    volatile uint32_t SRC_CONTROL_6;
    volatile uint32_t SRC_STATUS_6;
    volatile uint8_t  Resv_368[4];
    volatile uint32_t SRC_FIFO_CONTROL_7;
    volatile uint32_t SRC_CONTROL_7;
    volatile uint32_t SRC_STATUS_7;
    volatile uint8_t  Resv_384[4];
    volatile uint32_t GROUP_FIFO_CONTROL_0;
    volatile uint32_t GROUP_SRC_CONTROL_0;
    volatile uint32_t GROUP_FIFO_CONTROL_1;
    volatile uint32_t GROUP_SRC_CONTROL_1;
    volatile uint32_t GROUP_FIFO_CONTROL_2;
    volatile uint32_t GROUP_SRC_CONTROL_2;
    volatile uint32_t GROUP_FIFO_CONTROL_3;
    volatile uint32_t GROUP_SRC_CONTROL_3;
    volatile uint8_t  Resv_512[96];
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_LO_0;
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_HI_0;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_LO_0;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_HI_0;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0;
    volatile uint32_t INPUT_CLOCKZONE_COUNT_0;
    volatile uint32_t INPUT_CLOCKZONE_CONTROL_0;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_LO_0;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_HI_0;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_LO_0;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_HI_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0;
    volatile uint32_t OUTPUT_CLOCKZONE_COUNT_0;
    volatile uint32_t OUTPUT_CLOCKZONE_CONTROL_0;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0;
    volatile uint8_t  Resv_640[40];
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_LO_1;
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_HI_1;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_LO_1;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_HI_1;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1;
    volatile uint32_t INPUT_CLOCKZONE_COUNT_1;
    volatile uint32_t INPUT_CLOCKZONE_CONTROL_1;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_LO_1;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_HI_1;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_LO_1;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_HI_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1;
    volatile uint32_t OUTPUT_CLOCKZONE_COUNT_1;
    volatile uint32_t OUTPUT_CLOCKZONE_CONTROL_1;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1;
    volatile uint8_t  Resv_768[40];
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_LO_2;
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_HI_2;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_LO_2;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_HI_2;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2;
    volatile uint32_t INPUT_CLOCKZONE_COUNT_2;
    volatile uint32_t INPUT_CLOCKZONE_CONTROL_2;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_LO_2;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_HI_2;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_LO_2;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_HI_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2;
    volatile uint32_t OUTPUT_CLOCKZONE_COUNT_2;
    volatile uint32_t OUTPUT_CLOCKZONE_CONTROL_2;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2;
    volatile uint8_t  Resv_896[40];
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_LO_3;
    volatile uint32_t INPUT_CLOCK_GENERATOR_STAMP_HI_3;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_LO_3;
    volatile uint32_t INPUT_CLOCK_GENERATOR_RATE_HI_3;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3;
    volatile uint32_t INPUT_CLOCKZONE_COUNT_3;
    volatile uint32_t INPUT_CLOCKZONE_CONTROL_3;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_LO_3;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_STAMP_HI_3;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_LO_3;
    volatile uint32_t OUTPUT_CLOCK_GENERATOR_RATE_HI_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3;
    volatile uint32_t OUTPUT_CLOCKZONE_COUNT_3;
    volatile uint32_t OUTPUT_CLOCKZONE_CONTROL_3;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3;
    volatile uint32_t INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3;
    volatile uint32_t OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3;
    volatile uint8_t  Resv_1024[40];
    volatile uint32_t INPUT_CLOCK_ZONE_DIVIDER;
    volatile uint32_t OUTPUT_CLOCK_ZONE_DIVIDER;
} CSL_aasrc_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_AASRC_CFG_AASRC_PID                                                (0x00000000U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG                                          (0x00000010U)
#define CSL_AASRC_CFG_IRQ_EOI_REGISTER                                         (0x00000020U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER                 (0x00000024U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER             (0x00000028U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER                 (0x0000002CU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER               (0x00000030U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER                (0x00000034U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER            (0x00000038U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER                (0x0000003CU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER              (0x00000040U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER                (0x00000044U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER            (0x00000048U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER                (0x0000004CU)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER              (0x00000050U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER               (0x00000054U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER           (0x00000058U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER               (0x0000005CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER             (0x00000060U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER                      (0x00000064U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER                  (0x00000068U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER                      (0x0000006CU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER                    (0x00000070U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT                                     (0x00000074U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT                                     (0x00000078U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT                                     (0x0000007CU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT                                     (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT                                    (0x00000094U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT                                    (0x00000098U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT                                    (0x0000009CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT                                    (0x000000A0U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0                                       (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_0                                            (0x00000104U)
#define CSL_AASRC_CFG_SRC_STATUS_0                                             (0x00000108U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1                                       (0x00000110U)
#define CSL_AASRC_CFG_SRC_CONTROL_1                                            (0x00000114U)
#define CSL_AASRC_CFG_SRC_STATUS_1                                             (0x00000118U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2                                       (0x00000120U)
#define CSL_AASRC_CFG_SRC_CONTROL_2                                            (0x00000124U)
#define CSL_AASRC_CFG_SRC_STATUS_2                                             (0x00000128U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3                                       (0x00000130U)
#define CSL_AASRC_CFG_SRC_CONTROL_3                                            (0x00000134U)
#define CSL_AASRC_CFG_SRC_STATUS_3                                             (0x00000138U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4                                       (0x00000140U)
#define CSL_AASRC_CFG_SRC_CONTROL_4                                            (0x00000144U)
#define CSL_AASRC_CFG_SRC_STATUS_4                                             (0x00000148U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5                                       (0x00000150U)
#define CSL_AASRC_CFG_SRC_CONTROL_5                                            (0x00000154U)
#define CSL_AASRC_CFG_SRC_STATUS_5                                             (0x00000158U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6                                       (0x00000160U)
#define CSL_AASRC_CFG_SRC_CONTROL_6                                            (0x00000164U)
#define CSL_AASRC_CFG_SRC_STATUS_6                                             (0x00000168U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7                                       (0x00000170U)
#define CSL_AASRC_CFG_SRC_CONTROL_7                                            (0x00000174U)
#define CSL_AASRC_CFG_SRC_STATUS_7                                             (0x00000178U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0                                     (0x00000180U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0                                      (0x00000184U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1                                     (0x00000188U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1                                      (0x0000018CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2                                     (0x00000190U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2                                      (0x00000194U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3                                     (0x00000198U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3                                      (0x0000019CU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0                         (0x00000200U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0                         (0x00000204U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0                          (0x00000208U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0                          (0x0000020CU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0                      (0x00000210U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0                      (0x00000214U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0                                  (0x00000218U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0                                (0x0000021CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0                        (0x00000220U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0                        (0x00000224U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0                         (0x00000228U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0                         (0x0000022CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0                     (0x00000230U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0                     (0x00000234U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0                    (0x00000238U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0                    (0x0000023CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0                                 (0x00000240U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0                               (0x00000244U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0             (0x00000248U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0             (0x0000024CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0            (0x00000250U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0            (0x00000254U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1                         (0x00000280U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1                         (0x00000284U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1                          (0x00000288U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1                          (0x0000028CU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1                      (0x00000290U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1                      (0x00000294U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1                                  (0x00000298U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1                                (0x0000029CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1                        (0x000002A0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1                        (0x000002A4U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1                         (0x000002A8U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1                         (0x000002ACU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1                     (0x000002B0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1                     (0x000002B4U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1                    (0x000002B8U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1                    (0x000002BCU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1                                 (0x000002C0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1                               (0x000002C4U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1             (0x000002C8U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1             (0x000002CCU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1            (0x000002D0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1            (0x000002D4U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2                         (0x00000300U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2                         (0x00000304U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2                          (0x00000308U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2                          (0x0000030CU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2                      (0x00000310U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2                      (0x00000314U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2                                  (0x00000318U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2                                (0x0000031CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2                        (0x00000320U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2                        (0x00000324U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2                         (0x00000328U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2                         (0x0000032CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2                     (0x00000330U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2                     (0x00000334U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2                    (0x00000338U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2                    (0x0000033CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2                                 (0x00000340U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2                               (0x00000344U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2             (0x00000348U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2             (0x0000034CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2            (0x00000350U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2            (0x00000354U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3                         (0x00000380U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3                         (0x00000384U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3                          (0x00000388U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3                          (0x0000038CU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3                      (0x00000390U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3                      (0x00000394U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3                                  (0x00000398U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3                                (0x0000039CU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3                        (0x000003A0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3                        (0x000003A4U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3                         (0x000003A8U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3                         (0x000003ACU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3                     (0x000003B0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3                     (0x000003B4U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3                    (0x000003B8U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3                    (0x000003BCU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3                                 (0x000003C0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3                               (0x000003C4U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3             (0x000003C8U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3             (0x000003CCU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3            (0x000003D0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3            (0x000003D4U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER                                 (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER                                (0x00000404U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* AASRC_PID */

#define CSL_AASRC_CFG_AASRC_PID_SCHEME_MASK                                    (0xC0000000U)
#define CSL_AASRC_CFG_AASRC_PID_SCHEME_SHIFT                                   (0x0000001EU)
#define CSL_AASRC_CFG_AASRC_PID_SCHEME_MAX                                     (0x00000003U)

#define CSL_AASRC_CFG_AASRC_PID_BUSINESS_UNIT_MASK                             (0x30000000U)
#define CSL_AASRC_CFG_AASRC_PID_BUSINESS_UNIT_SHIFT                            (0x0000001CU)
#define CSL_AASRC_CFG_AASRC_PID_BUSINESS_UNIT_MAX                              (0x00000003U)

#define CSL_AASRC_CFG_AASRC_PID_FUNC_MASK                                      (0x0FFF0000U)
#define CSL_AASRC_CFG_AASRC_PID_FUNC_SHIFT                                     (0x00000010U)
#define CSL_AASRC_CFG_AASRC_PID_FUNC_MAX                                       (0x00000FFFU)

#define CSL_AASRC_CFG_AASRC_PID_RTL_MASK                                       (0x0000F800U)
#define CSL_AASRC_CFG_AASRC_PID_RTL_SHIFT                                      (0x0000000BU)
#define CSL_AASRC_CFG_AASRC_PID_RTL_MAX                                        (0x0000001FU)

#define CSL_AASRC_CFG_AASRC_PID_MAJOR_MASK                                     (0x00000700U)
#define CSL_AASRC_CFG_AASRC_PID_MAJOR_SHIFT                                    (0x00000008U)
#define CSL_AASRC_CFG_AASRC_PID_MAJOR_MAX                                      (0x00000007U)

#define CSL_AASRC_CFG_AASRC_PID_CUSTOM_MASK                                    (0x000000C0U)
#define CSL_AASRC_CFG_AASRC_PID_CUSTOM_SHIFT                                   (0x00000006U)
#define CSL_AASRC_CFG_AASRC_PID_CUSTOM_MAX                                     (0x00000003U)

#define CSL_AASRC_CFG_AASRC_PID_MINOR_MASK                                     (0x0000003FU)
#define CSL_AASRC_CFG_AASRC_PID_MINOR_SHIFT                                    (0x00000000U)
#define CSL_AASRC_CFG_AASRC_PID_MINOR_MAX                                      (0x0000003FU)

/* AASRC_SYSCONFIG */

#define CSL_AASRC_CFG_AASRC_SYSCONFIG_RESERVED_MASK                            (0xFFFFFFFCU)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_RESERVED_SHIFT                           (0x00000002U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_RESERVED_MAX                             (0x3FFFFFFFU)

#define CSL_AASRC_CFG_AASRC_SYSCONFIG_DATA_FORMAT_DISABLE_MASK                 (0x00000002U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_DATA_FORMAT_DISABLE_SHIFT                (0x00000001U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_DATA_FORMAT_DISABLE_MAX                  (0x00000001U)

#define CSL_AASRC_CFG_AASRC_SYSCONFIG_SOFTRESET_MASK                           (0x00000001U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_SOFTRESET_SHIFT                          (0x00000000U)
#define CSL_AASRC_CFG_AASRC_SYSCONFIG_SOFTRESET_MAX                            (0x00000001U)

/* IRQ_EOI_REGISTER */

#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_RESERVED_MASK                           (0xFFFF0000U)
#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_RESERVED_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_RESERVED_MAX                            (0x0000FFFFU)

#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_EOI_VECTOR_MASK                         (0x0000FFFFU)
#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_EOI_VECTOR_SHIFT                        (0x00000000U)
#define CSL_AASRC_CFG_IRQ_EOI_REGISTER_EOI_VECTOR_MAX                          (0x0000FFFFU)

/* INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MASK   (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_SHIFT  (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MAX    (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00008000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00004000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00002000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00001000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000800U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000400U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000200U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000100U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000080U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000040U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000020U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

/* INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MASK (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MAX (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00008000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00004000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00002000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00001000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000800U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000400U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000200U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000100U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000080U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000040U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000020U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

/* INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MASK   (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_SHIFT  (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MAX    (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00008000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00004000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00002000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00001000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000800U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000400U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000200U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000100U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000080U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000040U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000020U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

/* INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MASK (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MAX  (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00008000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00004000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00002000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00001000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000800U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000400U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000200U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000100U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000080U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000040U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000020U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000010U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

/* OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MASK  (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MAX   (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

/* OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MASK (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MAX (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

/* OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MASK  (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MAX   (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

/* OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MASK (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MAX (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

/* INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MASK  (0xFFFFFFF0U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MAX   (0x0FFFFFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

/* INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MAX (0x0FFFFFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

/* INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MASK  (0xFFFFFFF0U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MAX   (0x0FFFFFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

/* INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MAX (0x0FFFFFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

/* OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MAX  (0x0FFFFFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX (0x00000001U)

/* OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MAX (0x0FFFFFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX (0x00000001U)

/* OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MAX  (0x0FFFFFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX (0x00000001U)

/* OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MASK (0xFFFFFFF0U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MAX (0x0FFFFFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX (0x00000001U)

/* ERROR_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_MASK (0x00008000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_MASK (0x00004000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_MASK (0x00002000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_MASK (0x00001000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_MASK (0x00000800U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_MASK (0x00000400U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_MASK (0x00000200U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_MASK (0x00000100U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_MASK (0x00000080U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_MASK (0x00000040U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_MASK (0x00000020U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_MASK (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_MASK (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_MASK (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_MASK (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_MASK (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_MAX (0x00000001U)

/* ERROR_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MASK    (0xFFFF0000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_SHIFT   (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_RESERVED_MAX     (0x0000FFFFU)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_MASK (0x00008000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_MASK (0x00004000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_MASK (0x00002000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_MASK (0x00001000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_MASK (0x00000800U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_MASK (0x00000400U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_MASK (0x00000200U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_MASK (0x00000100U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_MASK (0x00000080U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_MASK (0x00000040U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_MASK (0x00000020U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_MASK (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_MASK (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_MASK (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_MASK (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_MASK (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_MAX (0x00000001U)

/* ERROR_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_MASK (0x00008000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_MASK (0x00004000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_MASK (0x00002000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_MASK (0x00001000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_MASK (0x00000800U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_MASK (0x00000400U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_MASK (0x00000200U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_MASK (0x00000100U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_MASK (0x00000080U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_MASK (0x00000040U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_MASK (0x00000020U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_MASK (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_MASK (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_MASK (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_MASK (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_MASK (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_MAX (0x00000001U)

/* ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MASK      (0xFFFF0000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_SHIFT     (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_RESERVED_MAX       (0x0000FFFFU)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_MASK (0x00008000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_SHIFT (0x0000000FU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_MASK (0x00004000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_SHIFT (0x0000000EU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_MASK (0x00002000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_SHIFT (0x0000000DU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_MASK (0x00001000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_SHIFT (0x0000000CU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_MASK (0x00000800U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_SHIFT (0x0000000BU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_MASK (0x00000400U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_SHIFT (0x0000000AU)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_MASK (0x00000200U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_SHIFT (0x00000009U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_MASK (0x00000100U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_SHIFT (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_MASK (0x00000080U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_SHIFT (0x00000007U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_MASK (0x00000040U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_SHIFT (0x00000006U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_MASK (0x00000020U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_SHIFT (0x00000005U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_MASK (0x00000010U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_SHIFT (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_MASK (0x00000008U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_SHIFT (0x00000003U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_MASK (0x00000004U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_SHIFT (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_MASK (0x00000002U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_SHIFT (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_MASK (0x00000001U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_MAX (0x00000001U)

/* INPUT_GROUP_0_SELECT */

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_RESERVED_MASK                       (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_RESERVED_SHIFT                      (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_RESERVED_MAX                        (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MASK        (0x00008000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT       (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MASK        (0x00004000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT       (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MASK        (0x00002000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT       (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MASK        (0x00001000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT       (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MASK        (0x00000800U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT       (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MASK        (0x00000400U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT       (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MASK         (0x00000200U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT        (0x00000009U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MASK         (0x00000100U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT        (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MASK         (0x00000080U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT        (0x00000007U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MASK         (0x00000040U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT        (0x00000006U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MASK         (0x00000020U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT        (0x00000005U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MASK         (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT        (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MASK         (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT        (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MASK         (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT        (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MASK         (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT        (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MASK         (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MAX          (0x00000001U)

/* INPUT_GROUP_1_SELECT */

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_RESERVED_MASK                       (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_RESERVED_SHIFT                      (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_RESERVED_MAX                        (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MASK        (0x00008000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT       (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MASK        (0x00004000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT       (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MASK        (0x00002000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT       (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MASK        (0x00001000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT       (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MASK        (0x00000800U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT       (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MASK        (0x00000400U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT       (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MASK         (0x00000200U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT        (0x00000009U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MASK         (0x00000100U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT        (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MASK         (0x00000080U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT        (0x00000007U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MASK         (0x00000040U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT        (0x00000006U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MASK         (0x00000020U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT        (0x00000005U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MASK         (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT        (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MASK         (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT        (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MASK         (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT        (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MASK         (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT        (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MASK         (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MAX          (0x00000001U)

/* INPUT_GROUP_2_SELECT */

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_RESERVED_MASK                       (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_RESERVED_SHIFT                      (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_RESERVED_MAX                        (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MASK        (0x00008000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT       (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MASK        (0x00004000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT       (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MASK        (0x00002000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT       (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MASK        (0x00001000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT       (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MASK        (0x00000800U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT       (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MASK        (0x00000400U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT       (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MASK         (0x00000200U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT        (0x00000009U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MASK         (0x00000100U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT        (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MASK         (0x00000080U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT        (0x00000007U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MASK         (0x00000040U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT        (0x00000006U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MASK         (0x00000020U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT        (0x00000005U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MASK         (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT        (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MASK         (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT        (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MASK         (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT        (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MASK         (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT        (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MASK         (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MAX          (0x00000001U)

/* INPUT_GROUP_3_SELECT */

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_RESERVED_MASK                       (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_RESERVED_SHIFT                      (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_RESERVED_MAX                        (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MASK        (0x00008000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT       (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MASK        (0x00004000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT       (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MASK        (0x00002000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT       (0x0000000DU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MASK        (0x00001000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT       (0x0000000CU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MASK        (0x00000800U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT       (0x0000000BU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MASK        (0x00000400U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT       (0x0000000AU)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MASK         (0x00000200U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT        (0x00000009U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MASK         (0x00000100U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT        (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MASK         (0x00000080U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT        (0x00000007U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MASK         (0x00000040U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT        (0x00000006U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MASK         (0x00000020U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT        (0x00000005U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MASK         (0x00000010U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT        (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MASK         (0x00000008U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT        (0x00000003U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MASK         (0x00000004U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT        (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MASK         (0x00000002U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT        (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MAX          (0x00000001U)

#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MASK         (0x00000001U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MAX          (0x00000001U)

/* OUTPUT_GROUP_0_SELECT */

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_RESERVED_MASK                      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_RESERVED_SHIFT                     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_RESERVED_MAX                       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MASK       (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT      (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MASK       (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT      (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MASK       (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT      (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MASK       (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT      (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MASK       (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MASK       (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MASK        (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MASK        (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MASK        (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT       (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MASK        (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT       (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MASK        (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT       (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MASK        (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT       (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MASK        (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MASK        (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT       (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MASK        (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT       (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MASK        (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MAX         (0x00000001U)

/* OUTPUT_GROUP_1_SELECT */

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_RESERVED_MASK                      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_RESERVED_SHIFT                     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_RESERVED_MAX                       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MASK       (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT      (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MASK       (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT      (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MASK       (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT      (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MASK       (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT      (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MASK       (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MASK       (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MASK        (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MASK        (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MASK        (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT       (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MASK        (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT       (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MASK        (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT       (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MASK        (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT       (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MASK        (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MASK        (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT       (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MASK        (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT       (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MASK        (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MAX         (0x00000001U)

/* OUTPUT_GROUP_2_SELECT */

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_RESERVED_MASK                      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_RESERVED_SHIFT                     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_RESERVED_MAX                       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MASK       (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT      (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MASK       (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT      (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MASK       (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT      (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MASK       (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT      (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MASK       (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MASK       (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MASK        (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MASK        (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MASK        (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT       (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MASK        (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT       (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MASK        (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT       (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MASK        (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT       (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MASK        (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MASK        (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT       (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MASK        (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT       (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MASK        (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MAX         (0x00000001U)

/* OUTPUT_GROUP_3_SELECT */

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_RESERVED_MASK                      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_RESERVED_SHIFT                     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_RESERVED_MAX                       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MASK       (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT      (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MASK       (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT      (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MASK       (0x00002000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT      (0x0000000DU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MASK       (0x00001000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT      (0x0000000CU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MASK       (0x00000800U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MASK       (0x00000400U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MAX        (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MASK        (0x00000200U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MASK        (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MASK        (0x00000080U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT       (0x00000007U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MASK        (0x00000040U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT       (0x00000006U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MASK        (0x00000020U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT       (0x00000005U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MASK        (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT       (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MASK        (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MASK        (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT       (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MASK        (0x00000002U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT       (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MAX         (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MASK        (0x00000001U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MAX         (0x00000001U)

/* SRC_FIFO_CONTROL_0 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_0 */

#define CSL_AASRC_CFG_SRC_CONTROL_0_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_0_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_0_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_0_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_0_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_0 */

#define CSL_AASRC_CFG_SRC_STATUS_0_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_0_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_0_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_0_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_0_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_0_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_0_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_0_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_0_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_1 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_1 */

#define CSL_AASRC_CFG_SRC_CONTROL_1_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_1_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_1_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_1_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_1_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_1 */

#define CSL_AASRC_CFG_SRC_STATUS_1_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_1_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_1_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_1_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_1_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_1_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_1_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_1_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_1_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_2 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_2 */

#define CSL_AASRC_CFG_SRC_CONTROL_2_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_2_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_2_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_2_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_2_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_2 */

#define CSL_AASRC_CFG_SRC_STATUS_2_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_2_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_2_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_2_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_2_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_2_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_2_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_2_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_2_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_3 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_3 */

#define CSL_AASRC_CFG_SRC_CONTROL_3_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_3_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_3_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_3_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_3_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_3 */

#define CSL_AASRC_CFG_SRC_STATUS_3_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_3_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_3_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_3_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_3_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_3_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_3_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_3_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_3_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_4 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_4 */

#define CSL_AASRC_CFG_SRC_CONTROL_4_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_4_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_4_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_4_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_4_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_4 */

#define CSL_AASRC_CFG_SRC_STATUS_4_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_4_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_4_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_4_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_4_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_4_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_4_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_4_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_4_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_5 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_5 */

#define CSL_AASRC_CFG_SRC_CONTROL_5_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_5_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_5_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_5_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_5_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_5 */

#define CSL_AASRC_CFG_SRC_STATUS_5_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_5_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_5_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_5_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_5_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_5_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_5_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_5_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_5_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_6 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_6 */

#define CSL_AASRC_CFG_SRC_CONTROL_6_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_6_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_6_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_6_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_6_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_6 */

#define CSL_AASRC_CFG_SRC_STATUS_6_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_6_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_6_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_6_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_6_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_6_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_6_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_6_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_6_RATE_RATIO_MAX                              (0x0000FFFFU)

/* SRC_FIFO_CONTROL_7 */

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED_MASK                         (0xF0000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED_SHIFT                        (0x0000001CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED_MAX                          (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x08000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK      (0x04000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT     (0x0000001AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x02000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000019U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_MASK       (0x01000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_MASK                (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_SHIFT               (0x00000010U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED1_MASK                        (0x0000F000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED1_SHIFT                       (0x0000000CU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_RESERVED1_MAX                         (0x0000000FU)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000800U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000BU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_MASK       (0x00000400U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT      (0x0000000AU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000200U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000009U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_MASK        (0x00000100U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_SHIFT       (0x00000008U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_MASK                 (0x000000FFU)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_SHIFT                (0x00000000U)
#define CSL_AASRC_CFG_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_MAX                  (0x000000FFU)

/* SRC_CONTROL_7 */

#define CSL_AASRC_CFG_SRC_CONTROL_7_CHANNEL_ENABLE_MASK                        (0xC0000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_CHANNEL_ENABLE_SHIFT                       (0x0000001EU)
#define CSL_AASRC_CFG_SRC_CONTROL_7_CHANNEL_ENABLE_MAX                         (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_MASK                    (0x30000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_SHIFT                   (0x0000001CU)
#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_MAX                     (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_GROUP_DELAY_MASK                           (0x0C000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_GROUP_DELAY_SHIFT                          (0x0000001AU)
#define CSL_AASRC_CFG_SRC_CONTROL_7_GROUP_DELAY_MAX                            (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_DE_EMPHASIS_MODE_MASK                      (0x03000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DE_EMPHASIS_MODE_SHIFT                     (0x00000018U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DE_EMPHASIS_MODE_MAX                       (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_ATTENUATION_MASK                           (0x00FF0000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_ATTENUATION_SHIFT                          (0x00000010U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_ATTENUATION_MAX                            (0x000000FFU)

#define CSL_AASRC_CFG_SRC_CONTROL_7_RESERVED_MASK                              (0x0000F800U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_RESERVED_SHIFT                             (0x0000000BU)
#define CSL_AASRC_CFG_SRC_CONTROL_7_RESERVED_MAX                               (0x0000001FU)

#define CSL_AASRC_CFG_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_MASK                    (0x00000400U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_SHIFT                   (0x0000000AU)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_MUTE_MASK                                  (0x00000200U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_MUTE_SHIFT                                 (0x00000009U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_MUTE_MAX                                   (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_DITHER_ENABLE_MASK                         (0x00000100U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DITHER_ENABLE_SHIFT                        (0x00000008U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_DITHER_ENABLE_MAX                          (0x00000001U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_WORD_LENGTH_MASK                     (0x000000C0U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_WORD_LENGTH_SHIFT                    (0x00000006U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_WORD_LENGTH_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_MASK              (0x00000038U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_SHIFT             (0x00000003U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_MAX               (0x00000007U)

#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_MASK               (0x00000007U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_MAX                (0x00000007U)

/* SRC_STATUS_7 */

#define CSL_AASRC_CFG_SRC_STATUS_7_RESERVED_MASK                               (0xFFFE0000U)
#define CSL_AASRC_CFG_SRC_STATUS_7_RESERVED_SHIFT                              (0x00000011U)
#define CSL_AASRC_CFG_SRC_STATUS_7_RESERVED_MAX                                (0x00007FFFU)

#define CSL_AASRC_CFG_SRC_STATUS_7_UPSAMPLE_MASK                               (0x00010000U)
#define CSL_AASRC_CFG_SRC_STATUS_7_UPSAMPLE_SHIFT                              (0x00000010U)
#define CSL_AASRC_CFG_SRC_STATUS_7_UPSAMPLE_MAX                                (0x00000001U)

#define CSL_AASRC_CFG_SRC_STATUS_7_RATE_RATIO_MASK                             (0x0000FFFFU)
#define CSL_AASRC_CFG_SRC_STATUS_7_RATE_RATIO_SHIFT                            (0x00000000U)
#define CSL_AASRC_CFG_SRC_STATUS_7_RATE_RATIO_MAX                              (0x0000FFFFU)

/* GROUP_FIFO_CONTROL_0 */

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED_MASK                       (0xF0000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED_SHIFT                      (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED_MAX                        (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x08000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x04000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x02000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000019U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x01000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MASK              (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_SHIFT             (0x00000010U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MAX               (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED1_MASK                      (0x0000F000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED1_SHIFT                     (0x0000000CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_RESERVED1_MAX                       (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000800U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000400U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000200U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000009U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000100U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000008U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_MASK               (0x000000FFU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_MAX                (0x000000FFU)

/* GROUP_SRC_CONTROL_0 */

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_MASK                  (0xC0000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_MAX                   (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MASK              (0x30000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_SHIFT             (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MAX               (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_GROUP_DELAY_MASK                     (0x0C000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_GROUP_DELAY_SHIFT                    (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_GROUP_DELAY_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_MASK                (0x03000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_SHIFT               (0x00000018U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_MAX                 (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_ATTENUATION_MASK                     (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_ATTENUATION_SHIFT                    (0x00000010U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_ATTENUATION_MAX                      (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_RESERVED_MASK                        (0x0000F800U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_RESERVED_SHIFT                       (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_RESERVED_MAX                         (0x0000001FU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MASK              (0x00000400U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_SHIFT             (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MAX               (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_MUTE_MASK                            (0x00000200U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_MUTE_SHIFT                           (0x00000009U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_MUTE_MAX                             (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DITHER_ENABLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DITHER_ENABLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_DITHER_ENABLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_WORD_LENGTH_MASK               (0x000000C0U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_WORD_LENGTH_SHIFT              (0x00000006U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_WORD_LENGTH_MAX                (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MASK        (0x00000038U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MAX         (0x00000007U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MASK         (0x00000007U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MAX          (0x00000007U)

/* GROUP_FIFO_CONTROL_1 */

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED_MASK                       (0xF0000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED_SHIFT                      (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED_MAX                        (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x08000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x04000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x02000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000019U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x01000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MASK              (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_SHIFT             (0x00000010U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MAX               (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED1_MASK                      (0x0000F000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED1_SHIFT                     (0x0000000CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_RESERVED1_MAX                       (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000800U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000400U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000200U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000009U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000100U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000008U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_MASK               (0x000000FFU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_MAX                (0x000000FFU)

/* GROUP_SRC_CONTROL_1 */

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_MASK                  (0xC0000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_MAX                   (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MASK              (0x30000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_SHIFT             (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MAX               (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_GROUP_DELAY_MASK                     (0x0C000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_GROUP_DELAY_SHIFT                    (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_GROUP_DELAY_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_MASK                (0x03000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_SHIFT               (0x00000018U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_MAX                 (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_ATTENUATION_MASK                     (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_ATTENUATION_SHIFT                    (0x00000010U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_ATTENUATION_MAX                      (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_RESERVED_MASK                        (0x0000F800U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_RESERVED_SHIFT                       (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_RESERVED_MAX                         (0x0000001FU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MASK              (0x00000400U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_SHIFT             (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MAX               (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_MUTE_MASK                            (0x00000200U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_MUTE_SHIFT                           (0x00000009U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_MUTE_MAX                             (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DITHER_ENABLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DITHER_ENABLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_DITHER_ENABLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_WORD_LENGTH_MASK               (0x000000C0U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_WORD_LENGTH_SHIFT              (0x00000006U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_WORD_LENGTH_MAX                (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MASK        (0x00000038U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MAX         (0x00000007U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MASK         (0x00000007U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MAX          (0x00000007U)

/* GROUP_FIFO_CONTROL_2 */

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED_MASK                       (0xF0000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED_SHIFT                      (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED_MAX                        (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x08000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x04000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x02000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000019U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x01000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MASK              (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_SHIFT             (0x00000010U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MAX               (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED1_MASK                      (0x0000F000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED1_SHIFT                     (0x0000000CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_RESERVED1_MAX                       (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000800U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000400U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000200U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000009U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000100U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000008U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_MASK               (0x000000FFU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_MAX                (0x000000FFU)

/* GROUP_SRC_CONTROL_2 */

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_MASK                  (0xC0000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_MAX                   (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MASK              (0x30000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_SHIFT             (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MAX               (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_GROUP_DELAY_MASK                     (0x0C000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_GROUP_DELAY_SHIFT                    (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_GROUP_DELAY_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_MASK                (0x03000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_SHIFT               (0x00000018U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_MAX                 (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_ATTENUATION_MASK                     (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_ATTENUATION_SHIFT                    (0x00000010U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_ATTENUATION_MAX                      (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_RESERVED_MASK                        (0x0000F800U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_RESERVED_SHIFT                       (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_RESERVED_MAX                         (0x0000001FU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MASK              (0x00000400U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_SHIFT             (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MAX               (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_MUTE_MASK                            (0x00000200U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_MUTE_SHIFT                           (0x00000009U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_MUTE_MAX                             (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DITHER_ENABLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DITHER_ENABLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_DITHER_ENABLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_WORD_LENGTH_MASK               (0x000000C0U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_WORD_LENGTH_SHIFT              (0x00000006U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_WORD_LENGTH_MAX                (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MASK        (0x00000038U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MAX         (0x00000007U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MASK         (0x00000007U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MAX          (0x00000007U)

/* GROUP_FIFO_CONTROL_3 */

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED_MASK                       (0xF0000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED_SHIFT                      (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED_MAX                        (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x08000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK    (0x04000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT   (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX     (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x02000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000019U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MASK     (0x01000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MASK              (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_SHIFT             (0x00000010U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MAX               (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED1_MASK                      (0x0000F000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED1_SHIFT                     (0x0000000CU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_RESERVED1_MAX                       (0x0000000FU)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000800U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MASK     (0x00000400U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT    (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000200U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000009U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MASK      (0x00000100U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_SHIFT     (0x00000008U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_MASK               (0x000000FFU)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_SHIFT              (0x00000000U)
#define CSL_AASRC_CFG_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_MAX                (0x000000FFU)

/* GROUP_SRC_CONTROL_3 */

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_MASK                  (0xC0000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_MAX                   (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MASK              (0x30000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_SHIFT             (0x0000001CU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MAX               (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_GROUP_DELAY_MASK                     (0x0C000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_GROUP_DELAY_SHIFT                    (0x0000001AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_GROUP_DELAY_MAX                      (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_MASK                (0x03000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_SHIFT               (0x00000018U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_MAX                 (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_ATTENUATION_MASK                     (0x00FF0000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_ATTENUATION_SHIFT                    (0x00000010U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_ATTENUATION_MAX                      (0x000000FFU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_RESERVED_MASK                        (0x0000F800U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_RESERVED_SHIFT                       (0x0000000BU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_RESERVED_MAX                         (0x0000001FU)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MASK              (0x00000400U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_SHIFT             (0x0000000AU)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MAX               (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_MUTE_MASK                            (0x00000200U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_MUTE_SHIFT                           (0x00000009U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_MUTE_MAX                             (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DITHER_ENABLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DITHER_ENABLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_DITHER_ENABLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_WORD_LENGTH_MASK               (0x000000C0U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_WORD_LENGTH_SHIFT              (0x00000006U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_WORD_LENGTH_MAX                (0x00000003U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MASK        (0x00000038U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_SHIFT       (0x00000003U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MAX         (0x00000007U)

#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MASK         (0x00000007U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MAX          (0x00000007U)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MASK       (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MAX        (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_MASK           (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_MAX            (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MASK       (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_SHIFT      (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MAX        (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_LO_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MASK         (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_SHIFT        (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MAX          (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MAX     (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_HI_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_MASK    (0x80000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_SHIFT   (0x0000001FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_MAX     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_MASK            (0x7FFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_SHIFT           (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_MAX             (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MASK         (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MAX          (0x0000FFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0__0_MASK              (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0__0_SHIFT             (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0__0_MAX               (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MASK     (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_SHIFT    (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MAX      (0x0000FFFFU)

/* INPUT_CLOCKZONE_COUNT_0 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_RESERVED_MASK                    (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_RESERVED_SHIFT                   (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_RESERVED_MAX                     (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_MASK      (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_MAX       (0x00FFFFFFU)

/* INPUT_CLOCKZONE_CONTROL_0 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_RESERVED_MASK                  (0xFFF80000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_RESERVED_SHIFT                 (0x00000013U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_RESERVED_MAX                   (0x00001FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_MASK     (0x00040000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_SHIFT    (0x00000012U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_MAX      (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MASK           (0x00020000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_SHIFT          (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MAX            (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MASK                (0x0001FE00U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_SHIFT               (0x00000009U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_SETTLE_MASK                    (0x00000100U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_SETTLE_SHIFT                   (0x00000008U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_SETTLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MASK                (0x000000F0U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_SHIFT               (0x00000004U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MAX                 (0x0000000FU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MASK      (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_SHIFT     (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MAX       (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MAX   (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_MASK          (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_SHIFT         (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_RESERVED_MAX           (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MASK      (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MAX       (0x0000FFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MASK        (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_SHIFT       (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MAX         (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_MASK (0x80000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_SHIFT (0x0000001FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_MASK           (0x7FFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RESERVED_MAX            (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MASK        (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MAX         (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MASK    (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_SHIFT   (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MAX     (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_MASK       (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_SHIFT      (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESERVED_MAX        (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MASK    (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MAX     (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_MASK  (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_MAX   (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_RESERVED_MASK      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_RESERVED_SHIFT     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_RESERVED_MAX       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_MASK  (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_MAX   (0x0000FFFFU)

/* OUTPUT_CLOCKZONE_COUNT_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_RESERVED_MASK                   (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_RESERVED_SHIFT                  (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_RESERVED_MAX                    (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_MAX     (0x00FFFFFFU)

/* OUTPUT_CLOCKZONE_CONTROL_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_RESERVED_MASK                 (0xFFF80000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_RESERVED_SHIFT                (0x00000013U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_RESERVED_MAX                  (0x00001FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_MASK    (0x00040000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_SHIFT   (0x00000012U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_VALUE_MAX     (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MASK          (0x00020000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_SHIFT         (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MAX           (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MASK               (0x0001FE00U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_SHIFT              (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MAX                (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MASK               (0x000000F0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_SHIFT              (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MAX                (0x0000000FU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_MAX (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_0_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_0_RATE_INT_HI_MAX (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MASK       (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MAX        (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_MASK           (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_MAX            (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MASK       (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_SHIFT      (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MAX        (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_LO_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MASK         (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_SHIFT        (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MAX          (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MAX     (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_HI_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_MASK    (0x80000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_SHIFT   (0x0000001FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_MAX     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_MASK            (0x7FFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_SHIFT           (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_MAX             (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MASK         (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MAX          (0x0000FFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MASK     (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MAX      (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MASK     (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_SHIFT    (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MAX      (0x0000FFFFU)

/* INPUT_CLOCKZONE_COUNT_1 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_RESERVED_MASK                    (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_RESERVED_SHIFT                   (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_RESERVED_MAX                     (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_MASK      (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_MAX       (0x00FFFFFFU)

/* INPUT_CLOCKZONE_CONTROL_1 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_RESERVED_MASK                  (0xFFF80000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_RESERVED_SHIFT                 (0x00000013U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_RESERVED_MAX                   (0x00001FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_MASK     (0x00040000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_SHIFT    (0x00000012U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_MAX      (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MASK           (0x00020000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_SHIFT          (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MAX            (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MASK                (0x0001FE00U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_SHIFT               (0x00000009U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_SETTLE_MASK                    (0x00000100U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_SETTLE_SHIFT                   (0x00000008U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_SETTLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MASK                (0x000000F0U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_SHIFT               (0x00000004U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MAX                 (0x0000000FU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MASK      (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_SHIFT     (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MAX       (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MAX   (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_MASK          (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_SHIFT         (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_RESERVED_MAX           (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MASK      (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MAX       (0x0000FFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MASK        (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_SHIFT       (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MAX         (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_MASK (0x80000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_SHIFT (0x0000001FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_MASK           (0x7FFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RESERVED_MAX            (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MASK        (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MAX         (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MASK    (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_SHIFT   (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MAX     (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_MASK       (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_SHIFT      (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESERVED_MAX        (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MASK    (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MAX     (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_MASK  (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_MAX   (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_RESERVED_MASK      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_RESERVED_SHIFT     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_RESERVED_MAX       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_MASK  (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_MAX   (0x0000FFFFU)

/* OUTPUT_CLOCKZONE_COUNT_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_RESERVED_MASK                   (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_RESERVED_SHIFT                  (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_RESERVED_MAX                    (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_MAX     (0x00FFFFFFU)

/* OUTPUT_CLOCKZONE_CONTROL_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_RESERVED_MASK                 (0xFFF80000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_RESERVED_SHIFT                (0x00000013U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_RESERVED_MAX                  (0x00001FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_MASK    (0x00040000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_SHIFT   (0x00000012U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_VALUE_MAX     (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MASK          (0x00020000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_SHIFT         (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MAX           (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MASK               (0x0001FE00U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_SHIFT              (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MAX                (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MASK               (0x000000F0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_SHIFT              (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MAX                (0x0000000FU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_MAX (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_1_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_1_RATE_INT_HI_MAX (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MASK       (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MAX        (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_MASK           (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_MAX            (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MASK       (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_SHIFT      (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MAX        (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_LO_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MASK         (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_SHIFT        (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MAX          (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MAX     (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_HI_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_MASK    (0x80000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_SHIFT   (0x0000001FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_MAX     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_MASK            (0x7FFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_SHIFT           (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_MAX             (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MASK         (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MAX          (0x0000FFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MASK     (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MAX      (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MASK     (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_SHIFT    (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MAX      (0x0000FFFFU)

/* INPUT_CLOCKZONE_COUNT_2 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_RESERVED_MASK                    (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_RESERVED_SHIFT                   (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_RESERVED_MAX                     (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_MASK      (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_MAX       (0x00FFFFFFU)

/* INPUT_CLOCKZONE_CONTROL_2 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_RESERVED_MASK                  (0xFFF80000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_RESERVED_SHIFT                 (0x00000013U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_RESERVED_MAX                   (0x00001FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_MASK     (0x00040000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_SHIFT    (0x00000012U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_MAX      (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MASK           (0x00020000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_SHIFT          (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MAX            (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MASK                (0x0001FE00U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_SHIFT               (0x00000009U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_SETTLE_MASK                    (0x00000100U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_SETTLE_SHIFT                   (0x00000008U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_SETTLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MASK                (0x000000F0U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_SHIFT               (0x00000004U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MAX                 (0x0000000FU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MASK      (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_SHIFT     (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MAX       (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MAX   (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_MASK          (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_SHIFT         (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_RESERVED_MAX           (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MASK      (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MAX       (0x0000FFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MASK        (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_SHIFT       (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MAX         (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_MASK (0x80000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_SHIFT (0x0000001FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_MASK           (0x7FFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RESERVED_MAX            (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MASK        (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MAX         (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MASK    (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_SHIFT   (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MAX     (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_MASK       (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_SHIFT      (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESERVED_MAX        (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MASK    (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MAX     (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_MASK  (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_MAX   (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_RESERVED_MASK      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_RESERVED_SHIFT     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_RESERVED_MAX       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_MASK  (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_MAX   (0x0000FFFFU)

/* OUTPUT_CLOCKZONE_COUNT_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_RESERVED_MASK                   (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_RESERVED_SHIFT                  (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_RESERVED_MAX                    (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_MAX     (0x00FFFFFFU)

/* OUTPUT_CLOCKZONE_CONTROL_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_RESERVED_MASK                 (0xFFF80000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_RESERVED_SHIFT                (0x00000013U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_RESERVED_MAX                  (0x00001FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_MASK    (0x00040000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_SHIFT   (0x00000012U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_VALUE_MAX     (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MASK          (0x00020000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_SHIFT         (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MAX           (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MASK               (0x0001FE00U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_SHIFT              (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MAX                (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MASK               (0x000000F0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_SHIFT              (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MAX                (0x0000000FU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_MAX (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_2_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_2_RATE_INT_HI_MAX (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MASK       (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_SHIFT      (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MAX        (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_MASK           (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_MAX            (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MASK       (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_SHIFT      (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MAX        (0x0000FFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_LO_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MASK         (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_SHIFT        (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MAX          (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MAX     (0x00FFFFFFU)

/* INPUT_CLOCK_GENERATOR_RATE_HI_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_MASK    (0x80000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_SHIFT   (0x0000001FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_MAX     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_MASK            (0x7FFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_SHIFT           (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_MAX             (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MASK         (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MAX          (0x0000FFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MASK     (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_SHIFT    (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MAX      (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_MASK        (0xFFFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_MAX         (0x0000FFFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MASK     (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_SHIFT    (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MAX      (0x0000FFFFU)

/* INPUT_CLOCKZONE_COUNT_3 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_RESERVED_MASK                    (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_RESERVED_SHIFT                   (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_RESERVED_MAX                     (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_MASK      (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_MAX       (0x00FFFFFFU)

/* INPUT_CLOCKZONE_CONTROL_3 */

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_RESERVED_MASK                  (0xFFF80000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_RESERVED_SHIFT                 (0x00000013U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_RESERVED_MAX                   (0x00001FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_MASK     (0x00040000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_SHIFT    (0x00000012U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_MAX      (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MASK           (0x00020000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_SHIFT          (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MAX            (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MASK                (0x0001FE00U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_SHIFT               (0x00000009U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MAX                 (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_SETTLE_MASK                    (0x00000100U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_SETTLE_SHIFT                   (0x00000008U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_SETTLE_MAX                     (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MASK                (0x000000F0U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_SHIFT               (0x00000004U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MAX                 (0x0000000FU)

#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MASK      (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_SHIFT     (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MAX       (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MAX   (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_MASK          (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_SHIFT         (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_RESERVED_MAX           (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MASK      (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_SHIFT     (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MAX       (0x0000FFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MASK        (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_SHIFT       (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MAX         (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MASK   (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_SHIFT  (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MAX    (0x00FFFFFFU)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_MASK (0x80000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_SHIFT (0x0000001FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_MASK           (0x7FFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_SHIFT          (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RESERVED_MAX            (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MASK        (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MAX         (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MASK    (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_SHIFT   (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MAX     (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_MASK       (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_SHIFT      (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESERVED_MAX        (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MASK    (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MAX     (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_MASK  (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_MAX   (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_RESERVED_MASK      (0xFFFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_RESERVED_SHIFT     (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_RESERVED_MAX       (0x0000FFFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_MASK  (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_MAX   (0x0000FFFFU)

/* OUTPUT_CLOCKZONE_COUNT_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_RESERVED_MASK                   (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_RESERVED_SHIFT                  (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_RESERVED_MAX                    (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_MASK    (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_SHIFT   (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_MAX     (0x00FFFFFFU)

/* OUTPUT_CLOCKZONE_CONTROL_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_RESERVED_MASK                 (0xFFF80000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_RESERVED_SHIFT                (0x00000013U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_RESERVED_MAX                  (0x00001FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_MASK    (0x00040000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_SHIFT   (0x00000012U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_VALUE_MAX     (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MASK          (0x00020000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_SHIFT         (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MAX           (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MASK               (0x0001FE00U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_SHIFT              (0x00000009U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MAX                (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_MASK                   (0x00000100U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_SHIFT                  (0x00000008U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MASK               (0x000000F0U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_SHIFT              (0x00000004U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MAX                (0x0000000FU)

#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX (0x0000000FU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3 */

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_MAX (0x0000FFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_MASK (0xFF000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_SHIFT (0x00000018U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_RATE_INT_LO_MAX (0x000000FFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_MASK (0x00FFFFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_LO_3_FRACTIONAL_STAMP_MAX (0x00FFFFFFU)

/* OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3 */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_MASK (0xFFFE0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_SHIFT (0x00000011U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RESERVED_MAX (0x00007FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_MASK (0x00010000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_SHIFT (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_OVERRIDE_RATE_MAX (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_MASK (0x0000FFFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_SHIFT (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_RECOVERY_LOOP_OVERRIDE_RATE_HI_3_RATE_INT_HI_MAX (0x0000FFFFU)

/* INPUT_CLOCK_ZONE_DIVIDER */

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED_MASK                   (0x80000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED_SHIFT                  (0x0000001FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED_MAX                    (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_MASK      (0x40000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_SHIFT     (0x0000001EU)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_MAX       (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MASK         (0x3FFF0000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_SHIFT        (0x00000010U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MAX          (0x00003FFFU)

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED1_MASK                  (0x00008000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED1_SHIFT                 (0x0000000FU)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_RESERVED1_MAX                   (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_MASK      (0x00004000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_SHIFT     (0x0000000EU)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_MAX       (0x00000001U)

#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MASK         (0x00003FFFU)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_SHIFT        (0x00000000U)
#define CSL_AASRC_CFG_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MAX          (0x00003FFFU)

/* OUTPUT_CLOCK_ZONE_DIVIDER */

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED_MASK                  (0x80000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED_SHIFT                 (0x0000001FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED_MAX                   (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_MASK     (0x40000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_SHIFT    (0x0000001EU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_EN_MAX      (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MASK        (0x3FFF0000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_SHIFT       (0x00000010U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MAX         (0x00003FFFU)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED1_MASK                 (0x00008000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED1_SHIFT                (0x0000000FU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_RESERVED1_MAX                  (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_MASK     (0x00004000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_SHIFT    (0x0000000EU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_EN_MAX      (0x00000001U)

#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MASK        (0x00003FFFU)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_SHIFT       (0x00000000U)
#define CSL_AASRC_CFG_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MAX         (0x00003FFFU)

#ifdef __cplusplus
}
#endif
#endif
