#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct 29 10:52:58 2024
# Process ID: 7424
# Current directory: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11672 C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Git/GitHub/MCS/Drivers/xADC external/Vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1573.270 ; gain = 281.172
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct 29 10:53:31 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1752.992 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn14]
WARNING: [BD 41-1306] The connection to interface pin </xadc_wiz_0/vauxn14> is being overridden by the user with net <vauxn14_0_1>. This pin will not be connected as a part of interface connection <Vaux14>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp14]
WARNING: [BD 41-1306] The connection to interface pin </xadc_wiz_0/vauxp14> is being overridden by the user with net <vauxp14_0_1>. This pin will not be connected as a part of interface connection <Vaux14>.
endgroup
delete_bd_objs [get_bd_intf_nets Vaux14_0_1] [get_bd_intf_ports xADC_IN_14]
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/design_1_wrapper.dcp to C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct 29 14:00:57 2024] Launched synth_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/runme.log
[Tue Oct 29 14:00:57 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets vauxn14_0_1] [get_bd_ports vauxn14_0]
delete_bd_objs [get_bd_nets vauxp14_0_1] [get_bd_ports vauxp14_0]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {true} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_ENABLE_CALIBRATION {true} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
WARNING: [BD 41-1684] Pin /xadc_wiz_0/dclk_in is now disabled. All connections to this pin have been removed. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn14]
WARNING: [BD 41-1306] The connection to interface pin </xadc_wiz_0/vauxn14> is being overridden by the user with net <vauxn14_0_1>. This pin will not be connected as a part of interface connection <Vaux14>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp14]
WARNING: [BD 41-1306] The connection to interface pin </xadc_wiz_0/vauxp14> is being overridden by the user with net <vauxp14_0_1>. This pin will not be connected as a part of interface connection <Vaux14>.
endgroup
startgroup
endgroup
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xadc_wiz_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xadc_wiz_0_0
[Tue Oct 29 14:21:08 2024] Launched design_1_xadc_wiz_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_xadc_wiz_0_0_synth_1: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/runme.log
[Tue Oct 29 14:21:08 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2299.949 ; gain = 0.000
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V2.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V2.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V2.xsa
delete_bd_objs [get_bd_nets vauxn14_0_1] [get_bd_ports vauxn14_0]
delete_bd_objs [get_bd_nets vauxp14_0_1] [get_bd_ports vauxp14_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_xadc_wiz_0_Reg}]
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 59ff96bc2716520f to dir: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0.dcp to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_sim_netlist.v to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_sim_netlist.vhdl to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_stub.v to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_stub.vhdl to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 59ff96bc2716520f; cache size = 1.801 MB.
[Tue Oct 29 14:50:35 2024] Launched synth_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/runme.log
[Tue Oct 29 14:50:35 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V3.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V3.xsa
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {false} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {true} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {false} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ENABLE_RESET {true} \
  CONFIG.INTERFACE_SELECTION {ENABLE_DRP} \
] [get_bd_cells xadc_wiz_0]
WARNING: [BD 41-1684] Pin /xadc_wiz_0/s_axi_aclk is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /xadc_wiz_0/s_axi_aresetn is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins xadc_wiz_0/dclk_in]
startgroup
set_property -dict [list \
  CONFIG.ENABLE_RESET {false} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
] [get_bd_cells xadc_wiz_0]
WARNING: [BD 41-1684] Pin /xadc_wiz_0/dclk_in is now disabled. All connections to this pin have been removed. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.ENABLE_EXTERNAL_MUX {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
] [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 15:57:42 2024...
