$comment
	File created using the following command:
		vcd file g07_lab2.msim.vcd -direction
$end
$date
	Fri Oct 06 14:58:59 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module g07_RANDU_vlg_vec_tst $end
$var reg 32 ! seed [31:0] $end
$var wire 1 " rand [31] $end
$var wire 1 # rand [30] $end
$var wire 1 $ rand [29] $end
$var wire 1 % rand [28] $end
$var wire 1 & rand [27] $end
$var wire 1 ' rand [26] $end
$var wire 1 ( rand [25] $end
$var wire 1 ) rand [24] $end
$var wire 1 * rand [23] $end
$var wire 1 + rand [22] $end
$var wire 1 , rand [21] $end
$var wire 1 - rand [20] $end
$var wire 1 . rand [19] $end
$var wire 1 / rand [18] $end
$var wire 1 0 rand [17] $end
$var wire 1 1 rand [16] $end
$var wire 1 2 rand [15] $end
$var wire 1 3 rand [14] $end
$var wire 1 4 rand [13] $end
$var wire 1 5 rand [12] $end
$var wire 1 6 rand [11] $end
$var wire 1 7 rand [10] $end
$var wire 1 8 rand [9] $end
$var wire 1 9 rand [8] $end
$var wire 1 : rand [7] $end
$var wire 1 ; rand [6] $end
$var wire 1 < rand [5] $end
$var wire 1 = rand [4] $end
$var wire 1 > rand [3] $end
$var wire 1 ? rand [2] $end
$var wire 1 @ rand [1] $end
$var wire 1 A rand [0] $end
$var wire 1 B sampler $end
$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I u2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 J u2|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 K u2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 L u2|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 M u2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 N u2|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 O u2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 P u2|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 Q u2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 R u2|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 S u2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 T u2|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 U u2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 V u2|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 W u2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 X u2|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 Y u2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 Z u2|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 [ u2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 \ u2|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 ] u2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 ^ u2|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 _ u2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 ` u2|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 a u2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 b u2|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 c u2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 d u2|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 e u2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 f u1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 g u2|LPM_ADD_SUB_component|auto_generated|op_1~29 $end
$var wire 1 h u2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout $end
$var wire 1 i u1|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 j u1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 k u2|LPM_ADD_SUB_component|auto_generated|op_1~31 $end
$var wire 1 l u2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout $end
$var wire 1 m u1|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 n u1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 o u2|LPM_ADD_SUB_component|auto_generated|op_1~33 $end
$var wire 1 p u2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout $end
$var wire 1 q u1|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 r u1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 s u2|LPM_ADD_SUB_component|auto_generated|op_1~35 $end
$var wire 1 t u2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout $end
$var wire 1 u u1|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 v u1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 w u2|LPM_ADD_SUB_component|auto_generated|op_1~37 $end
$var wire 1 x u2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout $end
$var wire 1 y u1|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 z u1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 { u2|LPM_ADD_SUB_component|auto_generated|op_1~39 $end
$var wire 1 | u2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout $end
$var wire 1 } u1|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 ~ u1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 !! u2|LPM_ADD_SUB_component|auto_generated|op_1~41 $end
$var wire 1 "! u2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout $end
$var wire 1 #! u1|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 $! u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 %! u2|LPM_ADD_SUB_component|auto_generated|op_1~43 $end
$var wire 1 &! u2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout $end
$var wire 1 '! u1|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 (! u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 )! u2|LPM_ADD_SUB_component|auto_generated|op_1~45 $end
$var wire 1 *! u2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout $end
$var wire 1 +! u1|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 ,! u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 -! u2|LPM_ADD_SUB_component|auto_generated|op_1~47 $end
$var wire 1 .! u2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout $end
$var wire 1 /! u1|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 0! u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 1! u2|LPM_ADD_SUB_component|auto_generated|op_1~49 $end
$var wire 1 2! u2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout $end
$var wire 1 3! u1|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 4! u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 5! u2|LPM_ADD_SUB_component|auto_generated|op_1~51 $end
$var wire 1 6! u2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout $end
$var wire 1 7! u1|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 8! u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 9! u2|LPM_ADD_SUB_component|auto_generated|op_1~53 $end
$var wire 1 :! u2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout $end
$var wire 1 ;! u1|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 <! u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 =! u2|LPM_ADD_SUB_component|auto_generated|op_1~55 $end
$var wire 1 >! u2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout $end
$var wire 1 ?! u1|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 @! u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 A! u2|LPM_ADD_SUB_component|auto_generated|op_1~57 $end
$var wire 1 B! u2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout $end
$var wire 1 C! seed~combout [31] $end
$var wire 1 D! seed~combout [30] $end
$var wire 1 E! seed~combout [29] $end
$var wire 1 F! seed~combout [28] $end
$var wire 1 G! seed~combout [27] $end
$var wire 1 H! seed~combout [26] $end
$var wire 1 I! seed~combout [25] $end
$var wire 1 J! seed~combout [24] $end
$var wire 1 K! seed~combout [23] $end
$var wire 1 L! seed~combout [22] $end
$var wire 1 M! seed~combout [21] $end
$var wire 1 N! seed~combout [20] $end
$var wire 1 O! seed~combout [19] $end
$var wire 1 P! seed~combout [18] $end
$var wire 1 Q! seed~combout [17] $end
$var wire 1 R! seed~combout [16] $end
$var wire 1 S! seed~combout [15] $end
$var wire 1 T! seed~combout [14] $end
$var wire 1 U! seed~combout [13] $end
$var wire 1 V! seed~combout [12] $end
$var wire 1 W! seed~combout [11] $end
$var wire 1 X! seed~combout [10] $end
$var wire 1 Y! seed~combout [9] $end
$var wire 1 Z! seed~combout [8] $end
$var wire 1 [! seed~combout [7] $end
$var wire 1 \! seed~combout [6] $end
$var wire 1 ]! seed~combout [5] $end
$var wire 1 ^! seed~combout [4] $end
$var wire 1 _! seed~combout [3] $end
$var wire 1 `! seed~combout [2] $end
$var wire 1 a! seed~combout [1] $end
$var wire 1 b! seed~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
1A
1@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
11
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
xB
0C
1D
xE
1F
1G
1H
1I
0J
0K
1L
0M
0N
0O
1P
0Q
0R
0S
1T
0U
0V
0W
1X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
1d
0e
1f
0g
1h
0i
0j
1k
0l
1m
0n
0o
0p
0q
0r
1s
0t
1u
0v
0w
0x
0y
0z
1{
0|
1}
0~
0!!
0"!
0#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
1/!
00!
01!
02!
03!
04!
15!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
0>!
1?!
0@!
0A!
0B!
1b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
zC!
$end
#1000000
