// Seed: 3892454219
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  always @(id_4 or posedge id_5) begin
    if (1) id_1 <= 1;
  end
  assign id_7[(1'h0)] = id_4;
endmodule
