/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [6:0] _06_;
  wire [46:0] _07_;
  wire [14:0] _08_;
  wire [20:0] _09_;
  wire [7:0] _10_;
  wire [6:0] _11_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(_00_ & celloutsig_0_22z);
  assign celloutsig_1_4z = ~(in_data[99] & in_data[106]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[0] & in_data[135]);
  assign celloutsig_0_20z = ~(in_data[21] & celloutsig_0_9z);
  assign celloutsig_1_18z = ~(celloutsig_1_4z | celloutsig_1_5z);
  assign celloutsig_0_27z = ~(_02_ | celloutsig_0_14z);
  assign celloutsig_0_17z = ~((_03_ | celloutsig_0_13z[10]) & (celloutsig_0_7z | _05_));
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_1z };
  reg [14:0] _20_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 15'h0000;
    else _20_ <= { _08_[14], _03_, celloutsig_0_32z, celloutsig_0_46z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_46z };
  assign out_data[46:32] = _20_;
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_13z[12:10], celloutsig_0_27z };
  assign out_data[3:0] = _21_;
  reg [20:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 21'h000000;
    else _22_ <= { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign { _09_[20:17], _08_[14], _03_, _09_[14:3], _00_, _09_[1:0] } = _22_;
  reg [7:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 8'h00;
    else _23_ <= { _09_[11:10], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _10_[7:6], _02_, _10_[4:3], _04_, _05_, _10_[0] } = _23_;
  reg [6:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 7'h00;
    else _24_ <= in_data[86:80];
  assign { _11_[6:3], _01_, _11_[1:0] } = _24_;
  reg [3:0] _25_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_15z[6:4], celloutsig_0_3z };
  assign _07_[43:40] = _25_;
  assign celloutsig_0_5z = _06_[5:3] / { 1'h1, in_data[38:37] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } == { _06_[1], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[90:87], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } == { celloutsig_0_0z[4], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z[2:1], celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_3z[4:1], celloutsig_1_5z, celloutsig_1_0z } >= celloutsig_1_1z[6:1];
  assign celloutsig_1_8z = { in_data[176:174], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } >= celloutsig_1_1z[8:1];
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z } > in_data[93:84];
  assign celloutsig_0_34z = { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_8z } <= { celloutsig_0_5z[2:1], celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_0_37z = ! { celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_36z };
  assign celloutsig_0_8z = ! { celloutsig_0_5z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_48z = { celloutsig_0_13z[12:10], celloutsig_0_37z } < { _09_[9:7], celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[188:183] < in_data[106:101];
  assign celloutsig_0_18z = { in_data[78:72], _06_ } < celloutsig_0_15z[19:6];
  assign celloutsig_0_22z = in_data[14:2] < { _10_[3], _04_, _05_, celloutsig_0_17z, _11_[6:3], _01_, _11_[1:0], celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_7z = celloutsig_1_0z & ~(in_data[165]);
  assign celloutsig_0_9z = celloutsig_0_0z[2] & ~(celloutsig_0_6z);
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_3z = in_data[35] & ~(celloutsig_0_2z[0]);
  assign celloutsig_0_28z = celloutsig_0_27z & ~(celloutsig_0_11z);
  assign celloutsig_0_0z = in_data[22:18] % { 1'h1, in_data[12:9] };
  assign celloutsig_1_2z = in_data[118:116] % { 1'h1, celloutsig_1_1z[4], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[9:3], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[6:0] };
  assign celloutsig_0_41z = { celloutsig_0_27z, _07_[43:40] } % { 1'h1, _11_[3], _01_, _11_[1], celloutsig_0_1z };
  assign celloutsig_0_32z = - { celloutsig_0_15z[8:5], celloutsig_0_28z };
  assign celloutsig_0_36z = - { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_1_1z = - { in_data[169:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = - { in_data[55:44], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_2z = - celloutsig_0_0z[2:0];
  assign celloutsig_1_19z = celloutsig_1_3z[7:4] >> { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_0z[3:0], _06_, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z } ^ in_data[41:26];
  assign celloutsig_0_14z = ~((celloutsig_0_3z & celloutsig_0_9z) | celloutsig_0_9z);
  assign { _07_[39:30], _07_[27:26], _07_[15:12], _07_[10:1] } = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, _07_[43:40], celloutsig_0_41z, celloutsig_0_37z };
  assign _08_[13:0] = { _03_, celloutsig_0_32z, celloutsig_0_46z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_46z };
  assign { _09_[16:15], _09_[2] } = { _08_[14], _03_, _00_ };
  assign { _10_[5], _10_[2:1] } = { _02_, _04_, _05_ };
  assign _11_[2] = _01_;
  assign { out_data[128], out_data[99:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
