
Pulse_Counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027c8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002888  08002888  00012888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028f4  080028f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080028f4  080028f4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028f4  080028f4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028f4  080028f4  000128f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028f8  080028f8  000128f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080028fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000000c  08002908  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08002908  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c92d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b1a  00000000  00000000  0002c961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  0002e480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002f018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff42  00000000  00000000  0002fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da56  00000000  00000000  0003fa4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00062def  00000000  00000000  0004d4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b028f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a54  00000000  00000000  000b02e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002870 	.word	0x08002870

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002870 	.word	0x08002870

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t Counter=0;
 8000226:	1dbb      	adds	r3, r7, #6
 8000228:	2200      	movs	r2, #0
 800022a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 faa6 	bl	800077c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f83c 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f000 f93e 	bl	80004b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000238:	f000 f91e 	bl	8000478 <MX_DMA_Init>
  MX_TIM3_Init();
 800023c:	f000 f88e 	bl	800035c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000240:	f000 f8ea 	bl	8000418 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000244:	4b15      	ldr	r3, [pc, #84]	; (800029c <main+0x7c>)
 8000246:	0018      	movs	r0, r3
 8000248:	f001 fbf0 	bl	8001a2c <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Counter = __HAL_TIM_GET_COUNTER(&htim3);
 800024c:	4b13      	ldr	r3, [pc, #76]	; (800029c <main+0x7c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000252:	1dbb      	adds	r3, r7, #6
 8000254:	801a      	strh	r2, [r3, #0]
	  itoa(Counter,string,10);
 8000256:	1dbb      	adds	r3, r7, #6
 8000258:	881b      	ldrh	r3, [r3, #0]
 800025a:	0039      	movs	r1, r7
 800025c:	220a      	movs	r2, #10
 800025e:	0018      	movs	r0, r3
 8000260:	f002 faba 	bl	80027d8 <itoa>
	  HAL_UART_Transmit(&huart1, "Count :" , 7, HAL_MAX_DELAY);
 8000264:	2301      	movs	r3, #1
 8000266:	425b      	negs	r3, r3
 8000268:	490d      	ldr	r1, [pc, #52]	; (80002a0 <main+0x80>)
 800026a:	480e      	ldr	r0, [pc, #56]	; (80002a4 <main+0x84>)
 800026c:	2207      	movs	r2, #7
 800026e:	f001 fe85 	bl	8001f7c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, string , 5, HAL_MAX_DELAY);
 8000272:	2301      	movs	r3, #1
 8000274:	425b      	negs	r3, r3
 8000276:	0039      	movs	r1, r7
 8000278:	480a      	ldr	r0, [pc, #40]	; (80002a4 <main+0x84>)
 800027a:	2205      	movs	r2, #5
 800027c:	f001 fe7e 	bl	8001f7c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\n\r" , 2, HAL_MAX_DELAY);
 8000280:	2301      	movs	r3, #1
 8000282:	425b      	negs	r3, r3
 8000284:	4908      	ldr	r1, [pc, #32]	; (80002a8 <main+0x88>)
 8000286:	4807      	ldr	r0, [pc, #28]	; (80002a4 <main+0x84>)
 8000288:	2202      	movs	r2, #2
 800028a:	f001 fe77 	bl	8001f7c <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800028e:	23fa      	movs	r3, #250	; 0xfa
 8000290:	009b      	lsls	r3, r3, #2
 8000292:	0018      	movs	r0, r3
 8000294:	f000 fad6 	bl	8000844 <HAL_Delay>
  {
 8000298:	e7d8      	b.n	800024c <main+0x2c>
 800029a:	46c0      	nop			; (mov r8, r8)
 800029c:	20000028 	.word	0x20000028
 80002a0:	08002888 	.word	0x08002888
 80002a4:	20000070 	.word	0x20000070
 80002a8:	08002890 	.word	0x08002890

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b095      	sub	sp, #84	; 0x54
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	2420      	movs	r4, #32
 80002b4:	193b      	adds	r3, r7, r4
 80002b6:	0018      	movs	r0, r3
 80002b8:	2330      	movs	r3, #48	; 0x30
 80002ba:	001a      	movs	r2, r3
 80002bc:	2100      	movs	r1, #0
 80002be:	f002 fa8f 	bl	80027e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c2:	2310      	movs	r3, #16
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	0018      	movs	r0, r3
 80002c8:	2310      	movs	r3, #16
 80002ca:	001a      	movs	r2, r3
 80002cc:	2100      	movs	r1, #0
 80002ce:	f002 fa87 	bl	80027e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d2:	003b      	movs	r3, r7
 80002d4:	0018      	movs	r0, r3
 80002d6:	2310      	movs	r3, #16
 80002d8:	001a      	movs	r2, r3
 80002da:	2100      	movs	r1, #0
 80002dc:	f002 fa80 	bl	80027e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002e0:	0021      	movs	r1, r4
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	2202      	movs	r2, #2
 80002e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2201      	movs	r2, #1
 80002ec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2210      	movs	r2, #16
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2200      	movs	r2, #0
 80002f8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 fe19 	bl	8000f34 <HAL_RCC_OscConfig>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000306:	f000 f8fb 	bl	8000500 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030a:	2110      	movs	r1, #16
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2207      	movs	r2, #7
 8000310:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2200      	movs	r2, #0
 8000316:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031e:	187b      	adds	r3, r7, r1
 8000320:	2200      	movs	r2, #0
 8000322:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000324:	187b      	adds	r3, r7, r1
 8000326:	2100      	movs	r1, #0
 8000328:	0018      	movs	r0, r3
 800032a:	f001 f91d 	bl	8001568 <HAL_RCC_ClockConfig>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000332:	f000 f8e5 	bl	8000500 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000336:	003b      	movs	r3, r7
 8000338:	2201      	movs	r2, #1
 800033a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800033c:	003b      	movs	r3, r7
 800033e:	2200      	movs	r2, #0
 8000340:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000342:	003b      	movs	r3, r7
 8000344:	0018      	movs	r0, r3
 8000346:	f001 fa53 	bl	80017f0 <HAL_RCCEx_PeriphCLKConfig>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800034e:	f000 f8d7 	bl	8000500 <Error_Handler>
  }
}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b015      	add	sp, #84	; 0x54
 8000358:	bd90      	pop	{r4, r7, pc}
	...

0800035c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b088      	sub	sp, #32
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000362:	230c      	movs	r3, #12
 8000364:	18fb      	adds	r3, r7, r3
 8000366:	0018      	movs	r0, r3
 8000368:	2314      	movs	r3, #20
 800036a:	001a      	movs	r2, r3
 800036c:	2100      	movs	r1, #0
 800036e:	f002 fa37 	bl	80027e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	0018      	movs	r0, r3
 8000376:	2308      	movs	r3, #8
 8000378:	001a      	movs	r2, r3
 800037a:	2100      	movs	r1, #0
 800037c:	f002 fa30 	bl	80027e0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000380:	4b22      	ldr	r3, [pc, #136]	; (800040c <MX_TIM3_Init+0xb0>)
 8000382:	4a23      	ldr	r2, [pc, #140]	; (8000410 <MX_TIM3_Init+0xb4>)
 8000384:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000386:	4b21      	ldr	r3, [pc, #132]	; (800040c <MX_TIM3_Init+0xb0>)
 8000388:	2200      	movs	r2, #0
 800038a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038c:	4b1f      	ldr	r3, [pc, #124]	; (800040c <MX_TIM3_Init+0xb0>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000392:	4b1e      	ldr	r3, [pc, #120]	; (800040c <MX_TIM3_Init+0xb0>)
 8000394:	4a1f      	ldr	r2, [pc, #124]	; (8000414 <MX_TIM3_Init+0xb8>)
 8000396:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000398:	4b1c      	ldr	r3, [pc, #112]	; (800040c <MX_TIM3_Init+0xb0>)
 800039a:	2200      	movs	r2, #0
 800039c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800039e:	4b1b      	ldr	r3, [pc, #108]	; (800040c <MX_TIM3_Init+0xb0>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003a4:	4b19      	ldr	r3, [pc, #100]	; (800040c <MX_TIM3_Init+0xb0>)
 80003a6:	0018      	movs	r0, r3
 80003a8:	f001 faf0 	bl	800198c <HAL_TIM_Base_Init>
 80003ac:	1e03      	subs	r3, r0, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80003b0:	f000 f8a6 	bl	8000500 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80003b4:	210c      	movs	r1, #12
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2207      	movs	r2, #7
 80003ba:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	2250      	movs	r2, #80	; 0x50
 80003c0:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80003c2:	187b      	adds	r3, r7, r1
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerFilter = 0;
 80003c8:	187b      	adds	r3, r7, r1
 80003ca:	2200      	movs	r2, #0
 80003cc:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80003ce:	187a      	adds	r2, r7, r1
 80003d0:	4b0e      	ldr	r3, [pc, #56]	; (800040c <MX_TIM3_Init+0xb0>)
 80003d2:	0011      	movs	r1, r2
 80003d4:	0018      	movs	r0, r3
 80003d6:	f001 fb67 	bl	8001aa8 <HAL_TIM_SlaveConfigSynchro>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d001      	beq.n	80003e2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80003de:	f000 f88f 	bl	8000500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2200      	movs	r2, #0
 80003ec:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003ee:	1d3a      	adds	r2, r7, #4
 80003f0:	4b06      	ldr	r3, [pc, #24]	; (800040c <MX_TIM3_Init+0xb0>)
 80003f2:	0011      	movs	r1, r2
 80003f4:	0018      	movs	r0, r3
 80003f6:	f001 fd1b 	bl	8001e30 <HAL_TIMEx_MasterConfigSynchronization>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80003fe:	f000 f87f 	bl	8000500 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b008      	add	sp, #32
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	20000028 	.word	0x20000028
 8000410:	40000400 	.word	0x40000400
 8000414:	0000ffff 	.word	0x0000ffff

08000418 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800041c:	4b14      	ldr	r3, [pc, #80]	; (8000470 <MX_USART1_UART_Init+0x58>)
 800041e:	4a15      	ldr	r2, [pc, #84]	; (8000474 <MX_USART1_UART_Init+0x5c>)
 8000420:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000422:	4b13      	ldr	r3, [pc, #76]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000424:	22e1      	movs	r2, #225	; 0xe1
 8000426:	0252      	lsls	r2, r2, #9
 8000428:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800042a:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_USART1_UART_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000430:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000436:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800043c:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <MX_USART1_UART_Init+0x58>)
 800043e:	220c      	movs	r2, #12
 8000440:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000442:	4b0b      	ldr	r3, [pc, #44]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000444:	2200      	movs	r2, #0
 8000446:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000448:	4b09      	ldr	r3, [pc, #36]	; (8000470 <MX_USART1_UART_Init+0x58>)
 800044a:	2200      	movs	r2, #0
 800044c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800044e:	4b08      	ldr	r3, [pc, #32]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000450:	2200      	movs	r2, #0
 8000452:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000454:	4b06      	ldr	r3, [pc, #24]	; (8000470 <MX_USART1_UART_Init+0x58>)
 8000456:	2200      	movs	r2, #0
 8000458:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800045a:	4b05      	ldr	r3, [pc, #20]	; (8000470 <MX_USART1_UART_Init+0x58>)
 800045c:	0018      	movs	r0, r3
 800045e:	f001 fd39 	bl	8001ed4 <HAL_UART_Init>
 8000462:	1e03      	subs	r3, r0, #0
 8000464:	d001      	beq.n	800046a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000466:	f000 f84b 	bl	8000500 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	20000070 	.word	0x20000070
 8000474:	40013800 	.word	0x40013800

08000478 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800047e:	4b0c      	ldr	r3, [pc, #48]	; (80004b0 <MX_DMA_Init+0x38>)
 8000480:	695a      	ldr	r2, [r3, #20]
 8000482:	4b0b      	ldr	r3, [pc, #44]	; (80004b0 <MX_DMA_Init+0x38>)
 8000484:	2101      	movs	r1, #1
 8000486:	430a      	orrs	r2, r1
 8000488:	615a      	str	r2, [r3, #20]
 800048a:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <MX_DMA_Init+0x38>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	2201      	movs	r2, #1
 8000490:	4013      	ands	r3, r2
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000496:	2200      	movs	r2, #0
 8000498:	2100      	movs	r1, #0
 800049a:	200a      	movs	r0, #10
 800049c:	f000 faa2 	bl	80009e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80004a0:	200a      	movs	r0, #10
 80004a2:	f000 fab4 	bl	8000a0e <HAL_NVIC_EnableIRQ>

}
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b002      	add	sp, #8
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	40021000 	.word	0x40021000

080004b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ba:	4b10      	ldr	r3, [pc, #64]	; (80004fc <MX_GPIO_Init+0x48>)
 80004bc:	695a      	ldr	r2, [r3, #20]
 80004be:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <MX_GPIO_Init+0x48>)
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	03c9      	lsls	r1, r1, #15
 80004c4:	430a      	orrs	r2, r1
 80004c6:	615a      	str	r2, [r3, #20]
 80004c8:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <MX_GPIO_Init+0x48>)
 80004ca:	695a      	ldr	r2, [r3, #20]
 80004cc:	2380      	movs	r3, #128	; 0x80
 80004ce:	03db      	lsls	r3, r3, #15
 80004d0:	4013      	ands	r3, r2
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d6:	4b09      	ldr	r3, [pc, #36]	; (80004fc <MX_GPIO_Init+0x48>)
 80004d8:	695a      	ldr	r2, [r3, #20]
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <MX_GPIO_Init+0x48>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0289      	lsls	r1, r1, #10
 80004e0:	430a      	orrs	r2, r1
 80004e2:	615a      	str	r2, [r3, #20]
 80004e4:	4b05      	ldr	r3, [pc, #20]	; (80004fc <MX_GPIO_Init+0x48>)
 80004e6:	695a      	ldr	r2, [r3, #20]
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	029b      	lsls	r3, r3, #10
 80004ec:	4013      	ands	r3, r2
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b002      	add	sp, #8
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	40021000 	.word	0x40021000

08000500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000504:	b672      	cpsid	i
}
 8000506:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000508:	e7fe      	b.n	8000508 <Error_Handler+0x8>
	...

0800050c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <HAL_MspInit+0x44>)
 8000514:	699a      	ldr	r2, [r3, #24]
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <HAL_MspInit+0x44>)
 8000518:	2101      	movs	r1, #1
 800051a:	430a      	orrs	r2, r1
 800051c:	619a      	str	r2, [r3, #24]
 800051e:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <HAL_MspInit+0x44>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	2201      	movs	r2, #1
 8000524:	4013      	ands	r3, r2
 8000526:	607b      	str	r3, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <HAL_MspInit+0x44>)
 800052c:	69da      	ldr	r2, [r3, #28]
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <HAL_MspInit+0x44>)
 8000530:	2180      	movs	r1, #128	; 0x80
 8000532:	0549      	lsls	r1, r1, #21
 8000534:	430a      	orrs	r2, r1
 8000536:	61da      	str	r2, [r3, #28]
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <HAL_MspInit+0x44>)
 800053a:	69da      	ldr	r2, [r3, #28]
 800053c:	2380      	movs	r3, #128	; 0x80
 800053e:	055b      	lsls	r3, r3, #21
 8000540:	4013      	ands	r3, r2
 8000542:	603b      	str	r3, [r7, #0]
 8000544:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	b002      	add	sp, #8
 800054c:	bd80      	pop	{r7, pc}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	40021000 	.word	0x40021000

08000554 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b08b      	sub	sp, #44	; 0x2c
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	2414      	movs	r4, #20
 800055e:	193b      	adds	r3, r7, r4
 8000560:	0018      	movs	r0, r3
 8000562:	2314      	movs	r3, #20
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f002 f93a 	bl	80027e0 <memset>
  if(htim_base->Instance==TIM3)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a1b      	ldr	r2, [pc, #108]	; (80005e0 <HAL_TIM_Base_MspInit+0x8c>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d130      	bne.n	80005d8 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000576:	4b1b      	ldr	r3, [pc, #108]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 8000578:	69da      	ldr	r2, [r3, #28]
 800057a:	4b1a      	ldr	r3, [pc, #104]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 800057c:	2102      	movs	r1, #2
 800057e:	430a      	orrs	r2, r1
 8000580:	61da      	str	r2, [r3, #28]
 8000582:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 8000584:	69db      	ldr	r3, [r3, #28]
 8000586:	2202      	movs	r2, #2
 8000588:	4013      	ands	r3, r2
 800058a:	613b      	str	r3, [r7, #16]
 800058c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 8000590:	695a      	ldr	r2, [r3, #20]
 8000592:	4b14      	ldr	r3, [pc, #80]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	0289      	lsls	r1, r1, #10
 8000598:	430a      	orrs	r2, r1
 800059a:	615a      	str	r2, [r3, #20]
 800059c:	4b11      	ldr	r3, [pc, #68]	; (80005e4 <HAL_TIM_Base_MspInit+0x90>)
 800059e:	695a      	ldr	r2, [r3, #20]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	029b      	lsls	r3, r3, #10
 80005a4:	4013      	ands	r3, r2
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005aa:	0021      	movs	r1, r4
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2240      	movs	r2, #64	; 0x40
 80005b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2202      	movs	r2, #2
 80005b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2201      	movs	r2, #1
 80005c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ca:	187a      	adds	r2, r7, r1
 80005cc:	2390      	movs	r3, #144	; 0x90
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fb3e 	bl	8000c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005d8:	46c0      	nop			; (mov r8, r8)
 80005da:	46bd      	mov	sp, r7
 80005dc:	b00b      	add	sp, #44	; 0x2c
 80005de:	bd90      	pop	{r4, r7, pc}
 80005e0:	40000400 	.word	0x40000400
 80005e4:	40021000 	.word	0x40021000

080005e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b08b      	sub	sp, #44	; 0x2c
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f0:	2414      	movs	r4, #20
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	0018      	movs	r0, r3
 80005f6:	2314      	movs	r3, #20
 80005f8:	001a      	movs	r2, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	f002 f8f0 	bl	80027e0 <memset>
  if(huart->Instance==USART1)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a2f      	ldr	r2, [pc, #188]	; (80006c4 <HAL_UART_MspInit+0xdc>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d158      	bne.n	80006bc <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800060a:	4b2f      	ldr	r3, [pc, #188]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 800060c:	699a      	ldr	r2, [r3, #24]
 800060e:	4b2e      	ldr	r3, [pc, #184]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 8000610:	2180      	movs	r1, #128	; 0x80
 8000612:	01c9      	lsls	r1, r1, #7
 8000614:	430a      	orrs	r2, r1
 8000616:	619a      	str	r2, [r3, #24]
 8000618:	4b2b      	ldr	r3, [pc, #172]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 800061a:	699a      	ldr	r2, [r3, #24]
 800061c:	2380      	movs	r3, #128	; 0x80
 800061e:	01db      	lsls	r3, r3, #7
 8000620:	4013      	ands	r3, r2
 8000622:	613b      	str	r3, [r7, #16]
 8000624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b28      	ldr	r3, [pc, #160]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 8000628:	695a      	ldr	r2, [r3, #20]
 800062a:	4b27      	ldr	r3, [pc, #156]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0289      	lsls	r1, r1, #10
 8000630:	430a      	orrs	r2, r1
 8000632:	615a      	str	r2, [r3, #20]
 8000634:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <HAL_UART_MspInit+0xe0>)
 8000636:	695a      	ldr	r2, [r3, #20]
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	029b      	lsls	r3, r3, #10
 800063c:	4013      	ands	r3, r2
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000642:	0021      	movs	r1, r4
 8000644:	187b      	adds	r3, r7, r1
 8000646:	220c      	movs	r2, #12
 8000648:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800064a:	187b      	adds	r3, r7, r1
 800064c:	2202      	movs	r2, #2
 800064e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	187b      	adds	r3, r7, r1
 8000652:	2200      	movs	r2, #0
 8000654:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000656:	187b      	adds	r3, r7, r1
 8000658:	2203      	movs	r2, #3
 800065a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2201      	movs	r2, #1
 8000660:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000662:	187a      	adds	r2, r7, r1
 8000664:	2390      	movs	r3, #144	; 0x90
 8000666:	05db      	lsls	r3, r3, #23
 8000668:	0011      	movs	r1, r2
 800066a:	0018      	movs	r0, r3
 800066c:	f000 faf2 	bl	8000c54 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000670:	4b16      	ldr	r3, [pc, #88]	; (80006cc <HAL_UART_MspInit+0xe4>)
 8000672:	4a17      	ldr	r2, [pc, #92]	; (80006d0 <HAL_UART_MspInit+0xe8>)
 8000674:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000676:	4b15      	ldr	r3, [pc, #84]	; (80006cc <HAL_UART_MspInit+0xe4>)
 8000678:	2200      	movs	r2, #0
 800067a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800067c:	4b13      	ldr	r3, [pc, #76]	; (80006cc <HAL_UART_MspInit+0xe4>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000682:	4b12      	ldr	r3, [pc, #72]	; (80006cc <HAL_UART_MspInit+0xe4>)
 8000684:	2280      	movs	r2, #128	; 0x80
 8000686:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000688:	4b10      	ldr	r3, [pc, #64]	; (80006cc <HAL_UART_MspInit+0xe4>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800068e:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <HAL_UART_MspInit+0xe4>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000694:	4b0d      	ldr	r3, [pc, #52]	; (80006cc <HAL_UART_MspInit+0xe4>)
 8000696:	2220      	movs	r2, #32
 8000698:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <HAL_UART_MspInit+0xe4>)
 800069c:	2200      	movs	r2, #0
 800069e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <HAL_UART_MspInit+0xe4>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 f9d0 	bl	8000a48 <HAL_DMA_Init>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d001      	beq.n	80006b0 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 80006ac:	f7ff ff28 	bl	8000500 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4a06      	ldr	r2, [pc, #24]	; (80006cc <HAL_UART_MspInit+0xe4>)
 80006b4:	675a      	str	r2, [r3, #116]	; 0x74
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <HAL_UART_MspInit+0xe4>)
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80006bc:	46c0      	nop			; (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b00b      	add	sp, #44	; 0x2c
 80006c2:	bd90      	pop	{r4, r7, pc}
 80006c4:	40013800 	.word	0x40013800
 80006c8:	40021000 	.word	0x40021000
 80006cc:	200000f8 	.word	0x200000f8
 80006d0:	40020030 	.word	0x40020030

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f8:	f000 f888 	bl	800080c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <DMA1_Channel2_3_IRQHandler+0x14>)
 800070a:	0018      	movs	r0, r3
 800070c:	f000 f9e4 	bl	8000ad8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000710:	46c0      	nop			; (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	200000f8 	.word	0x200000f8

0800071c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000728:	480d      	ldr	r0, [pc, #52]	; (8000760 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800072a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800072c:	f7ff fff6 	bl	800071c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000730:	480c      	ldr	r0, [pc, #48]	; (8000764 <LoopForever+0x6>)
  ldr r1, =_edata
 8000732:	490d      	ldr	r1, [pc, #52]	; (8000768 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000734:	4a0d      	ldr	r2, [pc, #52]	; (800076c <LoopForever+0xe>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000738:	e002      	b.n	8000740 <LoopCopyDataInit>

0800073a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800073a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800073c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073e:	3304      	adds	r3, #4

08000740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000744:	d3f9      	bcc.n	800073a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000746:	4a0a      	ldr	r2, [pc, #40]	; (8000770 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000748:	4c0a      	ldr	r4, [pc, #40]	; (8000774 <LoopForever+0x16>)
  movs r3, #0
 800074a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800074c:	e001      	b.n	8000752 <LoopFillZerobss>

0800074e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000750:	3204      	adds	r2, #4

08000752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000754:	d3fb      	bcc.n	800074e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000756:	f002 f803 	bl	8002760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075a:	f7ff fd61 	bl	8000220 <main>

0800075e <LoopForever>:

LoopForever:
    b LoopForever
 800075e:	e7fe      	b.n	800075e <LoopForever>
  ldr   r0, =_estack
 8000760:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000768:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800076c:	080028fc 	.word	0x080028fc
  ldr r2, =_sbss
 8000770:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000774:	20000140 	.word	0x20000140

08000778 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_IRQHandler>
	...

0800077c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000780:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <HAL_Init+0x24>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <HAL_Init+0x24>)
 8000786:	2110      	movs	r1, #16
 8000788:	430a      	orrs	r2, r1
 800078a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800078c:	2003      	movs	r0, #3
 800078e:	f000 f809 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000792:	f7ff febb 	bl	800050c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000796:	2300      	movs	r3, #0
}
 8000798:	0018      	movs	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b590      	push	{r4, r7, lr}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b14      	ldr	r3, [pc, #80]	; (8000800 <HAL_InitTick+0x5c>)
 80007ae:	681c      	ldr	r4, [r3, #0]
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <HAL_InitTick+0x60>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	0019      	movs	r1, r3
 80007b6:	23fa      	movs	r3, #250	; 0xfa
 80007b8:	0098      	lsls	r0, r3, #2
 80007ba:	f7ff fca5 	bl	8000108 <__udivsi3>
 80007be:	0003      	movs	r3, r0
 80007c0:	0019      	movs	r1, r3
 80007c2:	0020      	movs	r0, r4
 80007c4:	f7ff fca0 	bl	8000108 <__udivsi3>
 80007c8:	0003      	movs	r3, r0
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 f92f 	bl	8000a2e <HAL_SYSTICK_Config>
 80007d0:	1e03      	subs	r3, r0, #0
 80007d2:	d001      	beq.n	80007d8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007d4:	2301      	movs	r3, #1
 80007d6:	e00f      	b.n	80007f8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b03      	cmp	r3, #3
 80007dc:	d80b      	bhi.n	80007f6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007de:	6879      	ldr	r1, [r7, #4]
 80007e0:	2301      	movs	r3, #1
 80007e2:	425b      	negs	r3, r3
 80007e4:	2200      	movs	r2, #0
 80007e6:	0018      	movs	r0, r3
 80007e8:	f000 f8fc 	bl	80009e4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <HAL_InitTick+0x64>)
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007f2:	2300      	movs	r3, #0
 80007f4:	e000      	b.n	80007f8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	b003      	add	sp, #12
 80007fe:	bd90      	pop	{r4, r7, pc}
 8000800:	20000000 	.word	0x20000000
 8000804:	20000008 	.word	0x20000008
 8000808:	20000004 	.word	0x20000004

0800080c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <HAL_IncTick+0x1c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	001a      	movs	r2, r3
 8000816:	4b05      	ldr	r3, [pc, #20]	; (800082c <HAL_IncTick+0x20>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	18d2      	adds	r2, r2, r3
 800081c:	4b03      	ldr	r3, [pc, #12]	; (800082c <HAL_IncTick+0x20>)
 800081e:	601a      	str	r2, [r3, #0]
}
 8000820:	46c0      	nop			; (mov r8, r8)
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	20000008 	.word	0x20000008
 800082c:	2000013c 	.word	0x2000013c

08000830 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  return uwTick;
 8000834:	4b02      	ldr	r3, [pc, #8]	; (8000840 <HAL_GetTick+0x10>)
 8000836:	681b      	ldr	r3, [r3, #0]
}
 8000838:	0018      	movs	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	2000013c 	.word	0x2000013c

08000844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800084c:	f7ff fff0 	bl	8000830 <HAL_GetTick>
 8000850:	0003      	movs	r3, r0
 8000852:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	3301      	adds	r3, #1
 800085c:	d005      	beq.n	800086a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800085e:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <HAL_Delay+0x44>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	001a      	movs	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	189b      	adds	r3, r3, r2
 8000868:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	f7ff ffe0 	bl	8000830 <HAL_GetTick>
 8000870:	0002      	movs	r2, r0
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	429a      	cmp	r2, r3
 800087a:	d8f7      	bhi.n	800086c <HAL_Delay+0x28>
  {
  }
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b004      	add	sp, #16
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	20000008 	.word	0x20000008

0800088c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	0002      	movs	r2, r0
 8000894:	1dfb      	adds	r3, r7, #7
 8000896:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000898:	1dfb      	adds	r3, r7, #7
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b7f      	cmp	r3, #127	; 0x7f
 800089e:	d809      	bhi.n	80008b4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a0:	1dfb      	adds	r3, r7, #7
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	001a      	movs	r2, r3
 80008a6:	231f      	movs	r3, #31
 80008a8:	401a      	ands	r2, r3
 80008aa:	4b04      	ldr	r3, [pc, #16]	; (80008bc <__NVIC_EnableIRQ+0x30>)
 80008ac:	2101      	movs	r1, #1
 80008ae:	4091      	lsls	r1, r2
 80008b0:	000a      	movs	r2, r1
 80008b2:	601a      	str	r2, [r3, #0]
  }
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b002      	add	sp, #8
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	e000e100 	.word	0xe000e100

080008c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	0002      	movs	r2, r0
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008ce:	1dfb      	adds	r3, r7, #7
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b7f      	cmp	r3, #127	; 0x7f
 80008d4:	d828      	bhi.n	8000928 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d6:	4a2f      	ldr	r2, [pc, #188]	; (8000994 <__NVIC_SetPriority+0xd4>)
 80008d8:	1dfb      	adds	r3, r7, #7
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	b25b      	sxtb	r3, r3
 80008de:	089b      	lsrs	r3, r3, #2
 80008e0:	33c0      	adds	r3, #192	; 0xc0
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	589b      	ldr	r3, [r3, r2]
 80008e6:	1dfa      	adds	r2, r7, #7
 80008e8:	7812      	ldrb	r2, [r2, #0]
 80008ea:	0011      	movs	r1, r2
 80008ec:	2203      	movs	r2, #3
 80008ee:	400a      	ands	r2, r1
 80008f0:	00d2      	lsls	r2, r2, #3
 80008f2:	21ff      	movs	r1, #255	; 0xff
 80008f4:	4091      	lsls	r1, r2
 80008f6:	000a      	movs	r2, r1
 80008f8:	43d2      	mvns	r2, r2
 80008fa:	401a      	ands	r2, r3
 80008fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	019b      	lsls	r3, r3, #6
 8000902:	22ff      	movs	r2, #255	; 0xff
 8000904:	401a      	ands	r2, r3
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	0018      	movs	r0, r3
 800090c:	2303      	movs	r3, #3
 800090e:	4003      	ands	r3, r0
 8000910:	00db      	lsls	r3, r3, #3
 8000912:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000914:	481f      	ldr	r0, [pc, #124]	; (8000994 <__NVIC_SetPriority+0xd4>)
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	b25b      	sxtb	r3, r3
 800091c:	089b      	lsrs	r3, r3, #2
 800091e:	430a      	orrs	r2, r1
 8000920:	33c0      	adds	r3, #192	; 0xc0
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000926:	e031      	b.n	800098c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000928:	4a1b      	ldr	r2, [pc, #108]	; (8000998 <__NVIC_SetPriority+0xd8>)
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	0019      	movs	r1, r3
 8000930:	230f      	movs	r3, #15
 8000932:	400b      	ands	r3, r1
 8000934:	3b08      	subs	r3, #8
 8000936:	089b      	lsrs	r3, r3, #2
 8000938:	3306      	adds	r3, #6
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	18d3      	adds	r3, r2, r3
 800093e:	3304      	adds	r3, #4
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	1dfa      	adds	r2, r7, #7
 8000944:	7812      	ldrb	r2, [r2, #0]
 8000946:	0011      	movs	r1, r2
 8000948:	2203      	movs	r2, #3
 800094a:	400a      	ands	r2, r1
 800094c:	00d2      	lsls	r2, r2, #3
 800094e:	21ff      	movs	r1, #255	; 0xff
 8000950:	4091      	lsls	r1, r2
 8000952:	000a      	movs	r2, r1
 8000954:	43d2      	mvns	r2, r2
 8000956:	401a      	ands	r2, r3
 8000958:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	019b      	lsls	r3, r3, #6
 800095e:	22ff      	movs	r2, #255	; 0xff
 8000960:	401a      	ands	r2, r3
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	0018      	movs	r0, r3
 8000968:	2303      	movs	r3, #3
 800096a:	4003      	ands	r3, r0
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000970:	4809      	ldr	r0, [pc, #36]	; (8000998 <__NVIC_SetPriority+0xd8>)
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	001c      	movs	r4, r3
 8000978:	230f      	movs	r3, #15
 800097a:	4023      	ands	r3, r4
 800097c:	3b08      	subs	r3, #8
 800097e:	089b      	lsrs	r3, r3, #2
 8000980:	430a      	orrs	r2, r1
 8000982:	3306      	adds	r3, #6
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	18c3      	adds	r3, r0, r3
 8000988:	3304      	adds	r3, #4
 800098a:	601a      	str	r2, [r3, #0]
}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b003      	add	sp, #12
 8000992:	bd90      	pop	{r4, r7, pc}
 8000994:	e000e100 	.word	0xe000e100
 8000998:	e000ed00 	.word	0xe000ed00

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	1e5a      	subs	r2, r3, #1
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	045b      	lsls	r3, r3, #17
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d301      	bcc.n	80009b4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009b0:	2301      	movs	r3, #1
 80009b2:	e010      	b.n	80009d6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <SysTick_Config+0x44>)
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	3a01      	subs	r2, #1
 80009ba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009bc:	2301      	movs	r3, #1
 80009be:	425b      	negs	r3, r3
 80009c0:	2103      	movs	r1, #3
 80009c2:	0018      	movs	r0, r3
 80009c4:	f7ff ff7c 	bl	80008c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <SysTick_Config+0x44>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ce:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <SysTick_Config+0x44>)
 80009d0:	2207      	movs	r2, #7
 80009d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	0018      	movs	r0, r3
 80009d8:	46bd      	mov	sp, r7
 80009da:	b002      	add	sp, #8
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	e000e010 	.word	0xe000e010

080009e4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60b9      	str	r1, [r7, #8]
 80009ec:	607a      	str	r2, [r7, #4]
 80009ee:	210f      	movs	r1, #15
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	1c02      	adds	r2, r0, #0
 80009f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b25b      	sxtb	r3, r3
 80009fe:	0011      	movs	r1, r2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f7ff ff5d 	bl	80008c0 <__NVIC_SetPriority>
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b004      	add	sp, #16
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b082      	sub	sp, #8
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	0002      	movs	r2, r0
 8000a16:	1dfb      	adds	r3, r7, #7
 8000a18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b25b      	sxtb	r3, r3
 8000a20:	0018      	movs	r0, r3
 8000a22:	f7ff ff33 	bl	800088c <__NVIC_EnableIRQ>
}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b002      	add	sp, #8
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff ffaf 	bl	800099c <SysTick_Config>
 8000a3e:	0003      	movs	r3, r0
}
 8000a40:	0018      	movs	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b002      	add	sp, #8
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d101      	bne.n	8000a5e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e036      	b.n	8000acc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2221      	movs	r2, #33	; 0x21
 8000a62:	2102      	movs	r1, #2
 8000a64:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4a18      	ldr	r2, [pc, #96]	; (8000ad4 <HAL_DMA_Init+0x8c>)
 8000a72:	4013      	ands	r3, r2
 8000a74:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000a7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	69db      	ldr	r3, [r3, #28]
 8000a9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	68fa      	ldr	r2, [r7, #12]
 8000aaa:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f000 f8b4 	bl	8000c1c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2221      	movs	r2, #33	; 0x21
 8000abe:	2101      	movs	r1, #1
 8000ac0:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2220      	movs	r2, #32
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000aca:	2300      	movs	r3, #0
}
 8000acc:	0018      	movs	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b004      	add	sp, #16
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	ffffc00f 	.word	0xffffc00f

08000ad8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	2204      	movs	r2, #4
 8000af6:	409a      	lsls	r2, r3
 8000af8:	0013      	movs	r3, r2
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	4013      	ands	r3, r2
 8000afe:	d024      	beq.n	8000b4a <HAL_DMA_IRQHandler+0x72>
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	2204      	movs	r2, #4
 8000b04:	4013      	ands	r3, r2
 8000b06:	d020      	beq.n	8000b4a <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2220      	movs	r2, #32
 8000b10:	4013      	ands	r3, r2
 8000b12:	d107      	bne.n	8000b24 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2104      	movs	r1, #4
 8000b20:	438a      	bics	r2, r1
 8000b22:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b2c:	2104      	movs	r1, #4
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	000a      	movs	r2, r1
 8000b32:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d100      	bne.n	8000b3e <HAL_DMA_IRQHandler+0x66>
 8000b3c:	e06a      	b.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	0010      	movs	r0, r2
 8000b46:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000b48:	e064      	b.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	2202      	movs	r2, #2
 8000b50:	409a      	lsls	r2, r3
 8000b52:	0013      	movs	r3, r2
 8000b54:	68fa      	ldr	r2, [r7, #12]
 8000b56:	4013      	ands	r3, r2
 8000b58:	d02b      	beq.n	8000bb2 <HAL_DMA_IRQHandler+0xda>
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d027      	beq.n	8000bb2 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2220      	movs	r2, #32
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d10b      	bne.n	8000b86 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	210a      	movs	r1, #10
 8000b7a:	438a      	bics	r2, r1
 8000b7c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2221      	movs	r2, #33	; 0x21
 8000b82:	2101      	movs	r1, #1
 8000b84:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b8e:	2102      	movs	r1, #2
 8000b90:	4091      	lsls	r1, r2
 8000b92:	000a      	movs	r2, r1
 8000b94:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2220      	movs	r2, #32
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d036      	beq.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	0010      	movs	r0, r2
 8000bae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000bb0:	e030      	b.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	2208      	movs	r2, #8
 8000bb8:	409a      	lsls	r2, r3
 8000bba:	0013      	movs	r3, r2
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	d028      	beq.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	2208      	movs	r2, #8
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	d024      	beq.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	210e      	movs	r1, #14
 8000bd6:	438a      	bics	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000be2:	2101      	movs	r1, #1
 8000be4:	4091      	lsls	r1, r2
 8000be6:	000a      	movs	r2, r1
 8000be8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2201      	movs	r2, #1
 8000bee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2221      	movs	r2, #33	; 0x21
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2220      	movs	r2, #32
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d005      	beq.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	0010      	movs	r0, r2
 8000c10:	4798      	blx	r3
    }
  }
}
 8000c12:	e7ff      	b.n	8000c14 <HAL_DMA_IRQHandler+0x13c>
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b004      	add	sp, #16
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <DMA_CalcBaseAndBitshift+0x30>)
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	4463      	add	r3, ip
 8000c2e:	2114      	movs	r1, #20
 8000c30:	0018      	movs	r0, r3
 8000c32:	f7ff fa69 	bl	8000108 <__udivsi3>
 8000c36:	0003      	movs	r3, r0
 8000c38:	009a      	lsls	r2, r3, #2
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a03      	ldr	r2, [pc, #12]	; (8000c50 <DMA_CalcBaseAndBitshift+0x34>)
 8000c42:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b002      	add	sp, #8
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	bffdfff8 	.word	0xbffdfff8
 8000c50:	40020000 	.word	0x40020000

08000c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c62:	e14f      	b.n	8000f04 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2101      	movs	r1, #1
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	4091      	lsls	r1, r2
 8000c6e:	000a      	movs	r2, r1
 8000c70:	4013      	ands	r3, r2
 8000c72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d100      	bne.n	8000c7c <HAL_GPIO_Init+0x28>
 8000c7a:	e140      	b.n	8000efe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	2203      	movs	r2, #3
 8000c82:	4013      	ands	r3, r2
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d005      	beq.n	8000c94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d130      	bne.n	8000cf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	2203      	movs	r2, #3
 8000ca0:	409a      	lsls	r2, r3
 8000ca2:	0013      	movs	r3, r2
 8000ca4:	43da      	mvns	r2, r3
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	409a      	lsls	r2, r3
 8000cb6:	0013      	movs	r3, r2
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cca:	2201      	movs	r2, #1
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	091b      	lsrs	r3, r3, #4
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
 8000ce8:	0013      	movs	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2203      	movs	r2, #3
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b03      	cmp	r3, #3
 8000d00:	d017      	beq.n	8000d32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	409a      	lsls	r2, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	43da      	mvns	r2, r3
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	409a      	lsls	r2, r3
 8000d24:	0013      	movs	r3, r2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2203      	movs	r2, #3
 8000d38:	4013      	ands	r3, r2
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d123      	bne.n	8000d86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	08da      	lsrs	r2, r3, #3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3208      	adds	r2, #8
 8000d46:	0092      	lsls	r2, r2, #2
 8000d48:	58d3      	ldr	r3, [r2, r3]
 8000d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	2207      	movs	r2, #7
 8000d50:	4013      	ands	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	220f      	movs	r2, #15
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	691a      	ldr	r2, [r3, #16]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	2107      	movs	r1, #7
 8000d6a:	400b      	ands	r3, r1
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	08da      	lsrs	r2, r3, #3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3208      	adds	r2, #8
 8000d80:	0092      	lsls	r2, r2, #2
 8000d82:	6939      	ldr	r1, [r7, #16]
 8000d84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	2203      	movs	r2, #3
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	43da      	mvns	r2, r3
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	2203      	movs	r2, #3
 8000da4:	401a      	ands	r2, r3
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	409a      	lsls	r2, r3
 8000dac:	0013      	movs	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	23c0      	movs	r3, #192	; 0xc0
 8000dc0:	029b      	lsls	r3, r3, #10
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	d100      	bne.n	8000dc8 <HAL_GPIO_Init+0x174>
 8000dc6:	e09a      	b.n	8000efe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc8:	4b54      	ldr	r3, [pc, #336]	; (8000f1c <HAL_GPIO_Init+0x2c8>)
 8000dca:	699a      	ldr	r2, [r3, #24]
 8000dcc:	4b53      	ldr	r3, [pc, #332]	; (8000f1c <HAL_GPIO_Init+0x2c8>)
 8000dce:	2101      	movs	r1, #1
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	619a      	str	r2, [r3, #24]
 8000dd4:	4b51      	ldr	r3, [pc, #324]	; (8000f1c <HAL_GPIO_Init+0x2c8>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	2201      	movs	r2, #1
 8000dda:	4013      	ands	r3, r2
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000de0:	4a4f      	ldr	r2, [pc, #316]	; (8000f20 <HAL_GPIO_Init+0x2cc>)
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	089b      	lsrs	r3, r3, #2
 8000de6:	3302      	adds	r3, #2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	589b      	ldr	r3, [r3, r2]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	2203      	movs	r2, #3
 8000df2:	4013      	ands	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	220f      	movs	r2, #15
 8000df8:	409a      	lsls	r2, r3
 8000dfa:	0013      	movs	r3, r2
 8000dfc:	43da      	mvns	r2, r3
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	2390      	movs	r3, #144	; 0x90
 8000e08:	05db      	lsls	r3, r3, #23
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d013      	beq.n	8000e36 <HAL_GPIO_Init+0x1e2>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a44      	ldr	r2, [pc, #272]	; (8000f24 <HAL_GPIO_Init+0x2d0>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d00d      	beq.n	8000e32 <HAL_GPIO_Init+0x1de>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a43      	ldr	r2, [pc, #268]	; (8000f28 <HAL_GPIO_Init+0x2d4>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d007      	beq.n	8000e2e <HAL_GPIO_Init+0x1da>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a42      	ldr	r2, [pc, #264]	; (8000f2c <HAL_GPIO_Init+0x2d8>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d101      	bne.n	8000e2a <HAL_GPIO_Init+0x1d6>
 8000e26:	2303      	movs	r3, #3
 8000e28:	e006      	b.n	8000e38 <HAL_GPIO_Init+0x1e4>
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	e004      	b.n	8000e38 <HAL_GPIO_Init+0x1e4>
 8000e2e:	2302      	movs	r3, #2
 8000e30:	e002      	b.n	8000e38 <HAL_GPIO_Init+0x1e4>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e000      	b.n	8000e38 <HAL_GPIO_Init+0x1e4>
 8000e36:	2300      	movs	r3, #0
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	2103      	movs	r1, #3
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	0092      	lsls	r2, r2, #2
 8000e40:	4093      	lsls	r3, r2
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e48:	4935      	ldr	r1, [pc, #212]	; (8000f20 <HAL_GPIO_Init+0x2cc>)
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	089b      	lsrs	r3, r3, #2
 8000e4e:	3302      	adds	r3, #2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e56:	4b36      	ldr	r3, [pc, #216]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	035b      	lsls	r3, r3, #13
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e80:	4b2b      	ldr	r3, [pc, #172]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	43da      	mvns	r2, r3
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	039b      	lsls	r3, r3, #14
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ea4:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000eaa:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	029b      	lsls	r3, r3, #10
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ece:	4b18      	ldr	r3, [pc, #96]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ed4:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	43da      	mvns	r2, r3
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	025b      	lsls	r3, r3, #9
 8000eec:	4013      	ands	r3, r2
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <HAL_GPIO_Init+0x2dc>)
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	3301      	adds	r3, #1
 8000f02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	40da      	lsrs	r2, r3
 8000f0c:	1e13      	subs	r3, r2, #0
 8000f0e:	d000      	beq.n	8000f12 <HAL_GPIO_Init+0x2be>
 8000f10:	e6a8      	b.n	8000c64 <HAL_GPIO_Init+0x10>
  } 
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b006      	add	sp, #24
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40010000 	.word	0x40010000
 8000f24:	48000400 	.word	0x48000400
 8000f28:	48000800 	.word	0x48000800
 8000f2c:	48000c00 	.word	0x48000c00
 8000f30:	40010400 	.word	0x40010400

08000f34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e301      	b.n	800154a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	d100      	bne.n	8000f52 <HAL_RCC_OscConfig+0x1e>
 8000f50:	e08d      	b.n	800106e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f52:	4bc3      	ldr	r3, [pc, #780]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	220c      	movs	r2, #12
 8000f58:	4013      	ands	r3, r2
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	d00e      	beq.n	8000f7c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f5e:	4bc0      	ldr	r3, [pc, #768]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	220c      	movs	r2, #12
 8000f64:	4013      	ands	r3, r2
 8000f66:	2b08      	cmp	r3, #8
 8000f68:	d116      	bne.n	8000f98 <HAL_RCC_OscConfig+0x64>
 8000f6a:	4bbd      	ldr	r3, [pc, #756]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000f6c:	685a      	ldr	r2, [r3, #4]
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	025b      	lsls	r3, r3, #9
 8000f72:	401a      	ands	r2, r3
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	025b      	lsls	r3, r3, #9
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d10d      	bne.n	8000f98 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7c:	4bb8      	ldr	r3, [pc, #736]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	029b      	lsls	r3, r3, #10
 8000f84:	4013      	ands	r3, r2
 8000f86:	d100      	bne.n	8000f8a <HAL_RCC_OscConfig+0x56>
 8000f88:	e070      	b.n	800106c <HAL_RCC_OscConfig+0x138>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d000      	beq.n	8000f94 <HAL_RCC_OscConfig+0x60>
 8000f92:	e06b      	b.n	800106c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e2d8      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d107      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x7c>
 8000fa0:	4baf      	ldr	r3, [pc, #700]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4bae      	ldr	r3, [pc, #696]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fa6:	2180      	movs	r1, #128	; 0x80
 8000fa8:	0249      	lsls	r1, r1, #9
 8000faa:	430a      	orrs	r2, r1
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	e02f      	b.n	8001010 <HAL_RCC_OscConfig+0xdc>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d10c      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x9e>
 8000fb8:	4ba9      	ldr	r3, [pc, #676]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4ba8      	ldr	r3, [pc, #672]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	49a9      	ldr	r1, [pc, #676]	; (8001264 <HAL_RCC_OscConfig+0x330>)
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	4ba6      	ldr	r3, [pc, #664]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4ba5      	ldr	r3, [pc, #660]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fca:	49a7      	ldr	r1, [pc, #668]	; (8001268 <HAL_RCC_OscConfig+0x334>)
 8000fcc:	400a      	ands	r2, r1
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	e01e      	b.n	8001010 <HAL_RCC_OscConfig+0xdc>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b05      	cmp	r3, #5
 8000fd8:	d10e      	bne.n	8000ff8 <HAL_RCC_OscConfig+0xc4>
 8000fda:	4ba1      	ldr	r3, [pc, #644]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	4ba0      	ldr	r3, [pc, #640]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fe0:	2180      	movs	r1, #128	; 0x80
 8000fe2:	02c9      	lsls	r1, r1, #11
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	4b9d      	ldr	r3, [pc, #628]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b9c      	ldr	r3, [pc, #624]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000fee:	2180      	movs	r1, #128	; 0x80
 8000ff0:	0249      	lsls	r1, r1, #9
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	e00b      	b.n	8001010 <HAL_RCC_OscConfig+0xdc>
 8000ff8:	4b99      	ldr	r3, [pc, #612]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b98      	ldr	r3, [pc, #608]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	4999      	ldr	r1, [pc, #612]	; (8001264 <HAL_RCC_OscConfig+0x330>)
 8001000:	400a      	ands	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	4b96      	ldr	r3, [pc, #600]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b95      	ldr	r3, [pc, #596]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800100a:	4997      	ldr	r1, [pc, #604]	; (8001268 <HAL_RCC_OscConfig+0x334>)
 800100c:	400a      	ands	r2, r1
 800100e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d014      	beq.n	8001042 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001018:	f7ff fc0a 	bl	8000830 <HAL_GetTick>
 800101c:	0003      	movs	r3, r0
 800101e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001022:	f7ff fc05 	bl	8000830 <HAL_GetTick>
 8001026:	0002      	movs	r2, r0
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b64      	cmp	r3, #100	; 0x64
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e28a      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001034:	4b8a      	ldr	r3, [pc, #552]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	029b      	lsls	r3, r3, #10
 800103c:	4013      	ands	r3, r2
 800103e:	d0f0      	beq.n	8001022 <HAL_RCC_OscConfig+0xee>
 8001040:	e015      	b.n	800106e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001042:	f7ff fbf5 	bl	8000830 <HAL_GetTick>
 8001046:	0003      	movs	r3, r0
 8001048:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800104c:	f7ff fbf0 	bl	8000830 <HAL_GetTick>
 8001050:	0002      	movs	r2, r0
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b64      	cmp	r3, #100	; 0x64
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e275      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800105e:	4b80      	ldr	r3, [pc, #512]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	029b      	lsls	r3, r3, #10
 8001066:	4013      	ands	r3, r2
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x118>
 800106a:	e000      	b.n	800106e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800106c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2202      	movs	r2, #2
 8001074:	4013      	ands	r3, r2
 8001076:	d100      	bne.n	800107a <HAL_RCC_OscConfig+0x146>
 8001078:	e069      	b.n	800114e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800107a:	4b79      	ldr	r3, [pc, #484]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	220c      	movs	r2, #12
 8001080:	4013      	ands	r3, r2
 8001082:	d00b      	beq.n	800109c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001084:	4b76      	ldr	r3, [pc, #472]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	220c      	movs	r2, #12
 800108a:	4013      	ands	r3, r2
 800108c:	2b08      	cmp	r3, #8
 800108e:	d11c      	bne.n	80010ca <HAL_RCC_OscConfig+0x196>
 8001090:	4b73      	ldr	r3, [pc, #460]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	025b      	lsls	r3, r3, #9
 8001098:	4013      	ands	r3, r2
 800109a:	d116      	bne.n	80010ca <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800109c:	4b70      	ldr	r3, [pc, #448]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2202      	movs	r2, #2
 80010a2:	4013      	ands	r3, r2
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x17e>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d001      	beq.n	80010b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e24b      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b2:	4b6b      	ldr	r3, [pc, #428]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	22f8      	movs	r2, #248	; 0xf8
 80010b8:	4393      	bics	r3, r2
 80010ba:	0019      	movs	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	00da      	lsls	r2, r3, #3
 80010c2:	4b67      	ldr	r3, [pc, #412]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80010c4:	430a      	orrs	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c8:	e041      	b.n	800114e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d024      	beq.n	800111c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010d2:	4b63      	ldr	r3, [pc, #396]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	4b62      	ldr	r3, [pc, #392]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80010d8:	2101      	movs	r1, #1
 80010da:	430a      	orrs	r2, r1
 80010dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010de:	f7ff fba7 	bl	8000830 <HAL_GetTick>
 80010e2:	0003      	movs	r3, r0
 80010e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e6:	e008      	b.n	80010fa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e8:	f7ff fba2 	bl	8000830 <HAL_GetTick>
 80010ec:	0002      	movs	r2, r0
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d901      	bls.n	80010fa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80010f6:	2303      	movs	r3, #3
 80010f8:	e227      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010fa:	4b59      	ldr	r3, [pc, #356]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	d0f1      	beq.n	80010e8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001104:	4b56      	ldr	r3, [pc, #344]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	22f8      	movs	r2, #248	; 0xf8
 800110a:	4393      	bics	r3, r2
 800110c:	0019      	movs	r1, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	00da      	lsls	r2, r3, #3
 8001114:	4b52      	ldr	r3, [pc, #328]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001116:	430a      	orrs	r2, r1
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	e018      	b.n	800114e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800111c:	4b50      	ldr	r3, [pc, #320]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b4f      	ldr	r3, [pc, #316]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001122:	2101      	movs	r1, #1
 8001124:	438a      	bics	r2, r1
 8001126:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001128:	f7ff fb82 	bl	8000830 <HAL_GetTick>
 800112c:	0003      	movs	r3, r0
 800112e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001130:	e008      	b.n	8001144 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001132:	f7ff fb7d 	bl	8000830 <HAL_GetTick>
 8001136:	0002      	movs	r2, r0
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e202      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001144:	4b46      	ldr	r3, [pc, #280]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2202      	movs	r2, #2
 800114a:	4013      	ands	r3, r2
 800114c:	d1f1      	bne.n	8001132 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2208      	movs	r2, #8
 8001154:	4013      	ands	r3, r2
 8001156:	d036      	beq.n	80011c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	69db      	ldr	r3, [r3, #28]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d019      	beq.n	8001194 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001160:	4b3f      	ldr	r3, [pc, #252]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001164:	4b3e      	ldr	r3, [pc, #248]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001166:	2101      	movs	r1, #1
 8001168:	430a      	orrs	r2, r1
 800116a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116c:	f7ff fb60 	bl	8000830 <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001176:	f7ff fb5b 	bl	8000830 <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e1e0      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001188:	4b35      	ldr	r3, [pc, #212]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800118a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118c:	2202      	movs	r2, #2
 800118e:	4013      	ands	r3, r2
 8001190:	d0f1      	beq.n	8001176 <HAL_RCC_OscConfig+0x242>
 8001192:	e018      	b.n	80011c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001194:	4b32      	ldr	r3, [pc, #200]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001198:	4b31      	ldr	r3, [pc, #196]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 800119a:	2101      	movs	r1, #1
 800119c:	438a      	bics	r2, r1
 800119e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a0:	f7ff fb46 	bl	8000830 <HAL_GetTick>
 80011a4:	0003      	movs	r3, r0
 80011a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011a8:	e008      	b.n	80011bc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011aa:	f7ff fb41 	bl	8000830 <HAL_GetTick>
 80011ae:	0002      	movs	r2, r0
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d901      	bls.n	80011bc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e1c6      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011bc:	4b28      	ldr	r3, [pc, #160]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80011be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c0:	2202      	movs	r2, #2
 80011c2:	4013      	ands	r3, r2
 80011c4:	d1f1      	bne.n	80011aa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2204      	movs	r2, #4
 80011cc:	4013      	ands	r3, r2
 80011ce:	d100      	bne.n	80011d2 <HAL_RCC_OscConfig+0x29e>
 80011d0:	e0b4      	b.n	800133c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011d2:	201f      	movs	r0, #31
 80011d4:	183b      	adds	r3, r7, r0
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011da:	4b21      	ldr	r3, [pc, #132]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	69da      	ldr	r2, [r3, #28]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	055b      	lsls	r3, r3, #21
 80011e2:	4013      	ands	r3, r2
 80011e4:	d110      	bne.n	8001208 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011e6:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80011e8:	69da      	ldr	r2, [r3, #28]
 80011ea:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80011ec:	2180      	movs	r1, #128	; 0x80
 80011ee:	0549      	lsls	r1, r1, #21
 80011f0:	430a      	orrs	r2, r1
 80011f2:	61da      	str	r2, [r3, #28]
 80011f4:	4b1a      	ldr	r3, [pc, #104]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	69da      	ldr	r2, [r3, #28]
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	055b      	lsls	r3, r3, #21
 80011fc:	4013      	ands	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001202:	183b      	adds	r3, r7, r0
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <HAL_RCC_OscConfig+0x338>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4013      	ands	r3, r2
 8001212:	d11a      	bne.n	800124a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_RCC_OscConfig+0x338>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <HAL_RCC_OscConfig+0x338>)
 800121a:	2180      	movs	r1, #128	; 0x80
 800121c:	0049      	lsls	r1, r1, #1
 800121e:	430a      	orrs	r2, r1
 8001220:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001222:	f7ff fb05 	bl	8000830 <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800122c:	f7ff fb00 	bl	8000830 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b64      	cmp	r3, #100	; 0x64
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e185      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_RCC_OscConfig+0x338>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4013      	ands	r3, r2
 8001248:	d0f0      	beq.n	800122c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d10e      	bne.n	8001270 <HAL_RCC_OscConfig+0x33c>
 8001252:	4b03      	ldr	r3, [pc, #12]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001254:	6a1a      	ldr	r2, [r3, #32]
 8001256:	4b02      	ldr	r3, [pc, #8]	; (8001260 <HAL_RCC_OscConfig+0x32c>)
 8001258:	2101      	movs	r1, #1
 800125a:	430a      	orrs	r2, r1
 800125c:	621a      	str	r2, [r3, #32]
 800125e:	e035      	b.n	80012cc <HAL_RCC_OscConfig+0x398>
 8001260:	40021000 	.word	0x40021000
 8001264:	fffeffff 	.word	0xfffeffff
 8001268:	fffbffff 	.word	0xfffbffff
 800126c:	40007000 	.word	0x40007000
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10c      	bne.n	8001292 <HAL_RCC_OscConfig+0x35e>
 8001278:	4bb6      	ldr	r3, [pc, #728]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800127a:	6a1a      	ldr	r2, [r3, #32]
 800127c:	4bb5      	ldr	r3, [pc, #724]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800127e:	2101      	movs	r1, #1
 8001280:	438a      	bics	r2, r1
 8001282:	621a      	str	r2, [r3, #32]
 8001284:	4bb3      	ldr	r3, [pc, #716]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001286:	6a1a      	ldr	r2, [r3, #32]
 8001288:	4bb2      	ldr	r3, [pc, #712]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800128a:	2104      	movs	r1, #4
 800128c:	438a      	bics	r2, r1
 800128e:	621a      	str	r2, [r3, #32]
 8001290:	e01c      	b.n	80012cc <HAL_RCC_OscConfig+0x398>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	2b05      	cmp	r3, #5
 8001298:	d10c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x380>
 800129a:	4bae      	ldr	r3, [pc, #696]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800129c:	6a1a      	ldr	r2, [r3, #32]
 800129e:	4bad      	ldr	r3, [pc, #692]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012a0:	2104      	movs	r1, #4
 80012a2:	430a      	orrs	r2, r1
 80012a4:	621a      	str	r2, [r3, #32]
 80012a6:	4bab      	ldr	r3, [pc, #684]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012a8:	6a1a      	ldr	r2, [r3, #32]
 80012aa:	4baa      	ldr	r3, [pc, #680]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012ac:	2101      	movs	r1, #1
 80012ae:	430a      	orrs	r2, r1
 80012b0:	621a      	str	r2, [r3, #32]
 80012b2:	e00b      	b.n	80012cc <HAL_RCC_OscConfig+0x398>
 80012b4:	4ba7      	ldr	r3, [pc, #668]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012b6:	6a1a      	ldr	r2, [r3, #32]
 80012b8:	4ba6      	ldr	r3, [pc, #664]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012ba:	2101      	movs	r1, #1
 80012bc:	438a      	bics	r2, r1
 80012be:	621a      	str	r2, [r3, #32]
 80012c0:	4ba4      	ldr	r3, [pc, #656]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012c2:	6a1a      	ldr	r2, [r3, #32]
 80012c4:	4ba3      	ldr	r3, [pc, #652]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012c6:	2104      	movs	r1, #4
 80012c8:	438a      	bics	r2, r1
 80012ca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d014      	beq.n	80012fe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d4:	f7ff faac 	bl	8000830 <HAL_GetTick>
 80012d8:	0003      	movs	r3, r0
 80012da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012dc:	e009      	b.n	80012f2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012de:	f7ff faa7 	bl	8000830 <HAL_GetTick>
 80012e2:	0002      	movs	r2, r0
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	4a9b      	ldr	r2, [pc, #620]	; (8001558 <HAL_RCC_OscConfig+0x624>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e12b      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f2:	4b98      	ldr	r3, [pc, #608]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80012f4:	6a1b      	ldr	r3, [r3, #32]
 80012f6:	2202      	movs	r2, #2
 80012f8:	4013      	ands	r3, r2
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x3aa>
 80012fc:	e013      	b.n	8001326 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fe:	f7ff fa97 	bl	8000830 <HAL_GetTick>
 8001302:	0003      	movs	r3, r0
 8001304:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001306:	e009      	b.n	800131c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001308:	f7ff fa92 	bl	8000830 <HAL_GetTick>
 800130c:	0002      	movs	r2, r0
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	4a91      	ldr	r2, [pc, #580]	; (8001558 <HAL_RCC_OscConfig+0x624>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e116      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800131c:	4b8d      	ldr	r3, [pc, #564]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	2202      	movs	r2, #2
 8001322:	4013      	ands	r3, r2
 8001324:	d1f0      	bne.n	8001308 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001326:	231f      	movs	r3, #31
 8001328:	18fb      	adds	r3, r7, r3
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d105      	bne.n	800133c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001330:	4b88      	ldr	r3, [pc, #544]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001332:	69da      	ldr	r2, [r3, #28]
 8001334:	4b87      	ldr	r3, [pc, #540]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001336:	4989      	ldr	r1, [pc, #548]	; (800155c <HAL_RCC_OscConfig+0x628>)
 8001338:	400a      	ands	r2, r1
 800133a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2210      	movs	r2, #16
 8001342:	4013      	ands	r3, r2
 8001344:	d063      	beq.n	800140e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d12a      	bne.n	80013a4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800134e:	4b81      	ldr	r3, [pc, #516]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001350:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001352:	4b80      	ldr	r3, [pc, #512]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001354:	2104      	movs	r1, #4
 8001356:	430a      	orrs	r2, r1
 8001358:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800135a:	4b7e      	ldr	r3, [pc, #504]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800135c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800135e:	4b7d      	ldr	r3, [pc, #500]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001360:	2101      	movs	r1, #1
 8001362:	430a      	orrs	r2, r1
 8001364:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001366:	f7ff fa63 	bl	8000830 <HAL_GetTick>
 800136a:	0003      	movs	r3, r0
 800136c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001370:	f7ff fa5e 	bl	8000830 <HAL_GetTick>
 8001374:	0002      	movs	r2, r0
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e0e3      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001382:	4b74      	ldr	r3, [pc, #464]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001386:	2202      	movs	r2, #2
 8001388:	4013      	ands	r3, r2
 800138a:	d0f1      	beq.n	8001370 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800138c:	4b71      	ldr	r3, [pc, #452]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800138e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001390:	22f8      	movs	r2, #248	; 0xf8
 8001392:	4393      	bics	r3, r2
 8001394:	0019      	movs	r1, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	00da      	lsls	r2, r3, #3
 800139c:	4b6d      	ldr	r3, [pc, #436]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800139e:	430a      	orrs	r2, r1
 80013a0:	635a      	str	r2, [r3, #52]	; 0x34
 80013a2:	e034      	b.n	800140e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	695b      	ldr	r3, [r3, #20]
 80013a8:	3305      	adds	r3, #5
 80013aa:	d111      	bne.n	80013d0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013ac:	4b69      	ldr	r3, [pc, #420]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013b0:	4b68      	ldr	r3, [pc, #416]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013b2:	2104      	movs	r1, #4
 80013b4:	438a      	bics	r2, r1
 80013b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013b8:	4b66      	ldr	r3, [pc, #408]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013bc:	22f8      	movs	r2, #248	; 0xf8
 80013be:	4393      	bics	r3, r2
 80013c0:	0019      	movs	r1, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	00da      	lsls	r2, r3, #3
 80013c8:	4b62      	ldr	r3, [pc, #392]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013ca:	430a      	orrs	r2, r1
 80013cc:	635a      	str	r2, [r3, #52]	; 0x34
 80013ce:	e01e      	b.n	800140e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013d0:	4b60      	ldr	r3, [pc, #384]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013d4:	4b5f      	ldr	r3, [pc, #380]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013d6:	2104      	movs	r1, #4
 80013d8:	430a      	orrs	r2, r1
 80013da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013dc:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e0:	4b5c      	ldr	r3, [pc, #368]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80013e2:	2101      	movs	r1, #1
 80013e4:	438a      	bics	r2, r1
 80013e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff fa22 	bl	8000830 <HAL_GetTick>
 80013ec:	0003      	movs	r3, r0
 80013ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013f2:	f7ff fa1d 	bl	8000830 <HAL_GetTick>
 80013f6:	0002      	movs	r2, r0
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e0a2      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001408:	2202      	movs	r2, #2
 800140a:	4013      	ands	r3, r2
 800140c:	d1f1      	bne.n	80013f2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a1b      	ldr	r3, [r3, #32]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d100      	bne.n	8001418 <HAL_RCC_OscConfig+0x4e4>
 8001416:	e097      	b.n	8001548 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001418:	4b4e      	ldr	r3, [pc, #312]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	220c      	movs	r2, #12
 800141e:	4013      	ands	r3, r2
 8001420:	2b08      	cmp	r3, #8
 8001422:	d100      	bne.n	8001426 <HAL_RCC_OscConfig+0x4f2>
 8001424:	e06b      	b.n	80014fe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d14c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800142e:	4b49      	ldr	r3, [pc, #292]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4b48      	ldr	r3, [pc, #288]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001434:	494a      	ldr	r1, [pc, #296]	; (8001560 <HAL_RCC_OscConfig+0x62c>)
 8001436:	400a      	ands	r2, r1
 8001438:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143a:	f7ff f9f9 	bl	8000830 <HAL_GetTick>
 800143e:	0003      	movs	r3, r0
 8001440:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001444:	f7ff f9f4 	bl	8000830 <HAL_GetTick>
 8001448:	0002      	movs	r2, r0
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e079      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001456:	4b3f      	ldr	r3, [pc, #252]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	049b      	lsls	r3, r3, #18
 800145e:	4013      	ands	r3, r2
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001462:	4b3c      	ldr	r3, [pc, #240]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001466:	220f      	movs	r2, #15
 8001468:	4393      	bics	r3, r2
 800146a:	0019      	movs	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001470:	4b38      	ldr	r3, [pc, #224]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001472:	430a      	orrs	r2, r1
 8001474:	62da      	str	r2, [r3, #44]	; 0x2c
 8001476:	4b37      	ldr	r3, [pc, #220]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4a3a      	ldr	r2, [pc, #232]	; (8001564 <HAL_RCC_OscConfig+0x630>)
 800147c:	4013      	ands	r3, r2
 800147e:	0019      	movs	r1, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001488:	431a      	orrs	r2, r3
 800148a:	4b32      	ldr	r3, [pc, #200]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800148c:	430a      	orrs	r2, r1
 800148e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001490:	4b30      	ldr	r3, [pc, #192]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	4b2f      	ldr	r3, [pc, #188]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001496:	2180      	movs	r1, #128	; 0x80
 8001498:	0449      	lsls	r1, r1, #17
 800149a:	430a      	orrs	r2, r1
 800149c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149e:	f7ff f9c7 	bl	8000830 <HAL_GetTick>
 80014a2:	0003      	movs	r3, r0
 80014a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a8:	f7ff f9c2 	bl	8000830 <HAL_GetTick>
 80014ac:	0002      	movs	r2, r0
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e047      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014ba:	4b26      	ldr	r3, [pc, #152]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	049b      	lsls	r3, r3, #18
 80014c2:	4013      	ands	r3, r2
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x574>
 80014c6:	e03f      	b.n	8001548 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c8:	4b22      	ldr	r3, [pc, #136]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b21      	ldr	r3, [pc, #132]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80014ce:	4924      	ldr	r1, [pc, #144]	; (8001560 <HAL_RCC_OscConfig+0x62c>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d4:	f7ff f9ac 	bl	8000830 <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014de:	f7ff f9a7 	bl	8000830 <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e02c      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	049b      	lsls	r3, r3, #18
 80014f8:	4013      	ands	r3, r2
 80014fa:	d1f0      	bne.n	80014de <HAL_RCC_OscConfig+0x5aa>
 80014fc:	e024      	b.n	8001548 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d101      	bne.n	800150a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e01f      	b.n	800154a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <HAL_RCC_OscConfig+0x620>)
 8001512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001514:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	025b      	lsls	r3, r3, #9
 800151c:	401a      	ands	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001522:	429a      	cmp	r2, r3
 8001524:	d10e      	bne.n	8001544 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	220f      	movs	r2, #15
 800152a:	401a      	ands	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001530:	429a      	cmp	r2, r3
 8001532:	d107      	bne.n	8001544 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	23f0      	movs	r3, #240	; 0xf0
 8001538:	039b      	lsls	r3, r3, #14
 800153a:	401a      	ands	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001540:	429a      	cmp	r2, r3
 8001542:	d001      	beq.n	8001548 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e000      	b.n	800154a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001548:	2300      	movs	r3, #0
}
 800154a:	0018      	movs	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	b008      	add	sp, #32
 8001550:	bd80      	pop	{r7, pc}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	40021000 	.word	0x40021000
 8001558:	00001388 	.word	0x00001388
 800155c:	efffffff 	.word	0xefffffff
 8001560:	feffffff 	.word	0xfeffffff
 8001564:	ffc2ffff 	.word	0xffc2ffff

08001568 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e0b3      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800157c:	4b5b      	ldr	r3, [pc, #364]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2201      	movs	r2, #1
 8001582:	4013      	ands	r3, r2
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d911      	bls.n	80015ae <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158a:	4b58      	ldr	r3, [pc, #352]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2201      	movs	r2, #1
 8001590:	4393      	bics	r3, r2
 8001592:	0019      	movs	r1, r3
 8001594:	4b55      	ldr	r3, [pc, #340]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	430a      	orrs	r2, r1
 800159a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800159c:	4b53      	ldr	r3, [pc, #332]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2201      	movs	r2, #1
 80015a2:	4013      	ands	r3, r2
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d001      	beq.n	80015ae <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e09a      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2202      	movs	r2, #2
 80015b4:	4013      	ands	r3, r2
 80015b6:	d015      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2204      	movs	r2, #4
 80015be:	4013      	ands	r3, r2
 80015c0:	d006      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015c2:	4b4b      	ldr	r3, [pc, #300]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	4b4a      	ldr	r3, [pc, #296]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80015c8:	21e0      	movs	r1, #224	; 0xe0
 80015ca:	00c9      	lsls	r1, r1, #3
 80015cc:	430a      	orrs	r2, r1
 80015ce:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015d0:	4b47      	ldr	r3, [pc, #284]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	22f0      	movs	r2, #240	; 0xf0
 80015d6:	4393      	bics	r3, r2
 80015d8:	0019      	movs	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689a      	ldr	r2, [r3, #8]
 80015de:	4b44      	ldr	r3, [pc, #272]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80015e0:	430a      	orrs	r2, r1
 80015e2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2201      	movs	r2, #1
 80015ea:	4013      	ands	r3, r2
 80015ec:	d040      	beq.n	8001670 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d107      	bne.n	8001606 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f6:	4b3e      	ldr	r3, [pc, #248]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	029b      	lsls	r3, r3, #10
 80015fe:	4013      	ands	r3, r2
 8001600:	d114      	bne.n	800162c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e06e      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	2b02      	cmp	r3, #2
 800160c:	d107      	bne.n	800161e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160e:	4b38      	ldr	r3, [pc, #224]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	049b      	lsls	r3, r3, #18
 8001616:	4013      	ands	r3, r2
 8001618:	d108      	bne.n	800162c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e062      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2202      	movs	r2, #2
 8001624:	4013      	ands	r3, r2
 8001626:	d101      	bne.n	800162c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e05b      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2203      	movs	r2, #3
 8001632:	4393      	bics	r3, r2
 8001634:	0019      	movs	r1, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	4b2d      	ldr	r3, [pc, #180]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 800163c:	430a      	orrs	r2, r1
 800163e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001640:	f7ff f8f6 	bl	8000830 <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001648:	e009      	b.n	800165e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800164a:	f7ff f8f1 	bl	8000830 <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	4a27      	ldr	r2, [pc, #156]	; (80016f4 <HAL_RCC_ClockConfig+0x18c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d901      	bls.n	800165e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e042      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165e:	4b24      	ldr	r3, [pc, #144]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	220c      	movs	r2, #12
 8001664:	401a      	ands	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	429a      	cmp	r2, r3
 800166e:	d1ec      	bne.n	800164a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001670:	4b1e      	ldr	r3, [pc, #120]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2201      	movs	r2, #1
 8001676:	4013      	ands	r3, r2
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d211      	bcs.n	80016a2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2201      	movs	r2, #1
 8001684:	4393      	bics	r3, r2
 8001686:	0019      	movs	r1, r3
 8001688:	4b18      	ldr	r3, [pc, #96]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001690:	4b16      	ldr	r3, [pc, #88]	; (80016ec <HAL_RCC_ClockConfig+0x184>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2201      	movs	r2, #1
 8001696:	4013      	ands	r3, r2
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d001      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e020      	b.n	80016e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2204      	movs	r2, #4
 80016a8:	4013      	ands	r3, r2
 80016aa:	d009      	beq.n	80016c0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016ac:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	4a11      	ldr	r2, [pc, #68]	; (80016f8 <HAL_RCC_ClockConfig+0x190>)
 80016b2:	4013      	ands	r3, r2
 80016b4:	0019      	movs	r1, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80016bc:	430a      	orrs	r2, r1
 80016be:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016c0:	f000 f820 	bl	8001704 <HAL_RCC_GetSysClockFreq>
 80016c4:	0001      	movs	r1, r0
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_RCC_ClockConfig+0x188>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	091b      	lsrs	r3, r3, #4
 80016cc:	220f      	movs	r2, #15
 80016ce:	4013      	ands	r3, r2
 80016d0:	4a0a      	ldr	r2, [pc, #40]	; (80016fc <HAL_RCC_ClockConfig+0x194>)
 80016d2:	5cd3      	ldrb	r3, [r2, r3]
 80016d4:	000a      	movs	r2, r1
 80016d6:	40da      	lsrs	r2, r3
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_RCC_ClockConfig+0x198>)
 80016da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016dc:	2003      	movs	r0, #3
 80016de:	f7ff f861 	bl	80007a4 <HAL_InitTick>
  
  return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	0018      	movs	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b004      	add	sp, #16
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40022000 	.word	0x40022000
 80016f0:	40021000 	.word	0x40021000
 80016f4:	00001388 	.word	0x00001388
 80016f8:	fffff8ff 	.word	0xfffff8ff
 80016fc:	08002894 	.word	0x08002894
 8001700:	20000000 	.word	0x20000000

08001704 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	2300      	movs	r3, #0
 8001718:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800171e:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	220c      	movs	r2, #12
 8001728:	4013      	ands	r3, r2
 800172a:	2b04      	cmp	r3, #4
 800172c:	d002      	beq.n	8001734 <HAL_RCC_GetSysClockFreq+0x30>
 800172e:	2b08      	cmp	r3, #8
 8001730:	d003      	beq.n	800173a <HAL_RCC_GetSysClockFreq+0x36>
 8001732:	e02c      	b.n	800178e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001734:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001736:	613b      	str	r3, [r7, #16]
      break;
 8001738:	e02c      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	0c9b      	lsrs	r3, r3, #18
 800173e:	220f      	movs	r2, #15
 8001740:	4013      	ands	r3, r2
 8001742:	4a19      	ldr	r2, [pc, #100]	; (80017a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001744:	5cd3      	ldrb	r3, [r2, r3]
 8001746:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800174a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174c:	220f      	movs	r2, #15
 800174e:	4013      	ands	r3, r2
 8001750:	4a16      	ldr	r2, [pc, #88]	; (80017ac <HAL_RCC_GetSysClockFreq+0xa8>)
 8001752:	5cd3      	ldrb	r3, [r2, r3]
 8001754:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	025b      	lsls	r3, r3, #9
 800175c:	4013      	ands	r3, r2
 800175e:	d009      	beq.n	8001774 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	4810      	ldr	r0, [pc, #64]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001764:	f7fe fcd0 	bl	8000108 <__udivsi3>
 8001768:	0003      	movs	r3, r0
 800176a:	001a      	movs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4353      	muls	r3, r2
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e009      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	000a      	movs	r2, r1
 8001778:	0152      	lsls	r2, r2, #5
 800177a:	1a52      	subs	r2, r2, r1
 800177c:	0193      	lsls	r3, r2, #6
 800177e:	1a9b      	subs	r3, r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	185b      	adds	r3, r3, r1
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	613b      	str	r3, [r7, #16]
      break;
 800178c:	e002      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800178e:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001790:	613b      	str	r3, [r7, #16]
      break;
 8001792:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001794:	693b      	ldr	r3, [r7, #16]
}
 8001796:	0018      	movs	r0, r3
 8001798:	46bd      	mov	sp, r7
 800179a:	b006      	add	sp, #24
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	40021000 	.word	0x40021000
 80017a4:	007a1200 	.word	0x007a1200
 80017a8:	080028ac 	.word	0x080028ac
 80017ac:	080028bc 	.word	0x080028bc

080017b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017b4:	4b02      	ldr	r3, [pc, #8]	; (80017c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80017b6:	681b      	ldr	r3, [r3, #0]
}
 80017b8:	0018      	movs	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	46c0      	nop			; (mov r8, r8)
 80017c0:	20000000 	.word	0x20000000

080017c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80017c8:	f7ff fff2 	bl	80017b0 <HAL_RCC_GetHCLKFreq>
 80017cc:	0001      	movs	r1, r0
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	0a1b      	lsrs	r3, r3, #8
 80017d4:	2207      	movs	r2, #7
 80017d6:	4013      	ands	r3, r2
 80017d8:	4a04      	ldr	r2, [pc, #16]	; (80017ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	40d9      	lsrs	r1, r3
 80017de:	000b      	movs	r3, r1
}    
 80017e0:	0018      	movs	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	40021000 	.word	0x40021000
 80017ec:	080028a4 	.word	0x080028a4

080017f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	2380      	movs	r3, #128	; 0x80
 8001806:	025b      	lsls	r3, r3, #9
 8001808:	4013      	ands	r3, r2
 800180a:	d100      	bne.n	800180e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800180c:	e08e      	b.n	800192c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800180e:	2017      	movs	r0, #23
 8001810:	183b      	adds	r3, r7, r0
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001816:	4b57      	ldr	r3, [pc, #348]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001818:	69da      	ldr	r2, [r3, #28]
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	055b      	lsls	r3, r3, #21
 800181e:	4013      	ands	r3, r2
 8001820:	d110      	bne.n	8001844 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001822:	4b54      	ldr	r3, [pc, #336]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001824:	69da      	ldr	r2, [r3, #28]
 8001826:	4b53      	ldr	r3, [pc, #332]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001828:	2180      	movs	r1, #128	; 0x80
 800182a:	0549      	lsls	r1, r1, #21
 800182c:	430a      	orrs	r2, r1
 800182e:	61da      	str	r2, [r3, #28]
 8001830:	4b50      	ldr	r3, [pc, #320]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001832:	69da      	ldr	r2, [r3, #28]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	055b      	lsls	r3, r3, #21
 8001838:	4013      	ands	r3, r2
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800183e:	183b      	adds	r3, r7, r0
 8001840:	2201      	movs	r2, #1
 8001842:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001844:	4b4c      	ldr	r3, [pc, #304]	; (8001978 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	2380      	movs	r3, #128	; 0x80
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4013      	ands	r3, r2
 800184e:	d11a      	bne.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001850:	4b49      	ldr	r3, [pc, #292]	; (8001978 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4b48      	ldr	r3, [pc, #288]	; (8001978 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001856:	2180      	movs	r1, #128	; 0x80
 8001858:	0049      	lsls	r1, r1, #1
 800185a:	430a      	orrs	r2, r1
 800185c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800185e:	f7fe ffe7 	bl	8000830 <HAL_GetTick>
 8001862:	0003      	movs	r3, r0
 8001864:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001866:	e008      	b.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001868:	f7fe ffe2 	bl	8000830 <HAL_GetTick>
 800186c:	0002      	movs	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b64      	cmp	r3, #100	; 0x64
 8001874:	d901      	bls.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e077      	b.n	800196a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b3f      	ldr	r3, [pc, #252]	; (8001978 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4013      	ands	r3, r2
 8001884:	d0f0      	beq.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001886:	4b3b      	ldr	r3, [pc, #236]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001888:	6a1a      	ldr	r2, [r3, #32]
 800188a:	23c0      	movs	r3, #192	; 0xc0
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4013      	ands	r3, r2
 8001890:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d034      	beq.n	8001902 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	23c0      	movs	r3, #192	; 0xc0
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4013      	ands	r3, r2
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d02c      	beq.n	8001902 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018a8:	4b32      	ldr	r3, [pc, #200]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4a33      	ldr	r2, [pc, #204]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80018ae:	4013      	ands	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018b2:	4b30      	ldr	r3, [pc, #192]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018b4:	6a1a      	ldr	r2, [r3, #32]
 80018b6:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	0249      	lsls	r1, r1, #9
 80018bc:	430a      	orrs	r2, r1
 80018be:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018c0:	4b2c      	ldr	r3, [pc, #176]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018c2:	6a1a      	ldr	r2, [r3, #32]
 80018c4:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018c6:	492e      	ldr	r1, [pc, #184]	; (8001980 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018cc:	4b29      	ldr	r3, [pc, #164]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2201      	movs	r2, #1
 80018d6:	4013      	ands	r3, r2
 80018d8:	d013      	beq.n	8001902 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7fe ffa9 	bl	8000830 <HAL_GetTick>
 80018de:	0003      	movs	r3, r0
 80018e0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e2:	e009      	b.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018e4:	f7fe ffa4 	bl	8000830 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	4a25      	ldr	r2, [pc, #148]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e038      	b.n	800196a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f8:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018fa:	6a1b      	ldr	r3, [r3, #32]
 80018fc:	2202      	movs	r2, #2
 80018fe:	4013      	ands	r3, r2
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001902:	4b1c      	ldr	r3, [pc, #112]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	4a1d      	ldr	r2, [pc, #116]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001908:	4013      	ands	r3, r2
 800190a:	0019      	movs	r1, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4b18      	ldr	r3, [pc, #96]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001912:	430a      	orrs	r2, r1
 8001914:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001916:	2317      	movs	r3, #23
 8001918:	18fb      	adds	r3, r7, r3
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d105      	bne.n	800192c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001920:	4b14      	ldr	r3, [pc, #80]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001922:	69da      	ldr	r2, [r3, #28]
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001926:	4918      	ldr	r1, [pc, #96]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001928:	400a      	ands	r2, r1
 800192a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2201      	movs	r2, #1
 8001932:	4013      	ands	r3, r2
 8001934:	d009      	beq.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001936:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	2203      	movs	r2, #3
 800193c:	4393      	bics	r3, r2
 800193e:	0019      	movs	r1, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001946:	430a      	orrs	r2, r1
 8001948:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2220      	movs	r2, #32
 8001950:	4013      	ands	r3, r2
 8001952:	d009      	beq.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001958:	2210      	movs	r2, #16
 800195a:	4393      	bics	r3, r2
 800195c:	0019      	movs	r1, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	4b04      	ldr	r3, [pc, #16]	; (8001974 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001964:	430a      	orrs	r2, r1
 8001966:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	0018      	movs	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	b006      	add	sp, #24
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	40021000 	.word	0x40021000
 8001978:	40007000 	.word	0x40007000
 800197c:	fffffcff 	.word	0xfffffcff
 8001980:	fffeffff 	.word	0xfffeffff
 8001984:	00001388 	.word	0x00001388
 8001988:	efffffff 	.word	0xefffffff

0800198c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e042      	b.n	8001a24 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	223d      	movs	r2, #61	; 0x3d
 80019a2:	5c9b      	ldrb	r3, [r3, r2]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d107      	bne.n	80019ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223c      	movs	r2, #60	; 0x3c
 80019ae:	2100      	movs	r1, #0
 80019b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	0018      	movs	r0, r3
 80019b6:	f7fe fdcd 	bl	8000554 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	223d      	movs	r2, #61	; 0x3d
 80019be:	2102      	movs	r1, #2
 80019c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3304      	adds	r3, #4
 80019ca:	0019      	movs	r1, r3
 80019cc:	0010      	movs	r0, r2
 80019ce:	f000 f8b1 	bl	8001b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2246      	movs	r2, #70	; 0x46
 80019d6:	2101      	movs	r1, #1
 80019d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	223e      	movs	r2, #62	; 0x3e
 80019de:	2101      	movs	r1, #1
 80019e0:	5499      	strb	r1, [r3, r2]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	223f      	movs	r2, #63	; 0x3f
 80019e6:	2101      	movs	r1, #1
 80019e8:	5499      	strb	r1, [r3, r2]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2240      	movs	r2, #64	; 0x40
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2241      	movs	r2, #65	; 0x41
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2242      	movs	r2, #66	; 0x42
 80019fe:	2101      	movs	r1, #1
 8001a00:	5499      	strb	r1, [r3, r2]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2243      	movs	r2, #67	; 0x43
 8001a06:	2101      	movs	r1, #1
 8001a08:	5499      	strb	r1, [r3, r2]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2244      	movs	r2, #68	; 0x44
 8001a0e:	2101      	movs	r1, #1
 8001a10:	5499      	strb	r1, [r3, r2]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2245      	movs	r2, #69	; 0x45
 8001a16:	2101      	movs	r1, #1
 8001a18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	223d      	movs	r2, #61	; 0x3d
 8001a1e:	2101      	movs	r1, #1
 8001a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b002      	add	sp, #8
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	223d      	movs	r2, #61	; 0x3d
 8001a38:	5c9b      	ldrb	r3, [r3, r2]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d001      	beq.n	8001a44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e028      	b.n	8001a96 <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	223d      	movs	r2, #61	; 0x3d
 8001a48:	2102      	movs	r1, #2
 8001a4a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a13      	ldr	r2, [pc, #76]	; (8001aa0 <HAL_TIM_Base_Start+0x74>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d004      	beq.n	8001a60 <HAL_TIM_Base_Start+0x34>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <HAL_TIM_Base_Start+0x78>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d111      	bne.n	8001a84 <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2207      	movs	r2, #7
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d010      	beq.n	8001a94 <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a82:	e007      	b.n	8001a94 <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2101      	movs	r1, #1
 8001a90:	430a      	orrs	r2, r1
 8001a92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b004      	add	sp, #16
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	40012c00 	.word	0x40012c00
 8001aa4:	40000400 	.word	0x40000400

08001aa8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	223c      	movs	r2, #60	; 0x3c
 8001ab6:	5c9b      	ldrb	r3, [r3, r2]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d101      	bne.n	8001ac0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8001abc:	2302      	movs	r3, #2
 8001abe:	e032      	b.n	8001b26 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	223c      	movs	r2, #60	; 0x3c
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	223d      	movs	r2, #61	; 0x3d
 8001acc:	2102      	movs	r1, #2
 8001ace:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0011      	movs	r1, r2
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f000 f898 	bl	8001c0c <TIM_SlaveTimer_SetConfig>
 8001adc:	1e03      	subs	r3, r0, #0
 8001ade:	d009      	beq.n	8001af4 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	223d      	movs	r2, #61	; 0x3d
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	223c      	movs	r2, #60	; 0x3c
 8001aec:	2100      	movs	r1, #0
 8001aee:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e018      	b.n	8001b26 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2140      	movs	r1, #64	; 0x40
 8001b00:	438a      	bics	r2, r1
 8001b02:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4908      	ldr	r1, [pc, #32]	; (8001b30 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8001b10:	400a      	ands	r2, r1
 8001b12:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	223d      	movs	r2, #61	; 0x3d
 8001b18:	2101      	movs	r1, #1
 8001b1a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	223c      	movs	r2, #60	; 0x3c
 8001b20:	2100      	movs	r1, #0
 8001b22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	0018      	movs	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b002      	add	sp, #8
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	ffffbfff 	.word	0xffffbfff

08001b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a2b      	ldr	r2, [pc, #172]	; (8001bf4 <TIM_Base_SetConfig+0xc0>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d003      	beq.n	8001b54 <TIM_Base_SetConfig+0x20>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a2a      	ldr	r2, [pc, #168]	; (8001bf8 <TIM_Base_SetConfig+0xc4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d108      	bne.n	8001b66 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2270      	movs	r2, #112	; 0x70
 8001b58:	4393      	bics	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a22      	ldr	r2, [pc, #136]	; (8001bf4 <TIM_Base_SetConfig+0xc0>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d00f      	beq.n	8001b8e <TIM_Base_SetConfig+0x5a>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a21      	ldr	r2, [pc, #132]	; (8001bf8 <TIM_Base_SetConfig+0xc4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d00b      	beq.n	8001b8e <TIM_Base_SetConfig+0x5a>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a20      	ldr	r2, [pc, #128]	; (8001bfc <TIM_Base_SetConfig+0xc8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d007      	beq.n	8001b8e <TIM_Base_SetConfig+0x5a>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a1f      	ldr	r2, [pc, #124]	; (8001c00 <TIM_Base_SetConfig+0xcc>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d003      	beq.n	8001b8e <TIM_Base_SetConfig+0x5a>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a1e      	ldr	r2, [pc, #120]	; (8001c04 <TIM_Base_SetConfig+0xd0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d108      	bne.n	8001ba0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4a1d      	ldr	r2, [pc, #116]	; (8001c08 <TIM_Base_SetConfig+0xd4>)
 8001b92:	4013      	ands	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2280      	movs	r2, #128	; 0x80
 8001ba4:	4393      	bics	r3, r2
 8001ba6:	001a      	movs	r2, r3
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <TIM_Base_SetConfig+0xc0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d007      	beq.n	8001bde <TIM_Base_SetConfig+0xaa>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a0b      	ldr	r2, [pc, #44]	; (8001c00 <TIM_Base_SetConfig+0xcc>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d003      	beq.n	8001bde <TIM_Base_SetConfig+0xaa>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <TIM_Base_SetConfig+0xd0>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d103      	bne.n	8001be6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	615a      	str	r2, [r3, #20]
}
 8001bec:	46c0      	nop			; (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b004      	add	sp, #16
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40012c00 	.word	0x40012c00
 8001bf8:	40000400 	.word	0x40000400
 8001bfc:	40002000 	.word	0x40002000
 8001c00:	40014400 	.word	0x40014400
 8001c04:	40014800 	.word	0x40014800
 8001c08:	fffffcff 	.word	0xfffffcff

08001c0c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c16:	2317      	movs	r3, #23
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	2270      	movs	r2, #112	; 0x70
 8001c2a:	4393      	bics	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	2207      	movs	r2, #7
 8001c3c:	4393      	bics	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b70      	cmp	r3, #112	; 0x70
 8001c58:	d015      	beq.n	8001c86 <TIM_SlaveTimer_SetConfig+0x7a>
 8001c5a:	d900      	bls.n	8001c5e <TIM_SlaveTimer_SetConfig+0x52>
 8001c5c:	e05b      	b.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c5e:	2b60      	cmp	r3, #96	; 0x60
 8001c60:	d04f      	beq.n	8001d02 <TIM_SlaveTimer_SetConfig+0xf6>
 8001c62:	d858      	bhi.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c64:	2b50      	cmp	r3, #80	; 0x50
 8001c66:	d042      	beq.n	8001cee <TIM_SlaveTimer_SetConfig+0xe2>
 8001c68:	d855      	bhi.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c6a:	2b40      	cmp	r3, #64	; 0x40
 8001c6c:	d016      	beq.n	8001c9c <TIM_SlaveTimer_SetConfig+0x90>
 8001c6e:	d852      	bhi.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c70:	2b30      	cmp	r3, #48	; 0x30
 8001c72:	d055      	beq.n	8001d20 <TIM_SlaveTimer_SetConfig+0x114>
 8001c74:	d84f      	bhi.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c76:	2b20      	cmp	r3, #32
 8001c78:	d052      	beq.n	8001d20 <TIM_SlaveTimer_SetConfig+0x114>
 8001c7a:	d84c      	bhi.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d04f      	beq.n	8001d20 <TIM_SlaveTimer_SetConfig+0x114>
 8001c80:	2b10      	cmp	r3, #16
 8001c82:	d04d      	beq.n	8001d20 <TIM_SlaveTimer_SetConfig+0x114>
 8001c84:	e047      	b.n	8001d16 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6818      	ldr	r0, [r3, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	68d9      	ldr	r1, [r3, #12]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	f000 f8ab 	bl	8001df0 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8001c9a:	e042      	b.n	8001d22 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b05      	cmp	r3, #5
 8001ca2:	d101      	bne.n	8001ca8 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e03f      	b.n	8001d28 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6a1a      	ldr	r2, [r3, #32]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2101      	movs	r1, #1
 8001cbc:	438a      	bics	r2, r1
 8001cbe:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	22f0      	movs	r2, #240	; 0xf0
 8001ccc:	4393      	bics	r3, r2
 8001cce:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	621a      	str	r2, [r3, #32]
      break;
 8001cec:	e019      	b.n	8001d22 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6818      	ldr	r0, [r3, #0]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	6899      	ldr	r1, [r3, #8]
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	001a      	movs	r2, r3
 8001cfc:	f000 f818 	bl	8001d30 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001d00:	e00f      	b.n	8001d22 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	6899      	ldr	r1, [r3, #8]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	001a      	movs	r2, r3
 8001d10:	f000 f83c 	bl	8001d8c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001d14:	e005      	b.n	8001d22 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8001d16:	2317      	movs	r3, #23
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
      break;
 8001d1e:	e000      	b.n	8001d22 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8001d20:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8001d22:	2317      	movs	r3, #23
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	781b      	ldrb	r3, [r3, #0]
}
 8001d28:	0018      	movs	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b006      	add	sp, #24
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	2201      	movs	r2, #1
 8001d48:	4393      	bics	r3, r2
 8001d4a:	001a      	movs	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	22f0      	movs	r2, #240	; 0xf0
 8001d5a:	4393      	bics	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	220a      	movs	r2, #10
 8001d6c:	4393      	bics	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	621a      	str	r2, [r3, #32]
}
 8001d84:	46c0      	nop			; (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b006      	add	sp, #24
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	2210      	movs	r2, #16
 8001d9e:	4393      	bics	r3, r2
 8001da0:	001a      	movs	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	4a0d      	ldr	r2, [pc, #52]	; (8001dec <TIM_TI2_ConfigInputStage+0x60>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	031b      	lsls	r3, r3, #12
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	22a0      	movs	r2, #160	; 0xa0
 8001dc8:	4393      	bics	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	621a      	str	r2, [r3, #32]
}
 8001de2:	46c0      	nop			; (mov r8, r8)
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b006      	add	sp, #24
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	ffff0fff 	.word	0xffff0fff

08001df0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
 8001dfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	4a09      	ldr	r2, [pc, #36]	; (8001e2c <TIM_ETR_SetConfig+0x3c>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	021a      	lsls	r2, r3, #8
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	609a      	str	r2, [r3, #8]
}
 8001e24:	46c0      	nop			; (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b006      	add	sp, #24
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	ffff00ff 	.word	0xffff00ff

08001e30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	223c      	movs	r2, #60	; 0x3c
 8001e3e:	5c9b      	ldrb	r3, [r3, r2]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e03c      	b.n	8001ec2 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	223c      	movs	r2, #60	; 0x3c
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	223d      	movs	r2, #61	; 0x3d
 8001e54:	2102      	movs	r1, #2
 8001e56:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2270      	movs	r2, #112	; 0x70
 8001e6c:	4393      	bics	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a11      	ldr	r2, [pc, #68]	; (8001ecc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d004      	beq.n	8001e96 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0f      	ldr	r2, [pc, #60]	; (8001ed0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d10c      	bne.n	8001eb0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	4393      	bics	r3, r2
 8001e9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	223d      	movs	r2, #61	; 0x3d
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	223c      	movs	r2, #60	; 0x3c
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	b004      	add	sp, #16
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	40012c00 	.word	0x40012c00
 8001ed0:	40000400 	.word	0x40000400

08001ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e044      	b.n	8001f70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d107      	bne.n	8001efe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2278      	movs	r2, #120	; 0x78
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7fe fb75 	bl	80005e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2224      	movs	r2, #36	; 0x24
 8001f02:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2101      	movs	r1, #1
 8001f10:	438a      	bics	r2, r1
 8001f12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f8d0 	bl	80020bc <UART_SetConfig>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e024      	b.n	8001f70 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	0018      	movs	r0, r3
 8001f32:	f000 f9eb 	bl	800230c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	490d      	ldr	r1, [pc, #52]	; (8001f78 <HAL_UART_Init+0xa4>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2108      	movs	r1, #8
 8001f52:	438a      	bics	r2, r1
 8001f54:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2101      	movs	r1, #1
 8001f62:	430a      	orrs	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f000 fa83 	bl	8002474 <UART_CheckIdleState>
 8001f6e:	0003      	movs	r3, r0
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b002      	add	sp, #8
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	fffff7ff 	.word	0xfffff7ff

08001f7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	; 0x28
 8001f80:	af02      	add	r7, sp, #8
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	1dbb      	adds	r3, r7, #6
 8001f8a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001f90:	2b20      	cmp	r3, #32
 8001f92:	d000      	beq.n	8001f96 <HAL_UART_Transmit+0x1a>
 8001f94:	e08d      	b.n	80020b2 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_UART_Transmit+0x28>
 8001f9c:	1dbb      	adds	r3, r7, #6
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e085      	b.n	80020b4 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	015b      	lsls	r3, r3, #5
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d109      	bne.n	8001fc8 <HAL_UART_Transmit+0x4c>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d105      	bne.n	8001fc8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e075      	b.n	80020b4 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2284      	movs	r2, #132	; 0x84
 8001fcc:	2100      	movs	r1, #0
 8001fce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2221      	movs	r2, #33	; 0x21
 8001fd4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fd6:	f7fe fc2b 	bl	8000830 <HAL_GetTick>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1dba      	adds	r2, r7, #6
 8001fe2:	2150      	movs	r1, #80	; 0x50
 8001fe4:	8812      	ldrh	r2, [r2, #0]
 8001fe6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1dba      	adds	r2, r7, #6
 8001fec:	2152      	movs	r1, #82	; 0x52
 8001fee:	8812      	ldrh	r2, [r2, #0]
 8001ff0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	2380      	movs	r3, #128	; 0x80
 8001ff8:	015b      	lsls	r3, r3, #5
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d108      	bne.n	8002010 <HAL_UART_Transmit+0x94>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d104      	bne.n	8002010 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	e003      	b.n	8002018 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002014:	2300      	movs	r3, #0
 8002016:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002018:	e030      	b.n	800207c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	0013      	movs	r3, r2
 8002024:	2200      	movs	r2, #0
 8002026:	2180      	movs	r1, #128	; 0x80
 8002028:	f000 facc 	bl	80025c4 <UART_WaitOnFlagUntilTimeout>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d004      	beq.n	800203a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e03c      	b.n	80020b4 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10b      	bne.n	8002058 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	881a      	ldrh	r2, [r3, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	05d2      	lsls	r2, r2, #23
 800204a:	0dd2      	lsrs	r2, r2, #23
 800204c:	b292      	uxth	r2, r2
 800204e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	3302      	adds	r3, #2
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	e008      	b.n	800206a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	781a      	ldrb	r2, [r3, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	b292      	uxth	r2, r2
 8002062:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	3301      	adds	r3, #1
 8002068:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2252      	movs	r2, #82	; 0x52
 800206e:	5a9b      	ldrh	r3, [r3, r2]
 8002070:	b29b      	uxth	r3, r3
 8002072:	3b01      	subs	r3, #1
 8002074:	b299      	uxth	r1, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2252      	movs	r2, #82	; 0x52
 800207a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2252      	movs	r2, #82	; 0x52
 8002080:	5a9b      	ldrh	r3, [r3, r2]
 8002082:	b29b      	uxth	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1c8      	bne.n	800201a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002088:	697a      	ldr	r2, [r7, #20]
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	0013      	movs	r3, r2
 8002092:	2200      	movs	r2, #0
 8002094:	2140      	movs	r1, #64	; 0x40
 8002096:	f000 fa95 	bl	80025c4 <UART_WaitOnFlagUntilTimeout>
 800209a:	1e03      	subs	r3, r0, #0
 800209c:	d004      	beq.n	80020a8 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2220      	movs	r2, #32
 80020a2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e005      	b.n	80020b4 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2220      	movs	r2, #32
 80020ac:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80020b2:	2302      	movs	r3, #2
  }
}
 80020b4:	0018      	movs	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	b008      	add	sp, #32
 80020ba:	bd80      	pop	{r7, pc}

080020bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b088      	sub	sp, #32
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80020c4:	231e      	movs	r3, #30
 80020c6:	18fb      	adds	r3, r7, r3
 80020c8:	2200      	movs	r2, #0
 80020ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	431a      	orrs	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69db      	ldr	r3, [r3, #28]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a83      	ldr	r2, [pc, #524]	; (80022f8 <UART_SetConfig+0x23c>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	0019      	movs	r1, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	430a      	orrs	r2, r1
 80020f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4a7e      	ldr	r2, [pc, #504]	; (80022fc <UART_SetConfig+0x240>)
 8002102:	4013      	ands	r3, r2
 8002104:	0019      	movs	r1, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	4a75      	ldr	r2, [pc, #468]	; (8002300 <UART_SetConfig+0x244>)
 800212a:	4013      	ands	r3, r2
 800212c:	0019      	movs	r1, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	430a      	orrs	r2, r1
 8002136:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002138:	4b72      	ldr	r3, [pc, #456]	; (8002304 <UART_SetConfig+0x248>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213c:	2203      	movs	r2, #3
 800213e:	4013      	ands	r3, r2
 8002140:	2b03      	cmp	r3, #3
 8002142:	d00d      	beq.n	8002160 <UART_SetConfig+0xa4>
 8002144:	d81b      	bhi.n	800217e <UART_SetConfig+0xc2>
 8002146:	2b02      	cmp	r3, #2
 8002148:	d014      	beq.n	8002174 <UART_SetConfig+0xb8>
 800214a:	d818      	bhi.n	800217e <UART_SetConfig+0xc2>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <UART_SetConfig+0x9a>
 8002150:	2b01      	cmp	r3, #1
 8002152:	d00a      	beq.n	800216a <UART_SetConfig+0xae>
 8002154:	e013      	b.n	800217e <UART_SetConfig+0xc2>
 8002156:	231f      	movs	r3, #31
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	2200      	movs	r2, #0
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e012      	b.n	8002186 <UART_SetConfig+0xca>
 8002160:	231f      	movs	r3, #31
 8002162:	18fb      	adds	r3, r7, r3
 8002164:	2202      	movs	r2, #2
 8002166:	701a      	strb	r2, [r3, #0]
 8002168:	e00d      	b.n	8002186 <UART_SetConfig+0xca>
 800216a:	231f      	movs	r3, #31
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	2204      	movs	r2, #4
 8002170:	701a      	strb	r2, [r3, #0]
 8002172:	e008      	b.n	8002186 <UART_SetConfig+0xca>
 8002174:	231f      	movs	r3, #31
 8002176:	18fb      	adds	r3, r7, r3
 8002178:	2208      	movs	r2, #8
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	e003      	b.n	8002186 <UART_SetConfig+0xca>
 800217e:	231f      	movs	r3, #31
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2210      	movs	r2, #16
 8002184:	701a      	strb	r2, [r3, #0]
 8002186:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69da      	ldr	r2, [r3, #28]
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	429a      	cmp	r2, r3
 8002192:	d15c      	bne.n	800224e <UART_SetConfig+0x192>
  {
    switch (clocksource)
 8002194:	231f      	movs	r3, #31
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b08      	cmp	r3, #8
 800219c:	d015      	beq.n	80021ca <UART_SetConfig+0x10e>
 800219e:	dc18      	bgt.n	80021d2 <UART_SetConfig+0x116>
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d00d      	beq.n	80021c0 <UART_SetConfig+0x104>
 80021a4:	dc15      	bgt.n	80021d2 <UART_SetConfig+0x116>
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <UART_SetConfig+0xf4>
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d005      	beq.n	80021ba <UART_SetConfig+0xfe>
 80021ae:	e010      	b.n	80021d2 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021b0:	f7ff fb08 	bl	80017c4 <HAL_RCC_GetPCLK1Freq>
 80021b4:	0003      	movs	r3, r0
 80021b6:	61bb      	str	r3, [r7, #24]
        break;
 80021b8:	e012      	b.n	80021e0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80021ba:	4b53      	ldr	r3, [pc, #332]	; (8002308 <UART_SetConfig+0x24c>)
 80021bc:	61bb      	str	r3, [r7, #24]
        break;
 80021be:	e00f      	b.n	80021e0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021c0:	f7ff faa0 	bl	8001704 <HAL_RCC_GetSysClockFreq>
 80021c4:	0003      	movs	r3, r0
 80021c6:	61bb      	str	r3, [r7, #24]
        break;
 80021c8:	e00a      	b.n	80021e0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	61bb      	str	r3, [r7, #24]
        break;
 80021d0:	e006      	b.n	80021e0 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80021d6:	231e      	movs	r3, #30
 80021d8:	18fb      	adds	r3, r7, r3
 80021da:	2201      	movs	r2, #1
 80021dc:	701a      	strb	r2, [r3, #0]
        break;
 80021de:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d100      	bne.n	80021e8 <UART_SetConfig+0x12c>
 80021e6:	e07a      	b.n	80022de <UART_SetConfig+0x222>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	005a      	lsls	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	085b      	lsrs	r3, r3, #1
 80021f2:	18d2      	adds	r2, r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	0019      	movs	r1, r3
 80021fa:	0010      	movs	r0, r2
 80021fc:	f7fd ff84 	bl	8000108 <__udivsi3>
 8002200:	0003      	movs	r3, r0
 8002202:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	2b0f      	cmp	r3, #15
 8002208:	d91c      	bls.n	8002244 <UART_SetConfig+0x188>
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	025b      	lsls	r3, r3, #9
 8002210:	429a      	cmp	r2, r3
 8002212:	d217      	bcs.n	8002244 <UART_SetConfig+0x188>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	b29a      	uxth	r2, r3
 8002218:	200e      	movs	r0, #14
 800221a:	183b      	adds	r3, r7, r0
 800221c:	210f      	movs	r1, #15
 800221e:	438a      	bics	r2, r1
 8002220:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	085b      	lsrs	r3, r3, #1
 8002226:	b29b      	uxth	r3, r3
 8002228:	2207      	movs	r2, #7
 800222a:	4013      	ands	r3, r2
 800222c:	b299      	uxth	r1, r3
 800222e:	183b      	adds	r3, r7, r0
 8002230:	183a      	adds	r2, r7, r0
 8002232:	8812      	ldrh	r2, [r2, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	183a      	adds	r2, r7, r0
 800223e:	8812      	ldrh	r2, [r2, #0]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	e04c      	b.n	80022de <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 8002244:	231e      	movs	r3, #30
 8002246:	18fb      	adds	r3, r7, r3
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
 800224c:	e047      	b.n	80022de <UART_SetConfig+0x222>
      }
    }
  }
  else
  {
    switch (clocksource)
 800224e:	231f      	movs	r3, #31
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d015      	beq.n	8002284 <UART_SetConfig+0x1c8>
 8002258:	dc18      	bgt.n	800228c <UART_SetConfig+0x1d0>
 800225a:	2b04      	cmp	r3, #4
 800225c:	d00d      	beq.n	800227a <UART_SetConfig+0x1be>
 800225e:	dc15      	bgt.n	800228c <UART_SetConfig+0x1d0>
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <UART_SetConfig+0x1ae>
 8002264:	2b02      	cmp	r3, #2
 8002266:	d005      	beq.n	8002274 <UART_SetConfig+0x1b8>
 8002268:	e010      	b.n	800228c <UART_SetConfig+0x1d0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800226a:	f7ff faab 	bl	80017c4 <HAL_RCC_GetPCLK1Freq>
 800226e:	0003      	movs	r3, r0
 8002270:	61bb      	str	r3, [r7, #24]
        break;
 8002272:	e012      	b.n	800229a <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002274:	4b24      	ldr	r3, [pc, #144]	; (8002308 <UART_SetConfig+0x24c>)
 8002276:	61bb      	str	r3, [r7, #24]
        break;
 8002278:	e00f      	b.n	800229a <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800227a:	f7ff fa43 	bl	8001704 <HAL_RCC_GetSysClockFreq>
 800227e:	0003      	movs	r3, r0
 8002280:	61bb      	str	r3, [r7, #24]
        break;
 8002282:	e00a      	b.n	800229a <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	61bb      	str	r3, [r7, #24]
        break;
 800228a:	e006      	b.n	800229a <UART_SetConfig+0x1de>
      default:
        pclk = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002290:	231e      	movs	r3, #30
 8002292:	18fb      	adds	r3, r7, r3
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
        break;
 8002298:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01e      	beq.n	80022de <UART_SetConfig+0x222>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	085a      	lsrs	r2, r3, #1
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	18d2      	adds	r2, r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	0019      	movs	r1, r3
 80022b0:	0010      	movs	r0, r2
 80022b2:	f7fd ff29 	bl	8000108 <__udivsi3>
 80022b6:	0003      	movs	r3, r0
 80022b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2b0f      	cmp	r3, #15
 80022be:	d90a      	bls.n	80022d6 <UART_SetConfig+0x21a>
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	2380      	movs	r3, #128	; 0x80
 80022c4:	025b      	lsls	r3, r3, #9
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d205      	bcs.n	80022d6 <UART_SetConfig+0x21a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	60da      	str	r2, [r3, #12]
 80022d4:	e003      	b.n	80022de <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 80022d6:	231e      	movs	r3, #30
 80022d8:	18fb      	adds	r3, r7, r3
 80022da:	2201      	movs	r2, #1
 80022dc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80022ea:	231e      	movs	r3, #30
 80022ec:	18fb      	adds	r3, r7, r3
 80022ee:	781b      	ldrb	r3, [r3, #0]
}
 80022f0:	0018      	movs	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b008      	add	sp, #32
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	ffff69f3 	.word	0xffff69f3
 80022fc:	ffffcfff 	.word	0xffffcfff
 8002300:	fffff4ff 	.word	0xfffff4ff
 8002304:	40021000 	.word	0x40021000
 8002308:	007a1200 	.word	0x007a1200

0800230c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002318:	2201      	movs	r2, #1
 800231a:	4013      	ands	r3, r2
 800231c:	d00b      	beq.n	8002336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	4a4a      	ldr	r2, [pc, #296]	; (8002450 <UART_AdvFeatureConfig+0x144>)
 8002326:	4013      	ands	r3, r2
 8002328:	0019      	movs	r1, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	2202      	movs	r2, #2
 800233c:	4013      	ands	r3, r2
 800233e:	d00b      	beq.n	8002358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	4a43      	ldr	r2, [pc, #268]	; (8002454 <UART_AdvFeatureConfig+0x148>)
 8002348:	4013      	ands	r3, r2
 800234a:	0019      	movs	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	2204      	movs	r2, #4
 800235e:	4013      	ands	r3, r2
 8002360:	d00b      	beq.n	800237a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	4a3b      	ldr	r2, [pc, #236]	; (8002458 <UART_AdvFeatureConfig+0x14c>)
 800236a:	4013      	ands	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	2208      	movs	r2, #8
 8002380:	4013      	ands	r3, r2
 8002382:	d00b      	beq.n	800239c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4a34      	ldr	r2, [pc, #208]	; (800245c <UART_AdvFeatureConfig+0x150>)
 800238c:	4013      	ands	r3, r2
 800238e:	0019      	movs	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	2210      	movs	r2, #16
 80023a2:	4013      	ands	r3, r2
 80023a4:	d00b      	beq.n	80023be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	4a2c      	ldr	r2, [pc, #176]	; (8002460 <UART_AdvFeatureConfig+0x154>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	0019      	movs	r1, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	2220      	movs	r2, #32
 80023c4:	4013      	ands	r3, r2
 80023c6:	d00b      	beq.n	80023e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	4a25      	ldr	r2, [pc, #148]	; (8002464 <UART_AdvFeatureConfig+0x158>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	0019      	movs	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	2240      	movs	r2, #64	; 0x40
 80023e6:	4013      	ands	r3, r2
 80023e8:	d01d      	beq.n	8002426 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	4a1d      	ldr	r2, [pc, #116]	; (8002468 <UART_AdvFeatureConfig+0x15c>)
 80023f2:	4013      	ands	r3, r2
 80023f4:	0019      	movs	r1, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	430a      	orrs	r2, r1
 8002400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	035b      	lsls	r3, r3, #13
 800240a:	429a      	cmp	r2, r3
 800240c:	d10b      	bne.n	8002426 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a15      	ldr	r2, [pc, #84]	; (800246c <UART_AdvFeatureConfig+0x160>)
 8002416:	4013      	ands	r3, r2
 8002418:	0019      	movs	r1, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	430a      	orrs	r2, r1
 8002424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	2280      	movs	r2, #128	; 0x80
 800242c:	4013      	ands	r3, r2
 800242e:	d00b      	beq.n	8002448 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	4a0e      	ldr	r2, [pc, #56]	; (8002470 <UART_AdvFeatureConfig+0x164>)
 8002438:	4013      	ands	r3, r2
 800243a:	0019      	movs	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	605a      	str	r2, [r3, #4]
  }
}
 8002448:	46c0      	nop			; (mov r8, r8)
 800244a:	46bd      	mov	sp, r7
 800244c:	b002      	add	sp, #8
 800244e:	bd80      	pop	{r7, pc}
 8002450:	fffdffff 	.word	0xfffdffff
 8002454:	fffeffff 	.word	0xfffeffff
 8002458:	fffbffff 	.word	0xfffbffff
 800245c:	ffff7fff 	.word	0xffff7fff
 8002460:	ffffefff 	.word	0xffffefff
 8002464:	ffffdfff 	.word	0xffffdfff
 8002468:	ffefffff 	.word	0xffefffff
 800246c:	ff9fffff 	.word	0xff9fffff
 8002470:	fff7ffff 	.word	0xfff7ffff

08002474 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b092      	sub	sp, #72	; 0x48
 8002478:	af02      	add	r7, sp, #8
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2284      	movs	r2, #132	; 0x84
 8002480:	2100      	movs	r1, #0
 8002482:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002484:	f7fe f9d4 	bl	8000830 <HAL_GetTick>
 8002488:	0003      	movs	r3, r0
 800248a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2208      	movs	r2, #8
 8002494:	4013      	ands	r3, r2
 8002496:	2b08      	cmp	r3, #8
 8002498:	d12c      	bne.n	80024f4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800249a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800249c:	2280      	movs	r2, #128	; 0x80
 800249e:	0391      	lsls	r1, r2, #14
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	4a46      	ldr	r2, [pc, #280]	; (80025bc <UART_CheckIdleState+0x148>)
 80024a4:	9200      	str	r2, [sp, #0]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f000 f88c 	bl	80025c4 <UART_WaitOnFlagUntilTimeout>
 80024ac:	1e03      	subs	r3, r0, #0
 80024ae:	d021      	beq.n	80024f4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024b0:	f3ef 8310 	mrs	r3, PRIMASK
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80024b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80024ba:	2301      	movs	r3, #1
 80024bc:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c0:	f383 8810 	msr	PRIMASK, r3
}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	438a      	bics	r2, r1
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024dc:	f383 8810 	msr	PRIMASK, r3
}
 80024e0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2220      	movs	r2, #32
 80024e6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2278      	movs	r2, #120	; 0x78
 80024ec:	2100      	movs	r1, #0
 80024ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e05f      	b.n	80025b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2204      	movs	r2, #4
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b04      	cmp	r3, #4
 8002500:	d146      	bne.n	8002590 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002504:	2280      	movs	r2, #128	; 0x80
 8002506:	03d1      	lsls	r1, r2, #15
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	4a2c      	ldr	r2, [pc, #176]	; (80025bc <UART_CheckIdleState+0x148>)
 800250c:	9200      	str	r2, [sp, #0]
 800250e:	2200      	movs	r2, #0
 8002510:	f000 f858 	bl	80025c4 <UART_WaitOnFlagUntilTimeout>
 8002514:	1e03      	subs	r3, r0, #0
 8002516:	d03b      	beq.n	8002590 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002518:	f3ef 8310 	mrs	r3, PRIMASK
 800251c:	60fb      	str	r3, [r7, #12]
  return(result);
 800251e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002520:	637b      	str	r3, [r7, #52]	; 0x34
 8002522:	2301      	movs	r3, #1
 8002524:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f383 8810 	msr	PRIMASK, r3
}
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4921      	ldr	r1, [pc, #132]	; (80025c0 <UART_CheckIdleState+0x14c>)
 800253a:	400a      	ands	r2, r1
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002540:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f383 8810 	msr	PRIMASK, r3
}
 8002548:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800254a:	f3ef 8310 	mrs	r3, PRIMASK
 800254e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002550:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002552:	633b      	str	r3, [r7, #48]	; 0x30
 8002554:	2301      	movs	r3, #1
 8002556:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	f383 8810 	msr	PRIMASK, r3
}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2101      	movs	r1, #1
 800256c:	438a      	bics	r2, r1
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002572:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	f383 8810 	msr	PRIMASK, r3
}
 800257a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2280      	movs	r2, #128	; 0x80
 8002580:	2120      	movs	r1, #32
 8002582:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2278      	movs	r2, #120	; 0x78
 8002588:	2100      	movs	r1, #0
 800258a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e011      	b.n	80025b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2220      	movs	r2, #32
 8002594:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2280      	movs	r2, #128	; 0x80
 800259a:	2120      	movs	r1, #32
 800259c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2278      	movs	r2, #120	; 0x78
 80025ae:	2100      	movs	r1, #0
 80025b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	0018      	movs	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b010      	add	sp, #64	; 0x40
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	01ffffff 	.word	0x01ffffff
 80025c0:	fffffedf 	.word	0xfffffedf

080025c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	1dfb      	adds	r3, r7, #7
 80025d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025d4:	e04b      	b.n	800266e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	3301      	adds	r3, #1
 80025da:	d048      	beq.n	800266e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025dc:	f7fe f928 	bl	8000830 <HAL_GetTick>
 80025e0:	0002      	movs	r2, r0
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d302      	bcc.n	80025f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e04b      	b.n	800268e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2204      	movs	r2, #4
 80025fe:	4013      	ands	r3, r2
 8002600:	d035      	beq.n	800266e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	2208      	movs	r2, #8
 800260a:	4013      	ands	r3, r2
 800260c:	2b08      	cmp	r3, #8
 800260e:	d111      	bne.n	8002634 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2208      	movs	r2, #8
 8002616:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	0018      	movs	r0, r3
 800261c:	f000 f83c 	bl	8002698 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2284      	movs	r2, #132	; 0x84
 8002624:	2108      	movs	r1, #8
 8002626:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2278      	movs	r2, #120	; 0x78
 800262c:	2100      	movs	r1, #0
 800262e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e02c      	b.n	800268e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	69da      	ldr	r2, [r3, #28]
 800263a:	2380      	movs	r3, #128	; 0x80
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	401a      	ands	r2, r3
 8002640:	2380      	movs	r3, #128	; 0x80
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	429a      	cmp	r2, r3
 8002646:	d112      	bne.n	800266e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2280      	movs	r2, #128	; 0x80
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	0018      	movs	r0, r3
 8002656:	f000 f81f 	bl	8002698 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2284      	movs	r2, #132	; 0x84
 800265e:	2120      	movs	r1, #32
 8002660:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2278      	movs	r2, #120	; 0x78
 8002666:	2100      	movs	r1, #0
 8002668:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e00f      	b.n	800268e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	68ba      	ldr	r2, [r7, #8]
 8002676:	4013      	ands	r3, r2
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	425a      	negs	r2, r3
 800267e:	4153      	adcs	r3, r2
 8002680:	b2db      	uxtb	r3, r3
 8002682:	001a      	movs	r2, r3
 8002684:	1dfb      	adds	r3, r7, #7
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d0a4      	beq.n	80025d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	0018      	movs	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	b004      	add	sp, #16
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08e      	sub	sp, #56	; 0x38
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026a0:	f3ef 8310 	mrs	r3, PRIMASK
 80026a4:	617b      	str	r3, [r7, #20]
  return(result);
 80026a6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026a8:	637b      	str	r3, [r7, #52]	; 0x34
 80026aa:	2301      	movs	r3, #1
 80026ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	f383 8810 	msr	PRIMASK, r3
}
 80026b4:	46c0      	nop			; (mov r8, r8)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4926      	ldr	r1, [pc, #152]	; (800275c <UART_EndRxTransfer+0xc4>)
 80026c2:	400a      	ands	r2, r1
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	f383 8810 	msr	PRIMASK, r3
}
 80026d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026d2:	f3ef 8310 	mrs	r3, PRIMASK
 80026d6:	623b      	str	r3, [r7, #32]
  return(result);
 80026d8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026da:	633b      	str	r3, [r7, #48]	; 0x30
 80026dc:	2301      	movs	r3, #1
 80026de:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e2:	f383 8810 	msr	PRIMASK, r3
}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2101      	movs	r1, #1
 80026f4:	438a      	bics	r2, r1
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fe:	f383 8810 	msr	PRIMASK, r3
}
 8002702:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002708:	2b01      	cmp	r3, #1
 800270a:	d118      	bne.n	800273e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800270c:	f3ef 8310 	mrs	r3, PRIMASK
 8002710:	60bb      	str	r3, [r7, #8]
  return(result);
 8002712:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002714:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002716:	2301      	movs	r3, #1
 8002718:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f383 8810 	msr	PRIMASK, r3
}
 8002720:	46c0      	nop			; (mov r8, r8)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2110      	movs	r1, #16
 800272e:	438a      	bics	r2, r1
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002734:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	f383 8810 	msr	PRIMASK, r3
}
 800273c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2280      	movs	r2, #128	; 0x80
 8002742:	2120      	movs	r1, #32
 8002744:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b00e      	add	sp, #56	; 0x38
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	fffffedf 	.word	0xfffffedf

08002760 <__libc_init_array>:
 8002760:	b570      	push	{r4, r5, r6, lr}
 8002762:	2600      	movs	r6, #0
 8002764:	4d0c      	ldr	r5, [pc, #48]	; (8002798 <__libc_init_array+0x38>)
 8002766:	4c0d      	ldr	r4, [pc, #52]	; (800279c <__libc_init_array+0x3c>)
 8002768:	1b64      	subs	r4, r4, r5
 800276a:	10a4      	asrs	r4, r4, #2
 800276c:	42a6      	cmp	r6, r4
 800276e:	d109      	bne.n	8002784 <__libc_init_array+0x24>
 8002770:	2600      	movs	r6, #0
 8002772:	f000 f87d 	bl	8002870 <_init>
 8002776:	4d0a      	ldr	r5, [pc, #40]	; (80027a0 <__libc_init_array+0x40>)
 8002778:	4c0a      	ldr	r4, [pc, #40]	; (80027a4 <__libc_init_array+0x44>)
 800277a:	1b64      	subs	r4, r4, r5
 800277c:	10a4      	asrs	r4, r4, #2
 800277e:	42a6      	cmp	r6, r4
 8002780:	d105      	bne.n	800278e <__libc_init_array+0x2e>
 8002782:	bd70      	pop	{r4, r5, r6, pc}
 8002784:	00b3      	lsls	r3, r6, #2
 8002786:	58eb      	ldr	r3, [r5, r3]
 8002788:	4798      	blx	r3
 800278a:	3601      	adds	r6, #1
 800278c:	e7ee      	b.n	800276c <__libc_init_array+0xc>
 800278e:	00b3      	lsls	r3, r6, #2
 8002790:	58eb      	ldr	r3, [r5, r3]
 8002792:	4798      	blx	r3
 8002794:	3601      	adds	r6, #1
 8002796:	e7f2      	b.n	800277e <__libc_init_array+0x1e>
 8002798:	080028f4 	.word	0x080028f4
 800279c:	080028f4 	.word	0x080028f4
 80027a0:	080028f4 	.word	0x080028f4
 80027a4:	080028f8 	.word	0x080028f8

080027a8 <__itoa>:
 80027a8:	1e93      	subs	r3, r2, #2
 80027aa:	b510      	push	{r4, lr}
 80027ac:	000c      	movs	r4, r1
 80027ae:	2b22      	cmp	r3, #34	; 0x22
 80027b0:	d904      	bls.n	80027bc <__itoa+0x14>
 80027b2:	2300      	movs	r3, #0
 80027b4:	001c      	movs	r4, r3
 80027b6:	700b      	strb	r3, [r1, #0]
 80027b8:	0020      	movs	r0, r4
 80027ba:	bd10      	pop	{r4, pc}
 80027bc:	2a0a      	cmp	r2, #10
 80027be:	d109      	bne.n	80027d4 <__itoa+0x2c>
 80027c0:	2800      	cmp	r0, #0
 80027c2:	da07      	bge.n	80027d4 <__itoa+0x2c>
 80027c4:	232d      	movs	r3, #45	; 0x2d
 80027c6:	700b      	strb	r3, [r1, #0]
 80027c8:	2101      	movs	r1, #1
 80027ca:	4240      	negs	r0, r0
 80027cc:	1861      	adds	r1, r4, r1
 80027ce:	f000 f80f 	bl	80027f0 <__utoa>
 80027d2:	e7f1      	b.n	80027b8 <__itoa+0x10>
 80027d4:	2100      	movs	r1, #0
 80027d6:	e7f9      	b.n	80027cc <__itoa+0x24>

080027d8 <itoa>:
 80027d8:	b510      	push	{r4, lr}
 80027da:	f7ff ffe5 	bl	80027a8 <__itoa>
 80027de:	bd10      	pop	{r4, pc}

080027e0 <memset>:
 80027e0:	0003      	movs	r3, r0
 80027e2:	1882      	adds	r2, r0, r2
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d100      	bne.n	80027ea <memset+0xa>
 80027e8:	4770      	bx	lr
 80027ea:	7019      	strb	r1, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	e7f9      	b.n	80027e4 <memset+0x4>

080027f0 <__utoa>:
 80027f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027f2:	000c      	movs	r4, r1
 80027f4:	0016      	movs	r6, r2
 80027f6:	b08d      	sub	sp, #52	; 0x34
 80027f8:	2225      	movs	r2, #37	; 0x25
 80027fa:	0007      	movs	r7, r0
 80027fc:	4916      	ldr	r1, [pc, #88]	; (8002858 <__utoa+0x68>)
 80027fe:	a802      	add	r0, sp, #8
 8002800:	f000 f82c 	bl	800285c <memcpy>
 8002804:	1e62      	subs	r2, r4, #1
 8002806:	9200      	str	r2, [sp, #0]
 8002808:	1eb3      	subs	r3, r6, #2
 800280a:	aa02      	add	r2, sp, #8
 800280c:	2500      	movs	r5, #0
 800280e:	9201      	str	r2, [sp, #4]
 8002810:	2b22      	cmp	r3, #34	; 0x22
 8002812:	d904      	bls.n	800281e <__utoa+0x2e>
 8002814:	7025      	strb	r5, [r4, #0]
 8002816:	002c      	movs	r4, r5
 8002818:	0020      	movs	r0, r4
 800281a:	b00d      	add	sp, #52	; 0x34
 800281c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800281e:	0038      	movs	r0, r7
 8002820:	0031      	movs	r1, r6
 8002822:	f7fd fcf7 	bl	8000214 <__aeabi_uidivmod>
 8002826:	000b      	movs	r3, r1
 8002828:	9a01      	ldr	r2, [sp, #4]
 800282a:	0029      	movs	r1, r5
 800282c:	5cd3      	ldrb	r3, [r2, r3]
 800282e:	9a00      	ldr	r2, [sp, #0]
 8002830:	3501      	adds	r5, #1
 8002832:	5553      	strb	r3, [r2, r5]
 8002834:	003b      	movs	r3, r7
 8002836:	0007      	movs	r7, r0
 8002838:	429e      	cmp	r6, r3
 800283a:	d9f0      	bls.n	800281e <__utoa+0x2e>
 800283c:	2300      	movs	r3, #0
 800283e:	0022      	movs	r2, r4
 8002840:	5563      	strb	r3, [r4, r5]
 8002842:	000b      	movs	r3, r1
 8002844:	1ac8      	subs	r0, r1, r3
 8002846:	4283      	cmp	r3, r0
 8002848:	dde6      	ble.n	8002818 <__utoa+0x28>
 800284a:	7810      	ldrb	r0, [r2, #0]
 800284c:	5ce5      	ldrb	r5, [r4, r3]
 800284e:	7015      	strb	r5, [r2, #0]
 8002850:	54e0      	strb	r0, [r4, r3]
 8002852:	3201      	adds	r2, #1
 8002854:	3b01      	subs	r3, #1
 8002856:	e7f5      	b.n	8002844 <__utoa+0x54>
 8002858:	080028cc 	.word	0x080028cc

0800285c <memcpy>:
 800285c:	2300      	movs	r3, #0
 800285e:	b510      	push	{r4, lr}
 8002860:	429a      	cmp	r2, r3
 8002862:	d100      	bne.n	8002866 <memcpy+0xa>
 8002864:	bd10      	pop	{r4, pc}
 8002866:	5ccc      	ldrb	r4, [r1, r3]
 8002868:	54c4      	strb	r4, [r0, r3]
 800286a:	3301      	adds	r3, #1
 800286c:	e7f8      	b.n	8002860 <memcpy+0x4>
	...

08002870 <_init>:
 8002870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002876:	bc08      	pop	{r3}
 8002878:	469e      	mov	lr, r3
 800287a:	4770      	bx	lr

0800287c <_fini>:
 800287c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002882:	bc08      	pop	{r3}
 8002884:	469e      	mov	lr, r3
 8002886:	4770      	bx	lr
