
ubuntu-preinstalled/psfxtable:     file format elf32-littlearm


Disassembly of section .init:

000008e0 <.init>:
 8e0:	push	{r3, lr}
 8e4:	bl	114c <abort@plt+0x6bc>
 8e8:	pop	{r3, pc}

Disassembly of section .plt:

000008ec <raise@plt-0x14>:
 8ec:	push	{lr}		; (str lr, [sp, #-4]!)
 8f0:	ldr	lr, [pc, #4]	; 8fc <raise@plt-0x4>
 8f4:	add	lr, pc, lr
 8f8:	ldr	pc, [lr, #8]!
 8fc:	andeq	r2, r1, r8, lsr r6

00000900 <raise@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #73728	; 0x12000
 908:	ldr	pc, [ip, #1592]!	; 0x638

0000090c <strcmp@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #73728	; 0x12000
 914:	ldr	pc, [ip, #1584]!	; 0x630

00000918 <__cxa_finalize@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #73728	; 0x12000
 920:	ldr	pc, [ip, #1576]!	; 0x628

00000924 <strtol@plt>:
 924:			; <UNDEFINED> instruction: 0x46c04778
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #73728	; 0x12000
 930:	ldr	pc, [ip, #1564]!	; 0x61c

00000934 <fopen@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #73728	; 0x12000
 93c:	ldr	pc, [ip, #1556]!	; 0x614

00000940 <free@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #73728	; 0x12000
 948:	ldr	pc, [ip, #1548]!	; 0x60c

0000094c <fgets@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #73728	; 0x12000
 954:	ldr	pc, [ip, #1540]!	; 0x604

00000958 <ferror@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #73728	; 0x12000
 960:	ldr	pc, [ip, #1532]!	; 0x5fc

00000964 <strndup@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #73728	; 0x12000
 96c:	ldr	pc, [ip, #1524]!	; 0x5f4

00000970 <dcgettext@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1516]!	; 0x5ec

0000097c <strdup@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1508]!	; 0x5e4

00000988 <__stack_chk_fail@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1500]!	; 0x5dc

00000994 <realloc@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1492]!	; 0x5d4

000009a0 <textdomain@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1484]!	; 0x5cc

000009ac <perror@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1476]!	; 0x5c4

000009b8 <fwrite@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1468]!	; 0x5bc

000009c4 <fread@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1460]!	; 0x5b4

000009d0 <malloc@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1452]!	; 0x5ac

000009dc <__libc_start_main@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1444]!	; 0x5a4

000009e8 <__gmon_start__@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1436]!	; 0x59c

000009f4 <__ctype_b_loc@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1428]!	; 0x594

00000a00 <exit@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1420]!	; 0x58c

00000a0c <feof@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1412]!	; 0x584

00000a18 <strchr@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1404]!	; 0x57c

00000a24 <putchar@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1396]!	; 0x574

00000a30 <__printf_chk@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1388]!	; 0x56c

00000a3c <__fprintf_chk@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1380]!	; 0x564

00000a48 <fclose@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1372]!	; 0x55c

00000a54 <setlocale@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1364]!	; 0x554

00000a60 <strrchr@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1356]!	; 0x54c

00000a6c <fputc@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1348]!	; 0x544

00000a78 <bindtextdomain@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1340]!	; 0x53c

00000a84 <strncmp@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1332]!	; 0x534

00000a90 <abort@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1324]!	; 0x52c

Disassembly of section .text:

00000aa0 <.text>:
     aa0:	svcmi	0x00f0e92d
     aa4:			; <UNDEFINED> instruction: 0xf8dfb09d
     aa8:			; <UNDEFINED> instruction: 0x460e4598
     aac:	ldrcc	pc, [r4, #2271]	; 0x8df
     ab0:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
     ab4:			; <UNDEFINED> instruction: 0x212f680f
     ab8:	stmiapl	r3!, {r3, r9, sp}^
     abc:	andsls	r4, r6, #56, 12	; 0x3800000
     ac0:	ldmdavs	fp, {r0, r2, r3, r8, r9, ip, pc}
     ac4:			; <UNDEFINED> instruction: 0xf7ff931b
     ac8:	smlabtlt	r0, ip, pc, lr	; <UNPREDICTABLE>
     acc:			; <UNDEFINED> instruction: 0xf8df1c47
     ad0:	andcs	r3, r6, r8, ror r5
     ad4:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     ad8:	ldrbpl	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     adc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
     ae0:	movwls	r4, #38013	; 0x947d
     ae4:			; <UNDEFINED> instruction: 0xf7ff601f
     ae8:			; <UNDEFINED> instruction: 0xf8dfefb6
     aec:	strtmi	r1, [r8], -r8, ror #10
     af0:			; <UNDEFINED> instruction: 0xf7ff4479
     af4:	strtmi	lr, [r8], -r2, asr #31
     af8:	svc	0x0052f7ff
     afc:	svceq	0x0002f1b8
     b00:	msrhi	CPSR_sx, r0
     b04:			; <UNDEFINED> instruction: 0xf8df9b09
     b08:	ldmdavs	sp, {r4, r6, r8, sl, ip}
     b0c:	movwcs	r4, #1145	; 0x479
     b10:			; <UNDEFINED> instruction: 0x46289318
     b14:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     b18:	stmdacs	r0, {r1, r3, ip, pc}
     b1c:	bicshi	pc, ip, r0, asr #32
     b20:	svceq	0x0004f1b8
     b24:	rsbhi	pc, sp, #64	; 0x40
     b28:	stcls	8, cr6, [sl, #-460]	; 0xfffffe34
     b2c:	ldmib	r6, {r0, r1, r2, r8, r9, ip, pc}^
     b30:	movwls	r7, #33538	; 0x8302
     b34:	blcs	27758 <uclistheads@@Base+0x14744>
     b38:			; <UNDEFINED> instruction: 0x81a9f000
     b3c:	ldrne	pc, [ip, #-2271]	; 0xfffff721
     b40:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
     b44:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     b48:			; <UNDEFINED> instruction: 0xf0402800
     b4c:			; <UNDEFINED> instruction: 0xf8df8191
     b50:	stmiapl	r3!, {r4, r8, sl, ip, sp}^
     b54:	cmnlt	r7, lr, lsl r8
     b58:	strne	pc, [r8, #-2271]	; 0xfffff721
     b5c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     b60:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     b64:			; <UNDEFINED> instruction: 0xf0402800
     b68:			; <UNDEFINED> instruction: 0xf8df81a3
     b6c:	stmiapl	r3!, {r2, r4, r5, r6, r7, sl, ip, sp}^
     b70:	blls	21abf4 <uclistheads@@Base+0x207be0>
     b74:			; <UNDEFINED> instruction: 0xf8dfb16b
     b78:			; <UNDEFINED> instruction: 0x461814f0
     b7c:			; <UNDEFINED> instruction: 0xf7ff4479
     b80:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
     b84:	orrshi	pc, lr, r0, asr #32
     b88:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     b8c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     b90:	cmnlt	r5, r8, lsl #6
     b94:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     b98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     b9c:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     ba0:			; <UNDEFINED> instruction: 0xf0402800
     ba4:			; <UNDEFINED> instruction: 0xf8df817b
     ba8:	stmiapl	r3!, {r2, r6, r7, sl, ip, sp}^
     bac:	movwcs	r6, #2077	; 0x81d
     bb0:			; <UNDEFINED> instruction: 0xf0002f00
     bb4:	movwls	r8, #16752	; 0x4170
     bb8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     bbc:			; <UNDEFINED> instruction: 0xf8cdab15
     bc0:	movwls	r8, #8204	; 0x200c
     bc4:	blge	5ab430 <uclistheads@@Base+0x59841c>
     bc8:	movwls	sl, #6423	; 0x1917
     bcc:	blge	692494 <uclistheads@@Base+0x67f480>
     bd0:	blge	6257d8 <uclistheads@@Base+0x6127c4>
     bd4:	ldc2l	0, cr15, [r0]
     bd8:			; <UNDEFINED> instruction: 0xf0003001
     bdc:			; <UNDEFINED> instruction: 0x46308217
     be0:	svc	0x0032f7ff
     be4:			; <UNDEFINED> instruction: 0xf8df9b16
     be8:			; <UNDEFINED> instruction: 0xf103048c
     bec:	movwcc	r0, #28942	; 0x710e
     bf0:	svclt	0x00489a17
     bf4:			; <UNDEFINED> instruction: 0xf854460b
     bf8:	sbcsne	fp, r9, r0
     bfc:	svclt	0x00089b1a
     c00:	tstls	pc, r1, lsl #2
     c04:	ldmdavc	r3, {r1, r2, r3, r8, r9, ip, pc}
     c08:	blcs	da7064 <uclistheads@@Base+0xd94050>
     c0c:	ldrdvs	pc, [r0], -fp
     c10:			; <UNDEFINED> instruction: 0xf000910b
     c14:	blcs	1ca0e6c <uclistheads@@Base+0x1c8de58>
     c18:	addshi	pc, r5, r0, asr #32
     c1c:	blcs	fed5ed70 <uclistheads@@Base+0xfed4bd5c>
     c20:	addshi	pc, r1, r0, asr #32
     c24:	blcs	129ee78 <uclistheads@@Base+0x128be64>
     c28:	addhi	pc, sp, r0, asr #32
     c2c:	blcs	fe19ef80 <uclistheads@@Base+0xfe18bf6c>
     c30:	movwcs	fp, #12036	; 0x2f04
     c34:			; <UNDEFINED> instruction: 0xf040930c
     c38:	teqlt	r7, r6, lsl #1
     c3c:	stmdbls	fp, {r3, r4, r5, r9, sl, lr}
     c40:	blx	11bcc4a <uclistheads@@Base+0x11a9c36>
     c44:			; <UNDEFINED> instruction: 0xf7ff4638
     c48:	stccs	15, cr14, [r0, #-0]
     c4c:	cdpcs	0, 0, cr13, cr0, cr14, {2}
     c50:			; <UNDEFINED> instruction: 0x81a7f000
     c54:	strtcs	pc, [r0], #-2271	; 0xfffff721
     c58:	blls	1c9064 <uclistheads@@Base+0x1b6050>
     c5c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
     c60:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     c64:	blcs	278c0 <uclistheads@@Base+0x148ac>
     c68:			; <UNDEFINED> instruction: 0xf8dfdd3d
     c6c:			; <UNDEFINED> instruction: 0xf04f7410
     c70:			; <UNDEFINED> instruction: 0xf8df0a00
     c74:	ldrbmi	r6, [r1], ip, lsl #8
     c78:	strcc	pc, [r8], #-2271	; 0xfffff721
     c7c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
     c80:	movwls	r4, #38011	; 0x947b
     c84:	bls	2525b8 <uclistheads@@Base+0x23f5a4>
     c88:	strtmi	r2, [r8], -r1, lsl #2
     c8c:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     c90:	ldrdcc	pc, [r0], -fp
     c94:	andhi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
     c98:	ldrbtmi	r4, [fp], #-3067	; 0xfffff405
     c9c:	svceq	0x0000f1b8
     ca0:			; <UNDEFINED> instruction: 0xf8d8d016
     ca4:	cmnlt	r4, r8
     ca8:	stmiavs	r5!, {r0, r1, r2, r8, sl, ip, pc}
     cac:	tstcs	r1, sl, lsr r6
     cb0:	strls	r9, [r0, #-2055]	; 0xfffff7f9
     cb4:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     cb8:	ldrtmi	r6, [r3], -r4, lsr #16
     cbc:	mvnsle	r2, r0, lsl #24
     cc0:	blmi	ffca80e4 <uclistheads@@Base+0xffc950d0>
     cc4:	ldrdhi	pc, [r0], -r8
     cc8:			; <UNDEFINED> instruction: 0xf1b8447b
     ccc:	mvnle	r0, r0, lsl #30
     cd0:	andcs	r4, sl, r9, lsr #12
     cd4:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     cd8:			; <UNDEFINED> instruction: 0xf1099b15
     cdc:			; <UNDEFINED> instruction: 0xf10a0901
     ce0:	strbmi	r0, [fp, #-2572]	; 0xfffff5f4
     ce4:	strtmi	sp, [r8], -lr, asr #25
     ce8:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     cec:	mvnlt	r9, r8, lsl #22
     cf0:	strcs	r9, [r0, -sl, lsl #22]
     cf4:	ldmib	sp, {r3, r4, sl, fp, ip, pc}^
     cf8:	stmdblt	fp, {r0, r2, r4, r9, sl, ip, lr}
     cfc:	ldrdvc	pc, [r0], -fp
     d00:	stmdals	lr, {r0, r1, r3, r8, fp, ip, pc}
     d04:	blx	13cd10 <uclistheads@@Base+0x129cfc>
     d08:			; <UNDEFINED> instruction: 0xf001990f
     d0c:	blls	33f518 <uclistheads@@Base+0x32c504>
     d10:	stcls	6, cr4, [r8], {33}	; 0x21
     d14:	ldrtmi	r9, [r2], -r2, lsl #14
     d18:	strls	r9, [r0, #-769]	; 0xfffffcff
     d1c:	strtmi	r4, [r0], -r3, lsl #12
     d20:			; <UNDEFINED> instruction: 0xf90af001
     d24:			; <UNDEFINED> instruction: 0xf7ff4620
     d28:	blls	37c770 <uclistheads@@Base+0x36975c>
     d2c:	bls	6c8d34 <uclistheads@@Base+0x6b5d20>
     d30:	addsmi	r6, sl, #1769472	; 0x1b0000
     d34:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
     d38:	pop	{r0, r2, r3, r4, ip, sp, pc}
     d3c:	ldmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
     d40:			; <UNDEFINED> instruction: 0xf0002b04
     d44:	ldmibmi	r2, {r1, r2, r3, r8, pc}^
     d48:	andcs	r2, r0, r5, lsl #4
     d4c:	bkpt	0xc449
     d50:	ldmdavs	r0!, {r4, r6, r7, r8, fp, lr}^
     d54:			; <UNDEFINED> instruction: 0xf7ff4479
     d58:			; <UNDEFINED> instruction: 0x4605edda
     d5c:			; <UNDEFINED> instruction: 0xf0002800
     d60:	blls	261238 <uclistheads@@Base+0x24e224>
     d64:	ldmdavs	sp, {r2, r3, r6, r7, r8, fp, lr}
     d68:	movwcs	r4, #1145	; 0x479
     d6c:			; <UNDEFINED> instruction: 0x46289318
     d70:	stcl	7, cr15, [ip, #1020]	; 0x3fc
     d74:			; <UNDEFINED> instruction: 0xf0002800
     d78:	stmibmi	r8, {r2, r6, r8, pc}^
     d7c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     d80:	stcl	7, cr15, [r4, #1020]	; 0x3fc
     d84:	ldmdblt	r0!, {r1, r3, ip, pc}
     d88:			; <UNDEFINED> instruction: 0x46076872
     d8c:	andls	r4, r8, r4, asr #27
     d90:	ldrbtmi	r9, [sp], #-519	; 0xfffffdf9
     d94:	stmibmi	r3, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
     d98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     d9c:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
     da0:	stmdacs	r0, {r0, r2, r9, sl, lr}
     da4:	adchi	pc, fp, r0
     da8:	svceq	0x0001f1b8
     dac:	sbcshi	pc, pc, r0, asr #6
     db0:			; <UNDEFINED> instruction: 0xf04f4bbd
     db4:	bmi	fef439c0 <uclistheads@@Base+0xfef309ac>
     db8:	ldrbtmi	r4, [fp], #-1754	; 0xfffff926
     dbc:	movwcs	r9, #779	; 0x30b
     dc0:	movwls	r4, #42106	; 0xa47a
     dc4:	andls	r4, ip, #30408704	; 0x1d00000
     dc8:	bmi	fee5264c <uclistheads@@Base+0xfee3f638>
     dcc:	movwls	r4, #34467	; 0x86a3
     dd0:	ldrbtmi	r9, [sl], #-775	; 0xfffffcf9
     dd4:	andls	r4, pc, #187392	; 0x2dc00
     dd8:	bmi	fedd1fcc <uclistheads@@Base+0xfedbefb8>
     ddc:	blmi	fede5a2c <uclistheads@@Base+0xfedd2a18>
     de0:	andsls	r4, r0, #2046820352	; 0x7a000000
     de4:	bmi	fed91fd8 <uclistheads@@Base+0xfed7efc4>
     de8:	blmi	feda5a3c <uclistheads@@Base+0xfed92a28>
     dec:	andsls	r4, r1, #2046820352	; 0x7a000000
     df0:	movwls	r4, #58491	; 0xe47b
     df4:	stmdbls	lr, {r0, r1, r2, r5, sp, lr, pc}
     df8:			; <UNDEFINED> instruction: 0xf7ff4620
     dfc:	cmnlt	r0, #136, 26	; 0x2200
     e00:	strtmi	r9, [r0], -ip, lsl #18
     e04:	stc	7, cr15, [r2, #1020]	; 0x3fc
     e08:			; <UNDEFINED> instruction: 0xf0002800
     e0c:	ldmdbls	r2, {r0, r1, r7, pc}
     e10:			; <UNDEFINED> instruction: 0xf7ff4620
     e14:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     e18:	ldmdbls	r3, {r2, r3, r4, r5, r6, ip, lr, pc}
     e1c:			; <UNDEFINED> instruction: 0xf7ff4620
     e20:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     e24:	addhi	pc, r6, r0, asr #32
     e28:	rscscc	pc, pc, #8, 2
     e2c:	vqrshl.u8	q10, q1, q0
     e30:	ldrtmi	r8, [r1], #144	; 0x90
     e34:	beq	7d264 <uclistheads@@Base+0x6a250>
     e38:	ldrdvc	pc, [r4], -r9
     e3c:	beq	7d26c <uclistheads@@Base+0x6a258>
     e40:	vqrshl.u8	q10, q0, q8
     e44:			; <UNDEFINED> instruction: 0xf8568091
     e48:	b	13d0ef8 <uclistheads@@Base+0x13bdee4>
     e4c:	stmdbls	fp, {r1, r3, r7, r8, fp}
     e50:			; <UNDEFINED> instruction: 0xf7ff4620
     e54:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
     e58:			; <UNDEFINED> instruction: 0xf108d1cd
     e5c:	ldrbmi	r3, [r2, #-767]	; 0xfffffd01
     e60:	ldrtmi	sp, [r1], #3534	; 0xdce
     e64:	beq	7d294 <uclistheads@@Base+0x6a280>
     e68:	ldrdcc	pc, [r4], -r9
     e6c:	strb	r9, [r5, r7, lsl #6]!
     e70:	stmdals	r7, {r0, r2, r4, r7, r8, fp, lr}
     e74:			; <UNDEFINED> instruction: 0xf7ff4479
     e78:			; <UNDEFINED> instruction: 0x4606ed5e
     e7c:			; <UNDEFINED> instruction: 0xf47f2800
     e80:	stmdals	r7, {r1, r3, r5, r6, r9, sl, fp, sp, pc}
     e84:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     e88:			; <UNDEFINED> instruction: 0xf7ff2042
     e8c:	blmi	fe3fc57c <uclistheads@@Base+0xfe3e9568>
     e90:	movwls	r4, #29819	; 0x747b
     e94:	blmi	1dfa808 <uclistheads@@Base+0x1de77f4>
     e98:	str	r5, [ip], r3, ror #17
     e9c:	strtmi	r4, [r8], -ip, lsl #19
     ea0:			; <UNDEFINED> instruction: 0xf7ff4479
     ea4:	stmdacs	r0, {r3, r6, r8, sl, fp, sp, lr, pc}
     ea8:	sbchi	pc, r4, r0
     eac:	ldrbt	r4, [lr], -r5, lsl #12
     eb0:	ldrtmi	r4, [r8], -r8, lsl #19
     eb4:			; <UNDEFINED> instruction: 0xf7ff4479
     eb8:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
     ebc:	addshi	pc, r5, r0
     ec0:	ldrb	r4, [r6], -r7, lsl #12
     ec4:	stmdals	r8, {r2, r7, r8, fp, lr}
     ec8:			; <UNDEFINED> instruction: 0xf7ff4479
     ecc:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
     ed0:	addshi	pc, r1, r0
     ed4:	ldrb	r9, [ip], -r8
     ed8:	strtmi	r4, [r8], -r0, lsl #19
     edc:			; <UNDEFINED> instruction: 0xf7ff4479
     ee0:	andls	lr, sl, r6, lsl sp
     ee4:			; <UNDEFINED> instruction: 0xf47f2800
     ee8:			; <UNDEFINED> instruction: 0xf1b8af56
     eec:	cmple	r4, r3, lsl #30
     ef0:	ldmvs	r5!, {r0, r1, r4, r5, r6, fp, sp, lr}
     ef4:	blls	2a5b18 <uclistheads@@Base+0x292b04>
     ef8:	movwls	r4, #34335	; 0x861f
     efc:			; <UNDEFINED> instruction: 0xf1b8e61a
     f00:	cmple	r6, r3, lsl #30
     f04:			; <UNDEFINED> instruction: 0x46076873
     f08:	ldmvs	r3!, {r0, r1, r2, r8, r9, ip, pc}
     f0c:	movwcs	r9, #4872	; 0x1308
     f10:	str	r9, [pc], -sl, lsl #6
     f14:	rscscc	pc, pc, #8, 2
     f18:	cfstr32le	mvfx4, [r6, #-328]	; 0xfffffeb8
     f1c:			; <UNDEFINED> instruction: 0xf10a44b1
     f20:			; <UNDEFINED> instruction: 0xf8d90a01
     f24:	movwls	r3, #32772	; 0x8004
     f28:	ldmdbls	r1, {r3, r7, r8, r9, sl, sp, lr, pc}
     f2c:			; <UNDEFINED> instruction: 0xf7ff4620
     f30:	cmnlt	r0, lr, ror #25
     f34:			; <UNDEFINED> instruction: 0x46209910
     f38:	stcl	7, cr15, [r8], #1020	; 0x3fc
     f3c:			; <UNDEFINED> instruction: 0xf108b948
     f40:	ldrbmi	r3, [r2, #-767]	; 0xfffffd01
     f44:	ldrtmi	sp, [r1], #3333	; 0xd05
     f48:	beq	7d378 <uclistheads@@Base+0x6a364>
     f4c:	ldrdpl	pc, [r4], -r9
     f50:			; <UNDEFINED> instruction: 0x4620e774
     f54:			; <UNDEFINED> instruction: 0xf7ff990f
     f58:	ldmdblt	r8!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
     f5c:	movwls	r2, #41729	; 0xa301
     f60:	movwcs	lr, #5996	; 0x176c
     f64:	strbt	r9, [r8], -ip, lsl #6
     f68:	strb	r4, [r3, #1628]!	; 0x65c
     f6c:	ldmdbmi	ip, {r2, r3, r4, r6, r9, sl, lr}^
     f70:	andcs	r2, r0, r5, lsl #4
     f74:			; <UNDEFINED> instruction: 0xf7ff4479
     f78:	bmi	16bc370 <uclistheads@@Base+0x16a935c>
     f7c:	tstcs	r1, r9, lsl #22
     f80:	ldmdavs	fp, {r2, r5, r7, fp, ip, lr}
     f84:	stmdavs	r0!, {r1, r9, sl, lr}
     f88:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     f8c:			; <UNDEFINED> instruction: 0xf7ff2040
     f90:	ldmdbmi	r5, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
     f94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     f98:	ldmdbmi	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     f9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     fa0:	ldmdbmi	r3, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     fa4:	andcs	r4, r5, #48, 12	; 0x3000000
     fa8:			; <UNDEFINED> instruction: 0xf7ff4479
     fac:	bmi	137c33c <uclistheads@@Base+0x1369328>
     fb0:	tstcs	r1, r9, lsl #22
     fb4:	ldmdavs	fp, {r2, r5, r7, fp, ip, lr}
     fb8:	stmdavs	r0!, {r1, r9, sl, lr}
     fbc:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     fc0:			; <UNDEFINED> instruction: 0xf7ff2041
     fc4:			; <UNDEFINED> instruction: 0xf7ffed1e
     fc8:	stmdbmi	sl, {r5, r6, r7, sl, fp, sp, lr, pc}^
     fcc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     fd0:	stcl	7, cr15, [lr], {255}	; 0xff
     fd4:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
     fd8:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
     fdc:	andcs	r4, r1, r1, lsl #12
     fe0:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     fe4:			; <UNDEFINED> instruction: 0xf7ff4628
     fe8:	ldrtmi	lr, [r8], -ip, lsl #26
     fec:	ldcl	7, cr15, [lr], {255}	; 0xff
     ff0:			; <UNDEFINED> instruction: 0xf7ff2042
     ff4:	stmdals	r8, {r1, r2, r8, sl, fp, sp, lr, pc}
     ff8:	ldcl	7, cr15, [r8], {255}	; 0xff
     ffc:			; <UNDEFINED> instruction: 0xf7ff2049
    1000:	ldmdbmi	lr!, {r8, sl, fp, sp, lr, pc}
    1004:	andcs	r2, r0, r5, lsl #4
    1008:			; <UNDEFINED> instruction: 0xe7b44479
    100c:	andcs	r4, r5, #60, 18	; 0xf0000
    1010:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1014:	stc	7, cr15, [ip], #1020	; 0x3fc
    1018:	blls	2538e8 <uclistheads@@Base+0x2408d4>
    101c:	stmiapl	r4!, {r0, r8, sp}
    1020:	ldmdavs	fp, {r0, r1, r2, r9, fp, ip, pc}
    1024:	strmi	r9, [r2], -r0, lsl #4
    1028:			; <UNDEFINED> instruction: 0xf7ff6820
    102c:	subcs	lr, r1, r8, lsl #26
    1030:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1034:			; <UNDEFINED> instruction: 0xf7ff4628
    1038:	strhcs	lr, [r9], #-202	; 0xffffff36
    103c:	stcl	7, cr15, [r0], #1020	; 0x3fc
    1040:	andeq	r2, r1, lr, ror r4
    1044:	andeq	r0, r0, r4, lsr #1
    1048:	andeq	r0, r0, r0, lsr #1
    104c:	andeq	r1, r0, r6, ror #26
    1050:	andeq	r1, r0, ip, ror #21
    1054:	andeq	r1, r0, r8, asr #21
    1058:	andeq	r1, r0, r0, ror #21
    105c:	andeq	r1, r0, r2, ror sl
    1060:	strheq	r0, [r0], -r4
    1064:	andeq	r1, r0, r6, asr sl
    1068:	andeq	r1, r0, r8, lsr sl
    106c:	strheq	r0, [r0], -ip
    1070:	andeq	r1, r0, sl, lsl sl
    1074:	andeq	r0, r0, r4, asr #1
    1078:	andeq	r1, r0, r6, ror #21
    107c:	andeq	r1, r0, r0, lsl #22
    1080:	andeq	r1, r0, sl, lsl #22
    1084:	strdeq	r1, [r0], -r4
    1088:	andeq	r1, r0, sl, lsr #23
    108c:	andeq	r1, r0, ip, lsr #25
    1090:	andeq	r1, r0, ip, lsr #19
    1094:	andeq	r1, r0, ip, ror r8
    1098:	andeq	r1, r0, r4, lsl #17
    109c:	muleq	r0, lr, r8
    10a0:	andeq	r1, r0, r2, lsr #16
    10a4:	andeq	r1, r0, lr, lsr #17
    10a8:			; <UNDEFINED> instruction: 0x000018ba
    10ac:			; <UNDEFINED> instruction: 0x000018bc
    10b0:			; <UNDEFINED> instruction: 0x000018ba
    10b4:	andeq	r1, r0, r8, lsr #17
    10b8:	andeq	r1, r0, r8, lsr #17
    10bc:	andeq	r1, r0, r0, lsr #17
    10c0:	muleq	r0, r8, r8
    10c4:	andeq	r1, r0, r8, lsl #17
    10c8:	andeq	r1, r0, r0, lsr fp
    10cc:	andeq	r1, r0, r4, lsr #14
    10d0:	andeq	r1, r0, r8, lsr r8
    10d4:	strdeq	r1, [r0], -r0
    10d8:	andeq	r1, r0, r0, lsl r8
    10dc:	andeq	r1, r0, r0, asr #14
    10e0:	andeq	r1, r0, ip, lsl r7
    10e4:	andeq	r0, r0, ip, lsr #1
    10e8:	andeq	r1, r0, r2, asr #13
    10ec:	andeq	r1, r0, sl, lsl #13
    10f0:	andeq	r1, r0, r4, ror r7
    10f4:	andeq	r1, r0, r6, lsl #12
    10f8:	andeq	r1, r0, r6, lsl #12
    10fc:	strdeq	r1, [r0], -r0
    1100:	andeq	r1, r0, sl, asr #13
    1104:	bleq	3d248 <uclistheads@@Base+0x2a234>
    1108:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    110c:	strbtmi	fp, [sl], -r2, lsl #24
    1110:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1114:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1118:	ldrmi	sl, [sl], #776	; 0x308
    111c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1120:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1124:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1128:			; <UNDEFINED> instruction: 0xf85a4b06
    112c:	stmdami	r6, {r0, r1, ip, sp}
    1130:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1134:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1138:	stc	7, cr15, [sl], #1020	; 0x3fc
    113c:	strdeq	r1, [r1], -r8
    1140:	muleq	r0, r4, r0
    1144:	strheq	r0, [r0], -r8
    1148:	andeq	r0, r0, r0, asr #1
    114c:	ldr	r3, [pc, #20]	; 1168 <abort@plt+0x6d8>
    1150:	ldr	r2, [pc, #20]	; 116c <abort@plt+0x6dc>
    1154:	add	r3, pc, r3
    1158:	ldr	r2, [r3, r2]
    115c:	cmp	r2, #0
    1160:	bxeq	lr
    1164:	b	9e8 <__gmon_start__@plt>
    1168:	ldrdeq	r1, [r1], -r8
    116c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1170:	blmi	1d3190 <uclistheads@@Base+0x1c017c>
    1174:	bmi	1d235c <uclistheads@@Base+0x1bf348>
    1178:	addmi	r4, r3, #2063597568	; 0x7b000000
    117c:	andle	r4, r3, sl, ror r4
    1180:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1184:	ldrmi	fp, [r8, -r3, lsl #2]
    1188:	svclt	0x00004770
    118c:	muleq	r1, r0, lr
    1190:	andeq	r1, r1, ip, lsl #29
    1194:			; <UNDEFINED> instruction: 0x00011db4
    1198:	muleq	r0, ip, r0
    119c:	blmi	2531c4 <uclistheads@@Base+0x2401b0>
    11a0:	bmi	252388 <uclistheads@@Base+0x23f374>
    11a4:	bne	652398 <uclistheads@@Base+0x63f384>
    11a8:	addne	r4, r9, sl, ror r4
    11ac:	bicsvc	lr, r1, r1, lsl #22
    11b0:	andle	r1, r3, r9, asr #32
    11b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11b8:	ldrmi	fp, [r8, -r3, lsl #2]
    11bc:	svclt	0x00004770
    11c0:	andeq	r1, r1, r4, ror #28
    11c4:	andeq	r1, r1, r0, ror #28
    11c8:	andeq	r1, r1, r8, lsl #27
    11cc:	andeq	r0, r0, r8, asr #1
    11d0:	blmi	2ae5f8 <uclistheads@@Base+0x29b5e4>
    11d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11dc:	blmi	26f790 <uclistheads@@Base+0x25c77c>
    11e0:	ldrdlt	r5, [r3, -r3]!
    11e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11e8:			; <UNDEFINED> instruction: 0xf7ff6818
    11ec:			; <UNDEFINED> instruction: 0xf7ffeb96
    11f0:	blmi	1c10f4 <uclistheads@@Base+0x1ae0e0>
    11f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    11fc:	andeq	r1, r1, lr, lsr #28
    1200:	andeq	r1, r1, r8, asr sp
    1204:	muleq	r0, r8, r0
    1208:	andeq	r1, r1, sl, lsl lr
    120c:	andeq	r1, r1, lr, lsl #28
    1210:	svclt	0x0000e7c4
    1214:			; <UNDEFINED> instruction: 0x4605b5f8
    1218:	strmi	r2, [pc], -ip
    121c:	blx	fe13d224 <uclistheads@@Base+0xfe12a210>
    1220:	strmi	r2, [r4], -r0, lsl #12
    1224:			; <UNDEFINED> instruction: 0xf000200c
    1228:	blmi	27fc2c <uclistheads@@Base+0x26cc18>
    122c:	tstcs	ip, r9, lsl #20
    1230:	stmib	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1234:	andvs	r0, r6, r1, lsl #14
    1238:	ldmpl	fp, {r5, r7, sp, lr}
    123c:	blx	5b2a6 <uclistheads@@Base+0x48292>
    1240:	stmdavs	r3, {r0, r2}^
    1244:	andsvs	r6, ip, r3, rrx
    1248:	subvs	r6, r4, r6, lsr #32
    124c:	svclt	0x0000bdf8
    1250:	andeq	r1, r1, r0, lsl #26
    1254:	andeq	r0, r0, r4, asr #1
    1258:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    125c:	blcs	25f2f0 <uclistheads@@Base+0x24c2dc>
    1260:	blcs	830ec8 <uclistheads@@Base+0x81deb4>
    1264:			; <UNDEFINED> instruction: 0xf814d105
    1268:	blcs	250e74 <uclistheads@@Base+0x23de60>
    126c:	blcs	830ed4 <uclistheads@@Base+0x81dec0>
    1270:	blcs	157565c <uclistheads@@Base+0x1562648>
    1274:	stmdavc	r3!, {r3, r5, r8, ip, lr, pc}^
    1278:			; <UNDEFINED> instruction: 0xd1252b2b
    127c:			; <UNDEFINED> instruction: 0xf7ff4605
    1280:	stmiavc	r2!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1284:			; <UNDEFINED> instruction: 0xf8336803
    1288:	ldrbeq	r2, [r2], #18
    128c:	stmiavc	r2!, {r2, r3, r4, r8, sl, ip, lr, pc}^
    1290:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1294:	ldrle	r0, [r7, #-1232]	; 0xfffffb30
    1298:			; <UNDEFINED> instruction: 0xf8337922
    129c:	ldrbeq	r2, [r1], #18
    12a0:	stmdbvc	r2!, {r1, r4, r8, sl, ip, lr, pc}^
    12a4:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    12a8:	strle	r0, [sp, #-1234]	; 0xfffffb2e
    12ac:			; <UNDEFINED> instruction: 0xf83379a2
    12b0:			; <UNDEFINED> instruction: 0xf4111012
    12b4:	smlabble	r7, r0, r1, r5
    12b8:	stcne	13, cr1, [r0], #652	; 0x28c
    12bc:	andscs	r6, r0, #43	; 0x2b
    12c0:	ldrhtmi	lr, [r8], -sp
    12c4:	bllt	bbf2c8 <uclistheads@@Base+0xbac2b4>
    12c8:	rscscc	pc, pc, pc, asr #32
    12cc:	svclt	0x0000bd38
    12d0:	svcmi	0x00f0e92d
    12d4:	cfstr32cc	mvfx15, [r0, #692]	; 0x2b4
    12d8:	strdlt	r4, [pc], r4	; <UNPREDICTABLE>
    12dc:			; <UNDEFINED> instruction: 0x460e4af4
    12e0:	tstls	r7, sp, ror r4
    12e4:	tstcs	ip, r6
    12e8:			; <UNDEFINED> instruction: 0xf50d9509
    12ec:	stmiapl	sl!, {r7, ip, sp}
    12f0:	blmi	ffc0d3c8 <uclistheads@@Base+0xffbfa3b4>
    12f4:			; <UNDEFINED> instruction: 0xf406fb01
    12f8:	ldmdavs	r2, {r3, r9, ip, pc}
    12fc:			; <UNDEFINED> instruction: 0xf8556002
    1300:	strtmi	fp, [r1], -r3
    1304:	ldrdeq	pc, [r0], -fp
    1308:	blx	5bd310 <uclistheads@@Base+0x5aa2fc>
    130c:	svclt	0x00c82e00
    1310:			; <UNDEFINED> instruction: 0xf8cb2300
    1314:	svclt	0x00c80000
    1318:	vstrle.16	s2, [r5, #-2]	; <UNPREDICTABLE>
    131c:	stmib	r0, {r0, r1, sp, lr}^
    1320:	andcc	r0, ip, r1, lsl #6
    1324:	mvnsle	r4, r8, lsl #5
    1328:	stcge	14, cr10, [sp, #-56]	; 0xffffffc8
    132c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1330:	vst1.8	{d25-d26}, [pc], r6
    1334:	strtmi	r3, [r8], -r0, lsl #3
    1338:	bl	23f33c <uclistheads@@Base+0x22c328>
    133c:			; <UNDEFINED> instruction: 0xf0002800
    1340:	strhcs	r8, [sl, -r1]
    1344:			; <UNDEFINED> instruction: 0xf7ff4628
    1348:			; <UNDEFINED> instruction: 0xf1a6eb68
    134c:			; <UNDEFINED> instruction: 0xf8460a0c
    1350:	stmdacs	r0, {r2, r3, sl, fp}
    1354:	msrhi	CPSR_xc, r0
    1358:	andhi	pc, r0, r0, lsl #17
    135c:	stmdavc	fp!, {r3, r5, r9, sl, lr}
    1360:	stcpl	8, cr15, [ip], {70}	; 0x46
    1364:	svclt	0x00182b09
    1368:	tstle	r7, r0, lsr #22
    136c:	svccc	0x0001f810
    1370:	svclt	0x00182b09
    1374:	rscsle	r2, r9, r0, lsr #22
    1378:	andeq	pc, r0, sl, asr #17
    137c:	stmdbeq	r3!, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    1380:			; <UNDEFINED> instruction: 0xf989fab9
    1384:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    1388:	svclt	0x00082b00
    138c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1390:	svceq	0x0000f1b9
    1394:			; <UNDEFINED> instruction: 0xf1a6d1cc
    1398:	strbmi	r0, [sl], -r8, lsl #6
    139c:	ldrmi	r9, [r9], -r5, lsl #6
    13a0:	b	ff0bf3a4 <uclistheads@@Base+0xff0ac390>
    13a4:	ldrdcs	pc, [r0], -sl
    13a8:	strmi	r9, [r4], -r5, lsl #22
    13ac:	stceq	8, cr15, [r8], {86}	; 0x56
    13b0:			; <UNDEFINED> instruction: 0xf0004290
    13b4:			; <UNDEFINED> instruction: 0xf8ca811c
    13b8:	stmdavc	r2, {}	; <UNPREDICTABLE>
    13bc:	rsbsle	r2, pc, sp, lsr #20
    13c0:	adcmi	r9, r3, #7168	; 0x1c00
    13c4:	movwcs	fp, #4044	; 0xfcc
    13c8:	b	14c9fd4 <uclistheads@@Base+0x14b6fc0>
    13cc:			; <UNDEFINED> instruction: 0xf04073d4
    13d0:			; <UNDEFINED> instruction: 0x270c80f9
    13d4:	blx	1d2d1e <uclistheads@@Base+0x1bfd0a>
    13d8:	movwls	pc, #21252	; 0x5304	; <UNPREDICTABLE>
    13dc:			; <UNDEFINED> instruction: 0xff3cf7ff
    13e0:	blle	d08bec <uclistheads@@Base+0xcf5bd8>
    13e4:			; <UNDEFINED> instruction: 0xf7ff4620
    13e8:			; <UNDEFINED> instruction: 0xf8daff15
    13ec:	mrane	r3, sl, acc0
    13f0:	andcs	pc, r0, sl, asr #17
    13f4:	bcs	b1f464 <uclistheads@@Base+0xb0c450>
    13f8:	eor	sp, r1, sl, lsl r0
    13fc:	andcs	r9, ip, r5, lsl #20
    1400:	ldrdcc	pc, [r0], -fp
    1404:			; <UNDEFINED> instruction: 0xf8d34413
    1408:			; <UNDEFINED> instruction: 0xf0009004
    140c:			; <UNDEFINED> instruction: 0xf8daf98d
    1410:			; <UNDEFINED> instruction: 0xf8d93000
    1414:	ldmdavs	r1, {r3, sp}^
    1418:	mrrcne	0, 8, r6, pc, cr7	; <UNPREDICTABLE>
    141c:	andvs	r6, r8, r1, asr #32
    1420:	andhi	pc, r0, r0, asr #17
    1424:			; <UNDEFINED> instruction: 0xf8ca6050
    1428:	ldmdavc	sl, {ip, sp, lr}
    142c:	tstle	r7, ip, lsr #20
    1430:			; <UNDEFINED> instruction: 0xf7ff4650
    1434:	mcrne	15, 0, pc, cr7, cr1, {0}	; <UNPREDICTABLE>
    1438:			; <UNDEFINED> instruction: 0xf8dadae0
    143c:	blcc	4d444 <uclistheads@@Base+0x3a430>
    1440:			; <UNDEFINED> instruction: 0xf8ca4650
    1444:			; <UNDEFINED> instruction: 0xf7ff3000
    1448:	cdpne	15, 0, cr15, cr1, cr7, {0}
    144c:			; <UNDEFINED> instruction: 0xf8dadaca
    1450:	ldmdavc	r3, {sp}
    1454:	svclt	0x00182b20
    1458:	tstle	r7, r9, lsl #22
    145c:			; <UNDEFINED> instruction: 0xf8ca3201
    1460:	ldmdavc	r3, {sp}
    1464:	svclt	0x00182b09
    1468:	rscsle	r2, r7, r0, lsr #22
    146c:	svclt	0x00182b00
    1470:			; <UNDEFINED> instruction: 0xf43f2b23
    1474:	ldmibmi	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    1478:	andcs	r2, r0, r5, lsl #4
    147c:			; <UNDEFINED> instruction: 0xf7ff4479
    1480:			; <UNDEFINED> instruction: 0x9c09ea78
    1484:	eorsgt	pc, r4, #14614528	; 0xdf0000
    1488:	bmi	fe349894 <uclistheads@@Base+0xfe336880>
    148c:	ldrdvc	pc, [r0], -sl
    1490:			; <UNDEFINED> instruction: 0xf85458a2
    1494:	strls	r4, [r0, -ip]
    1498:			; <UNDEFINED> instruction: 0x46026813
    149c:			; <UNDEFINED> instruction: 0xf7ff6820
    14a0:	strb	lr, [r5, -lr, asr #21]
    14a4:	orrcc	pc, r0, #54525952	; 0x3400000
    14a8:	ldmdavs	sl, {r2, r4, r5, r8, r9, ip, sp}
    14ac:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    14b0:			; <UNDEFINED> instruction: 0xf040429a
    14b4:			; <UNDEFINED> instruction: 0xf50d80de
    14b8:	andlt	r3, pc, r0, lsl #27
    14bc:	svchi	0x00f0e8bd
    14c0:	ldrmi	r3, [r9], -r1
    14c4:	movwls	r4, #22090	; 0x564a
    14c8:	andeq	pc, r0, sl, asr #17
    14cc:	b	b3f4d0 <uclistheads@@Base+0xb2c4bc>
    14d0:	strmi	r9, [r7], -r5, lsl #22
    14d4:			; <UNDEFINED> instruction: 0xf8da6818
    14d8:	addsmi	r3, r8, #0
    14dc:	sbchi	pc, r4, r0
    14e0:			; <UNDEFINED> instruction: 0xf8ca9907
    14e4:	adcmi	r0, r1, #0
    14e8:	svclt	0x00cc460b
    14ec:	movwcs	r2, #4864	; 0x1300
    14f0:	sbcsvc	lr, r4, #339968	; 0x53000
    14f4:	svccs	0x0000d166
    14f8:	svcge	0x006bf43f
    14fc:	svclt	0x00cc42b9
    1500:	movwcs	r2, #4864	; 0x1300
    1504:	svclt	0x00c842bc
    1508:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    150c:	add	fp, r3, fp, lsl r1
    1510:			; <UNDEFINED> instruction: 0xf8ca3001
    1514:	stmdavc	r3, {}	; <UNPREDICTABLE>
    1518:	svclt	0x00182b09
    151c:	rscsle	r2, r7, r0, lsr #22
    1520:	andcs	r4, r4, #104, 18	; 0x1a0000
    1524:			; <UNDEFINED> instruction: 0xf7ff4479
    1528:	ldmdblt	r8!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    152c:	strtmi	r4, [r0], -r1, lsr #12
    1530:			; <UNDEFINED> instruction: 0xf7ff3401
    1534:	adcmi	pc, r7, #1776	; 0x6f0
    1538:			; <UNDEFINED> instruction: 0xe6f9daf8
    153c:			; <UNDEFINED> instruction: 0xf7ff4650
    1540:			; <UNDEFINED> instruction: 0xf8dafe8b
    1544:	ldmdavc	sl, {ip, sp}
    1548:	strmi	r2, [r1], r0, lsr #20
    154c:	bcs	275558 <uclistheads@@Base+0x262544>
    1550:	movwcc	sp, #4359	; 0x1107
    1554:	andcc	pc, r0, sl, asr #17
    1558:	bcs	25f5c8 <uclistheads@@Base+0x24c5b4>
    155c:	bcs	8311c4 <uclistheads@@Base+0x81e1b0>
    1560:	bcs	b75944 <uclistheads@@Base+0xb62930>
    1564:	addshi	pc, sp, r0, asr #32
    1568:	movwcc	r4, #5712	; 0x1650
    156c:	andcc	pc, r0, sl, asr #17
    1570:	mrc2	7, 3, pc, cr2, cr15, {7}
    1574:	svceq	0x0000f1b9
    1578:	svceq	0x00c1db7d
    157c:	bl	fe835b70 <uclistheads@@Base+0xfe822b5c>
    1580:	blne	e821ac <uclistheads@@Base+0xe6f198>
    1584:			; <UNDEFINED> instruction: 0xd1554293
    1588:	stmdbeq	r4, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    158c:	tsteq	r9, r4, lsl #22
    1590:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    1594:	mrc2	7, 1, pc, cr14, cr15, {7}
    1598:	ble	ffdd203c <uclistheads@@Base+0xffdbf028>
    159c:	stmdbmi	sl, {r3, r6, r7, r9, sl, sp, lr, pc}^
    15a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15a4:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15a8:	blmi	11285d4 <uclistheads@@Base+0x11155c0>
    15ac:	bmi	11099b8 <uclistheads@@Base+0x10f69a4>
    15b0:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    15b4:			; <UNDEFINED> instruction: 0x46026813
    15b8:			; <UNDEFINED> instruction: 0xf7ff6820
    15bc:	subcs	lr, r1, r0, asr #20
    15c0:	b	7bf5c4 <uclistheads@@Base+0x7ac5b0>
    15c4:	andcs	r4, r5, #1064960	; 0x104000
    15c8:	ldrbtmi	r2, [r9], #-0
    15cc:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15d0:	blmi	ea89fc <uclistheads@@Base+0xe959e8>
    15d4:	bmi	e899e0 <uclistheads@@Base+0xe769cc>
    15d8:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    15dc:	ldmdavs	r3, {sl, ip, pc}
    15e0:	stmdavs	r8!, {r1, r9, sl, lr}
    15e4:	b	abf5e8 <uclistheads@@Base+0xaac5d4>
    15e8:			; <UNDEFINED> instruction: 0xf7ff2041
    15ec:	ldmdbmi	r8!, {r1, r3, r9, fp, sp, lr, pc}
    15f0:	andcs	r4, r5, #72, 12	; 0x4800000
    15f4:			; <UNDEFINED> instruction: 0xf7ff4479
    15f8:			; <UNDEFINED> instruction: 0x9c09e9bc
    15fc:	tstcs	r1, r0, lsr sl
    1600:	stmiapl	r2!, {r1, r2, r3, r5, r8, r9, fp, lr}
    1604:	strls	r5, [r0, #-2276]	; 0xfffff71c
    1608:			; <UNDEFINED> instruction: 0x46026813
    160c:			; <UNDEFINED> instruction: 0xf7ff6820
    1610:	subcs	lr, r1, r6, lsl sl
    1614:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1618:	ldrmi	r4, [r0], -lr, lsr #18
    161c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1620:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1624:	bmi	9a8650 <uclistheads@@Base+0x99563c>
    1628:	blmi	909a34 <uclistheads@@Base+0x8f6a20>
    162c:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    1630:	strb	r9, [r9, r0, lsl #14]!
    1634:	strmi	r4, [r8], -r2, lsl #13
    1638:	andcs	r4, r5, #638976	; 0x9c000
    163c:			; <UNDEFINED> instruction: 0xf7ff4479
    1640:	vstrls.16	s28, [r9, #-304]	; 0xfffffed0	; <UNPREDICTABLE>
    1644:	tstcs	r1, sp, lsl fp
    1648:	stmiapl	sl!, {r0, r2, r3, r4, r9, fp, lr}
    164c:	strls	r5, [r3, -sp, ror #17]
    1650:	stmib	sp, {r0, r1, r4, fp, sp, lr}^
    1654:			; <UNDEFINED> instruction: 0xf8cda401
    1658:	strmi	r9, [r2], -r0
    165c:			; <UNDEFINED> instruction: 0xf7ff6828
    1660:	subcs	lr, r1, lr, ror #19
    1664:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1668:			; <UNDEFINED> instruction: 0x4648491c
    166c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1670:			; <UNDEFINED> instruction: 0xf7ffe7c1
    1674:	ldmdbmi	sl, {r1, r3, r7, r8, fp, sp, lr, pc}
    1678:	andcs	r2, r0, r5, lsl #4
    167c:			; <UNDEFINED> instruction: 0xf7ff4479
    1680:	vstrls.16	s28, [r9, #-240]	; 0xffffff10	; <UNPREDICTABLE>
    1684:	tstcs	r1, sp, lsl #22
    1688:	stmiapl	sl!, {r0, r2, r3, r9, fp, lr}
    168c:	strls	r5, [r1, -sp, ror #17]
    1690:	strls	r6, [r0], #-2067	; 0xfffff7ed
    1694:	stmdavs	r8!, {r1, r9, sl, lr}
    1698:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    169c:			; <UNDEFINED> instruction: 0xf7ff2041
    16a0:	ldmdbmi	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    16a4:	andcs	r2, r0, r5, lsl #4
    16a8:			; <UNDEFINED> instruction: 0xe77b4479
    16ac:	andeq	r1, r1, r0, asr ip
    16b0:	andeq	r0, r0, r4, lsr #1
    16b4:	andeq	r0, r0, r4, asr #1
    16b8:	andeq	r1, r0, r8, lsl r1
    16bc:	andeq	r0, r0, ip, lsr #1
    16c0:	andeq	r0, r0, r0, lsr #1
    16c4:	andeq	r0, r0, r4, ror pc
    16c8:	andeq	r0, r0, r6, ror lr
    16cc:	andeq	r0, r0, r2, lsl #29
    16d0:	andeq	r0, r0, r0, asr #28
    16d4:	andeq	r0, r0, sl, asr lr
    16d8:	andeq	r0, r0, r0, lsl #30
    16dc:	andeq	r0, r0, r6, asr #27
    16e0:	andeq	r0, r0, r8, ror lr
    16e4:	strdeq	r0, [r0], -r8
    16e8:	andcs	r4, r5, #2816	; 0xb00
    16ec:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    16f0:	andcs	r4, r0, sl, lsl #22
    16f4:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    16f8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    16fc:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1700:	tstcs	r1, r8, lsl #22
    1704:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1708:	strtmi	r4, [r8], -r2, lsl #12
    170c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1710:			; <UNDEFINED> instruction: 0xf7ff2047
    1714:	svclt	0x0000e976
    1718:	andeq	r1, r1, r2, asr #16
    171c:	andeq	r0, r0, ip, lsr #1
    1720:	muleq	r0, r4, r0
    1724:	andeq	r0, r0, r0, lsr #1
    1728:			; <UNDEFINED> instruction: 0xf7ffb508
    172c:	tstlt	r0, r2, asr r9
    1730:			; <UNDEFINED> instruction: 0xf7ffbd08
    1734:	svclt	0x0000ffd9
    1738:			; <UNDEFINED> instruction: 0xf7ffb508
    173c:	tstlt	r0, ip, lsr #18
    1740:			; <UNDEFINED> instruction: 0xf7ffbd08
    1744:	svclt	0x0000ffd1
    1748:			; <UNDEFINED> instruction: 0xf7ffb508
    174c:	tstlt	r0, r8, lsl r9
    1750:			; <UNDEFINED> instruction: 0xf7ffbd08
    1754:	svclt	0x0000ffc9
    1758:			; <UNDEFINED> instruction: 0xf7ffb508
    175c:	tstlt	r0, r4, lsl #18
    1760:			; <UNDEFINED> instruction: 0xf7ffbd08
    1764:	svclt	0x0000ffc1
    1768:	strlt	fp, [r8, #-288]	; 0xfffffee0
    176c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1770:	stclt	0, cr2, [r8, #-0]
    1774:	ldrbmi	r2, [r0, -r0]!
    1778:	svcmi	0x00f0e92d
    177c:			; <UNDEFINED> instruction: 0xf8dfb097
    1780:	strmi	r4, [pc], -r4, lsr #9
    1784:			; <UNDEFINED> instruction: 0xf8df4698
    1788:	ldmib	sp, {r5, r7, sl, ip}^
    178c:	ldrbtmi	fp, [ip], #-800	; 0xfffffce0
    1790:	strls	r4, [r9], #-1682	; 0xfffff96e
    1794:	movwls	r9, #18978	; 0x4a22
    1798:	andls	r5, r6, #6488064	; 0x630000
    179c:	movwls	r9, #35364	; 0x8a24
    17a0:	andls	r6, r7, #1769472	; 0x1b0000
    17a4:	stmdacs	r0, {r0, r2, r4, r8, r9, ip, pc}
    17a8:	rscshi	pc, r5, r0
    17ac:	vst1.8	{d20-d22}, [pc], r6
    17b0:			; <UNDEFINED> instruction: 0xf7ff4080
    17b4:	strcs	pc, [r0], #-4025	; 0xfffff047
    17b8:	stmibmi	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    17bc:	bl	fea52fd8 <uclistheads@@Base+0xfea3ffc4>
    17c0:	stmdbne	r8!, {r2, r9}
    17c4:	tstcs	r1, r3, lsr r6
    17c8:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17cc:	ldrtmi	r4, [r0], -r4, lsl #8
    17d0:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17d4:			; <UNDEFINED> instruction: 0xf0402800
    17d8:	ldrtmi	r8, [r0], -lr, asr #3
    17dc:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17e0:	strmi	fp, [r1, #2376]!	; 0x948
    17e4:	b	13f7b98 <uclistheads@@Base+0x13e4b84>
    17e8:	strtmi	r0, [r8], -r9, asr #18
    17ec:			; <UNDEFINED> instruction: 0xf7ff4649
    17f0:	strmi	pc, [r5], -r3, lsr #31
    17f4:	smlattlt	r7, r3, r7, lr
    17f8:			; <UNDEFINED> instruction: 0xf1ba603d
    17fc:	andle	r0, r1, r0, lsl #30
    1800:	andmi	pc, r0, sl, asr #17
    1804:			; <UNDEFINED> instruction: 0xf2402c03
    1808:	stmdavc	fp!, {r0, r1, r3, r4, r5, r7, pc}
    180c:			; <UNDEFINED> instruction: 0xf0002b36
    1810:	ldfcsd	f0, [pc], {97}	; 0x61
    1814:	adcshi	pc, r4, r0, asr #4
    1818:			; <UNDEFINED> instruction: 0xf0402b72
    181c:	stmdavc	fp!, {r0, r4, r5, r7, pc}^
    1820:			; <UNDEFINED> instruction: 0xf0402bb5
    1824:	stmiavc	fp!, {r0, r2, r3, r5, r7, pc}
    1828:			; <UNDEFINED> instruction: 0xf0402b4a
    182c:	stmiavc	fp!, {r0, r3, r5, r7, pc}^
    1830:			; <UNDEFINED> instruction: 0xf0402b86
    1834:	stmdavs	r8!, {r0, r2, r5, r7, pc}
    1838:	ldfeqd	f7, [r4], #-52	; 0xffffffcc
    183c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    1840:	stmia	ip!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    1844:	stmdbvs	r8!, {r0, r1, r2, r3}
    1848:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    184c:	vmlsls.f16	s12, s29, s23	; <UNPREDICTABLE>
    1850:	andeq	lr, pc, ip, lsr #17
    1854:			; <UNDEFINED> instruction: 0xf0402e00
    1858:			; <UNDEFINED> instruction: 0xf89d81cc
    185c:			; <UNDEFINED> instruction: 0xf89d6049
    1860:			; <UNDEFINED> instruction: 0xf89d103d
    1864:			; <UNDEFINED> instruction: 0xf89d0048
    1868:			; <UNDEFINED> instruction: 0xf89d303c
    186c:	bl	99b8 <_IO_stdin_used@@Base+0x75a0>
    1870:			; <UNDEFINED> instruction: 0xf89d2006
    1874:	bl	d9974 <uclistheads@@Base+0xc6960>
    1878:			; <UNDEFINED> instruction: 0xf89d2301
    187c:			; <UNDEFINED> instruction: 0xf89d1050
    1880:			; <UNDEFINED> instruction: 0xf89dc045
    1884:	bl	659b4 <uclistheads@@Base+0x529a0>
    1888:	bl	c9c98 <uclistheads@@Base+0xb6c84>
    188c:			; <UNDEFINED> instruction: 0xf89d4306
    1890:			; <UNDEFINED> instruction: 0xf89d2044
    1894:			; <UNDEFINED> instruction: 0xf89d6046
    1898:	bl	b99e8 <uclistheads@@Base+0xa69d4>
    189c:	bl	a0d4 <_IO_stdin_used@@Base+0x7cbc>
    18a0:			; <UNDEFINED> instruction: 0xf89d4009
    18a4:	bl	a59d8 <uclistheads@@Base+0x929c4>
    18a8:			; <UNDEFINED> instruction: 0xf89d4206
    18ac:	bl	599d0 <uclistheads@@Base+0x469bc>
    18b0:			; <UNDEFINED> instruction: 0xf89d410e
    18b4:			; <UNDEFINED> instruction: 0xf89dc053
    18b8:	bl	399bc <uclistheads@@Base+0x269a8>
    18bc:	bl	4998e8 <uclistheads@@Base+0x4868d4>
    18c0:			; <UNDEFINED> instruction: 0xf89d6206
    18c4:	andls	r9, r5, #64	; 0x40
    18c8:	tstvs	ip, r1, lsl #22
    18cc:	andcs	fp, r1, #24, 30	; 0x60
    18d0:	movwvs	lr, #60163	; 0xeb03
    18d4:	stmdbeq	r1, {r0, r3, ip, sp, lr, pc}
    18d8:	andls	fp, r3, #24, 30	; 0x60
    18dc:	orrshi	pc, r7, r0
    18e0:			; <UNDEFINED> instruction: 0xf0002800
    18e4:	bls	161f50 <uclistheads@@Base+0x14ef3c>
    18e8:			; <UNDEFINED> instruction: 0xf002fb00
    18ec:	adcsmi	r1, r4, #12976128	; 0xc60000
    18f0:	cmphi	r4, r0, asr #1	; <UNPREDICTABLE>
    18f4:	svclt	0x00181ba2
    18f8:			; <UNDEFINED> instruction: 0xf1b92201
    18fc:	svclt	0x00180f00
    1900:	bcs	a108 <_IO_stdin_used@@Base+0x7cf0>
    1904:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    1908:	svceq	0x0000f1b8
    190c:	svccs	0x0000bf18
    1910:	ldmdavs	sl!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1914:			; <UNDEFINED> instruction: 0xf8c8189b
    1918:			; <UNDEFINED> instruction: 0xf1bb3000
    191c:	andle	r0, r1, r0, lsl #30
    1920:	andeq	pc, r0, fp, asr #17
    1924:	tstlt	fp, r6, lsl #22
    1928:	andsvs	r9, sl, r5, lsl #20
    192c:	tstlt	r3, r4, lsl #22
    1930:	blls	1d999c <uclistheads@@Base+0x1c6988>
    1934:	bls	8ee588 <uclistheads@@Base+0x8db574>
    1938:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    193c:	svcls	0x00079b05
    1940:	ldmdavs	r8!, {r0, r4, r6, r7, fp, ip}
    1944:			; <UNDEFINED> instruction: 0xf101fb08
    1948:	mrc2	7, 7, pc, cr6, cr15, {7}
    194c:			; <UNDEFINED> instruction: 0xf1b96038
    1950:	teqle	sp, r0, lsl #30
    1954:	ldrtmi	r9, [ip], -r3, lsr #20
    1958:	blx	227d76 <uclistheads@@Base+0x214d62>
    195c:	strbmi	pc, [sl], -r2, lsl #16	; <UNPREDICTABLE>
    1960:	stmdavs	r0!, {sp, lr, pc}
    1964:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1968:	movweq	lr, #35584	; 0x8b00
    196c:			; <UNDEFINED> instruction: 0xf8404589
    1970:	addsvs	r2, sl, r8
    1974:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    1978:	mvnsle	r6, #91	; 0x5b
    197c:	and	r2, r1, r0
    1980:	rscscc	pc, pc, pc, asr #32
    1984:	bls	5685ac <uclistheads@@Base+0x555598>
    1988:	addsmi	r6, sl, #1769472	; 0x1b0000
    198c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    1990:	pop	{r0, r1, r2, r4, ip, sp, pc}
    1994:			; <UNDEFINED> instruction: 0xf1ba8ff0
    1998:	svclt	0x00180f00
    199c:	svclt	0x001c2f00
    19a0:	ldrdmi	pc, [r0], -sl
    19a4:			; <UNDEFINED> instruction: 0xf47f683d
    19a8:	stmibmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    19ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19b0:	svc	0x00def7fe
    19b4:	blmi	fe7a89e0 <uclistheads@@Base+0xfe7959cc>
    19b8:	bmi	fe789dc4 <uclistheads@@Base+0xfe776db0>
    19bc:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    19c0:			; <UNDEFINED> instruction: 0x46026813
    19c4:			; <UNDEFINED> instruction: 0xf7ff6820
    19c8:	subcs	lr, r6, sl, lsr r8
    19cc:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19d0:	strtmi	r9, [ip], #-2851	; 0xfffff4dd
    19d4:	strls	r2, [r6, -r0, lsl #14]
    19d8:	vqrdmulh.s<illegal width 8>	d15, d3, d8
    19dc:	stmibne	fp!, {r2, r8, r9, ip, pc}
    19e0:	bls	126614 <uclistheads@@Base+0x113600>
    19e4:			; <UNDEFINED> instruction: 0xf64f2500
    19e8:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr}
    19ec:	stmib	r6, {r0, r1, r2, r7, ip, lr}^
    19f0:	addsmi	r6, ip, #262144	; 0x40000
    19f4:	addhi	pc, r7, r0
    19f8:	bcs	2820c <uclistheads@@Base+0x151f8>
    19fc:	mrrcne	0, 4, sp, sl, cr0
    1a00:	ldmdavc	r9, {r0, r1, r3, r9, ip, pc}
    1a04:	ldrshle	r2, [r0], #-159	; 0xffffff61
    1a08:	strdle	r2, [fp], #-158	; 0xffffff62
    1a0c:	bne	ff86c244 <uclistheads@@Base+0xff859230>
    1a10:	movwls	sl, #47115	; 0xb80b
    1a14:	blx	c3da1e <uclistheads@@Base+0xc2aa0a>
    1a18:	strmi	r9, [r2], ip, lsl #20
    1a1c:			; <UNDEFINED> instruction: 0xf0402a00
    1a20:	stccs	0, cr8, [r1, #-536]	; 0xfffffde8
    1a24:	ldmdavs	r3!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    1a28:	ldrdlt	pc, [r8], -r3
    1a2c:	ldrmi	lr, [fp], r0
    1a30:	ldrdcc	pc, [r0], -fp
    1a34:	mvnsle	r2, r0, lsl #22
    1a38:	ldrmi	r2, [r9], ip
    1a3c:	mrc2	7, 3, pc, cr4, cr15, {7}
    1a40:	blt	7c148 <uclistheads@@Base+0x69134>
    1a44:	andls	pc, r0, r0, asr #17
    1a48:	andeq	pc, r0, fp, asr #17
    1a4c:	bls	2cee58 <uclistheads@@Base+0x2bbe44>
    1a50:	bfi	r4, r3, #12, #3
    1a54:			; <UNDEFINED> instruction: 0xf7ff200c
    1a58:	strmi	pc, [r3], r7, ror #28
    1a5c:			; <UNDEFINED> instruction: 0xf7ff200c
    1a60:	ldmdavs	r3!, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    1a64:	beq	7c16c <uclistheads@@Base+0x69158>
    1a68:	stmib	fp, {r0, r1, r2, sp, lr}^
    1a6c:			; <UNDEFINED> instruction: 0xf8c33001
    1a70:			; <UNDEFINED> instruction: 0xf8cbb000
    1a74:			; <UNDEFINED> instruction: 0xf8c67000
    1a78:	stccs	0, cr11, [r0, #-16]
    1a7c:	strb	sp, [r5, r7, ror #1]!
    1a80:	bcs	48610 <uclistheads@@Base+0x355fc>
    1a84:	ldrmi	sp, [sl], -fp, ror #26
    1a88:	tstls	fp, r9, asr ip
    1a8c:	blge	bfadc <uclistheads@@Base+0xacac8>
    1a90:	ldmdavc	fp, {r0, r1, r3, r9, ip, pc}^
    1a94:	bcs	fc3c4 <uclistheads@@Base+0xe93b0>
    1a98:	andle	r4, r6, r2, asr #11
    1a9c:	mvnsvc	pc, #82837504	; 0x4f00000
    1aa0:			; <UNDEFINED> instruction: 0xd1be459a
    1aa4:	ldrmi	r2, [r3], -r1, lsl #10
    1aa8:	stmdbls	r4, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    1aac:	tstcc	ip, r6, lsl #22
    1ab0:	stmdbls	r5, {r2, r8, ip, pc}
    1ab4:	movwls	r3, #25345	; 0x6301
    1ab8:	andle	r4, r3, #-1342177272	; 0xb0000008
    1abc:	bls	1d3310 <uclistheads@@Base+0x1c02fc>
    1ac0:	usada8	lr, r0, r8, r6
    1ac4:			; <UNDEFINED> instruction: 0xf43f4294
    1ac8:	ldmdbmi	fp, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    1acc:	andcs	r2, r0, r5, lsl #4
    1ad0:	sub	r4, r8, r9, ror r4
    1ad4:	blcs	11fc88 <uclistheads@@Base+0x10cc74>
    1ad8:	svcge	0x0052f47f
    1adc:	mulls	r2, r5, r8
    1ae0:	svceq	0x0005f1b9
    1ae4:			; <UNDEFINED> instruction: 0xf019d86f
    1ae8:	stmiavc	r8!, {r0, r8, r9, sl, fp}^
    1aec:	stmdbeq	r6, {r0, r3, ip, sp, lr, pc}
    1af0:	tsteq	r8, pc, asr #32	; <UNPREDICTABLE>
    1af4:			; <UNDEFINED> instruction: 0xf44fbf14
    1af8:	vst1.8	{d23-d26}, [pc], r0
    1afc:	andls	r7, r5, #128, 4
    1b00:	andls	r2, r3, #0, 4
    1b04:	stmdbmi	sp, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1b08:	andcs	r2, r0, r5, lsl #4
    1b0c:			; <UNDEFINED> instruction: 0xf7fe4479
    1b10:	bmi	123d7d8 <uclistheads@@Base+0x122a7c4>
    1b14:	tstcs	r1, r9, lsl #24
    1b18:	stmiapl	r2!, {r0, r2, r6, r8, r9, fp, lr}
    1b1c:	ldmdavs	r3, {r2, r5, r6, r7, fp, ip, lr}
    1b20:	stmdavs	r0!, {r1, r9, sl, lr}
    1b24:	svc	0x008af7fe
    1b28:			; <UNDEFINED> instruction: 0xf7fe2041
    1b2c:	ldcne	15, cr14, [r3], {106}	; 0x6a
    1b30:	andcc	sp, r1, #45	; 0x2d
    1b34:	stmdbmi	r2, {r2, r5, ip, lr, pc}^
    1b38:	andcs	r2, r0, r5, lsl #4
    1b3c:			; <UNDEFINED> instruction: 0xf7fe4479
    1b40:			; <UNDEFINED> instruction: 0x4602ef18
    1b44:	stmdals	r9, {r1, r3, r4, r5, r8, r9, fp, lr}
    1b48:	ldfmis	f2, [sl], #-4
    1b4c:	stmiapl	r0, {r2, r8, fp, ip, lr}^
    1b50:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    1b54:	svc	0x0072f7fe
    1b58:			; <UNDEFINED> instruction: 0xf7fe2041
    1b5c:	ldmdbmi	r9!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    1b60:	stmdals	r3, {r0, r2, r9, sp}
    1b64:			; <UNDEFINED> instruction: 0xf7fe4479
    1b68:	bmi	cbd780 <uclistheads@@Base+0xcaa76c>
    1b6c:	tstcs	r1, r9, lsl #24
    1b70:	stmiapl	r2!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    1b74:	ldmdbmi	r4!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1b78:	andcs	r2, r0, r5, lsl #4
    1b7c:			; <UNDEFINED> instruction: 0xe7f24479
    1b80:	andcs	r4, r5, #819200	; 0xc8000
    1b84:	ldrbtmi	r2, [r9], #-0
    1b88:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    1b8c:	ldmdbmi	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1b90:	andcs	r2, r0, r5, lsl #4
    1b94:			; <UNDEFINED> instruction: 0xf7fe4479
    1b98:	ldrb	lr, [r2, ip, ror #29]
    1b9c:	andcs	r4, r5, #737280	; 0xb4000
    1ba0:	ldrbtmi	r2, [r9], #-0
    1ba4:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1ba8:	blmi	868fd4 <uclistheads@@Base+0x855fc0>
    1bac:	bmi	849fb8 <uclistheads@@Base+0x836fa4>
    1bb0:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    1bb4:	ldmdavs	r3, {sl, ip, pc}
    1bb8:	stmdavs	r8!, {r1, r9, sl, lr}
    1bbc:	svc	0x003ef7fe
    1bc0:			; <UNDEFINED> instruction: 0xf7fe2041
    1bc4:	stmdbmi	r4!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    1bc8:	andcs	r2, r0, r5, lsl #4
    1bcc:			; <UNDEFINED> instruction: 0xf7fe4479
    1bd0:	stcls	14, cr14, [r9], {208}	; 0xd0
    1bd4:	tstcs	r1, r7, lsl sl
    1bd8:	stmiavc	sp!, {r0, r2, r4, r8, r9, fp, lr}
    1bdc:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    1be0:	ldmdavs	r3, {r8, sl, ip, pc}
    1be4:	stmdavs	r0!, {r1, r9, sl, lr}
    1be8:	svc	0x0028f7fe
    1bec:			; <UNDEFINED> instruction: 0xf7fe2041
    1bf0:	ldmdbmi	sl, {r3, r8, r9, sl, fp, sp, lr, pc}
    1bf4:	andcs	r2, r0, r5, lsl #4
    1bf8:			; <UNDEFINED> instruction: 0xf7fe4479
    1bfc:	stcls	14, cr14, [r9], {186}	; 0xba
    1c00:	tstcs	r1, ip, lsl #20
    1c04:	stmiapl	r2!, {r1, r3, r8, r9, fp, lr}
    1c08:	strls	r5, [r0], -r4, ror #17
    1c0c:	ldmdbmi	r4, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c10:	andcs	r4, r5, #16, 12	; 0x1000000
    1c14:			; <UNDEFINED> instruction: 0xe7a64479
    1c18:	andcs	r4, r5, #294912	; 0x48000
    1c1c:			; <UNDEFINED> instruction: 0xe7a24479
    1c20:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    1c24:	andeq	r1, r1, r2, lsr #15
    1c28:	andeq	r0, r0, r4, lsr #1
    1c2c:	andeq	r0, r0, r2, lsl lr
    1c30:	andeq	r0, r0, ip, lsr #1
    1c34:	andeq	r0, r0, r0, lsr #1
    1c38:	andeq	r0, r0, r4, asr #28
    1c3c:	andeq	r0, r0, r4, lsl #27
    1c40:	andeq	r0, r0, r0, lsr #27
    1c44:	muleq	r0, r0, sp
    1c48:	andeq	r0, r0, r4, lsr #24
    1c4c:	andeq	r0, r0, r6, asr #26
    1c50:	andeq	r0, r0, r8, lsl sp
    1c54:	andeq	r0, r0, r6, asr #25
    1c58:	andeq	r0, r0, r4, lsl ip
    1c5c:	andeq	r0, r0, ip, lsl #24
    1c60:	andeq	r0, r0, r4, lsl ip
    1c64:	andeq	r0, r0, ip, lsr #24
    1c68:	mvnsmi	lr, #737280	; 0xb4000
    1c6c:	stclmi	6, cr4, [r1, #-12]
    1c70:	stmdami	r1, {r0, r1, r2, r4, r9, sl, lr}^
    1c74:	ldrbtmi	fp, [sp], #-133	; 0xffffff7b
    1c78:	stmdapl	lr!, {r2, r3, r9, sl, fp, ip}
    1c7c:	andls	r6, r3, #3276800	; 0x320000
    1c80:	rsclt	sp, r2, #96256	; 0x17800
    1c84:	ldfcsp	f3, [pc], #-828	; 1950 <abort@plt+0xec0>
    1c88:	andcs	sp, r5, r2, lsr r8
    1c8c:	strmi	r2, [r0], r1, lsl #2
    1c90:	andcs	pc, r9, sp, lsl #17
    1c94:	andcs	sl, r1, #256	; 0x100
    1c98:			; <UNDEFINED> instruction: 0xf7fe4420
    1c9c:	stmdacs	r1, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    1ca0:	cmple	pc, r1, lsl #13
    1ca4:	stmiapl	fp!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    1ca8:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    1cac:	ldmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    1cb0:			; <UNDEFINED> instruction: 0xd143429a
    1cb4:	pop	{r0, r2, ip, sp, pc}
    1cb8:	strdcs	r8, [r4], -r0
    1cbc:	andmi	pc, r8, sp, lsr #17
    1cc0:	smlabbcs	r2, r0, r6, r4
    1cc4:	eorcs	lr, r8, r6, ror #15
    1cc8:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1ccc:	svcmi	0x002cb387
    1cd0:			; <UNDEFINED> instruction: 0xf10d4444
    1cd4:	ldrbtmi	r0, [pc], #-1290	; 1cdc <abort@plt+0x124c>
    1cd8:	blcs	7fd30 <uclistheads@@Base+0x6cd1c>
    1cdc:	andcs	r4, r1, r9, lsr r6
    1ce0:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1ce4:	mvnsle	r4, r5, lsr #5
    1ce8:			; <UNDEFINED> instruction: 0xf7fe2029
    1cec:	bfi	lr, ip, #29, #1
    1cf0:	andeq	pc, r9, sp, lsl #2
    1cf4:			; <UNDEFINED> instruction: 0xf04f213f
    1cf8:	and	r0, r0, r6, lsl #16
    1cfc:			; <UNDEFINED> instruction: 0xf0044690
    1d00:	subne	r0, r9, pc, lsr r2
    1d04:	bcc	fe00439c <uclistheads@@Base+0xfdff1388>
    1d08:	stmdbcs	r1, {fp, ip, sp, lr, pc}
    1d0c:	rscscc	pc, pc, #8, 2
    1d10:			; <UNDEFINED> instruction: 0x0c01ea34
    1d14:			; <UNDEFINED> instruction: 0xf1a8d1f2
    1d18:	bge	103d28 <uclistheads@@Base+0xf0d14>
    1d1c:	cfstrscc	mvf4, [r2], {66}	; 0x42
    1d20:	strbeq	lr, [r1], #-2980	; 0xfffff45c
    1d24:			; <UNDEFINED> instruction: 0xf1c84640
    1d28:			; <UNDEFINED> instruction: 0xf8020106
    1d2c:	ldr	r4, [r1, ip, lsl #24]!
    1d30:			; <UNDEFINED> instruction: 0x46484914
    1d34:			; <UNDEFINED> instruction: 0xf7fe4479
    1d38:			; <UNDEFINED> instruction: 0xe7c8ee7c
    1d3c:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1d40:	andcs	r4, r5, #17408	; 0x4400
    1d44:	andcs	r4, r0, r1, lsl r9
    1d48:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1d4c:			; <UNDEFINED> instruction: 0xf7fe681d
    1d50:			; <UNDEFINED> instruction: 0x4623ee10
    1d54:	strmi	r2, [r2], -r1, lsl #2
    1d58:			; <UNDEFINED> instruction: 0xf7fe4628
    1d5c:	andcs	lr, r1, r0, ror lr
    1d60:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1d64:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    1d68:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1d6c:			; <UNDEFINED> instruction: 0xf7fe2001
    1d70:	svclt	0x0000ee48
    1d74:			; <UNDEFINED> instruction: 0x000112ba
    1d78:	andeq	r0, r0, r4, lsr #1
    1d7c:	andeq	r0, r0, r8, lsr #1
    1d80:	muleq	r0, sl, ip
    1d84:	andeq	r0, r0, r8, lsr ip
    1d88:	andeq	r0, r0, ip, lsr #1
    1d8c:	andeq	r0, r0, lr, ror #23
    1d90:	strdeq	r0, [r0], -r6
    1d94:			; <UNDEFINED> instruction: 0x4603b530
    1d98:	addlt	r4, r3, sl, lsl ip
    1d9c:	ldrbtmi	r4, [ip], #-3354	; 0xfffff2e6
    1da0:	stmdavs	r0!, {r2, r5, r6, r8, fp, ip, lr}
    1da4:			; <UNDEFINED> instruction: 0xb1a29001
    1da8:			; <UNDEFINED> instruction: 0xf04f2900
    1dac:	ldrmi	r0, [r1], -r1, lsl #4
    1db0:	andeq	pc, r2, sp, lsl #2
    1db4:	ldrbcs	fp, [lr, #3860]!	; 0xf14
    1db8:			; <UNDEFINED> instruction: 0xf88d25ff
    1dbc:			; <UNDEFINED> instruction: 0xf7fe5002
    1dc0:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1dc4:	bls	76228 <uclistheads@@Base+0x63214>
    1dc8:	addsmi	r6, sl, #2293760	; 0x230000
    1dcc:	andlt	sp, r3, r1, lsl r1
    1dd0:			; <UNDEFINED> instruction: 0xf64fbd30
    1dd4:	andcs	r7, r1, #255	; 0xff
    1dd8:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
    1ddc:	svclt	0x00082900
    1de0:	tstcs	r2, r5, lsl #12
    1de4:	andeq	lr, r1, sp, lsl #22
    1de8:	andpl	pc, r2, sp, lsr #17
    1dec:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    1df0:			; <UNDEFINED> instruction: 0xf7fee7e7
    1df4:	stmdami	r5, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    1df8:			; <UNDEFINED> instruction: 0xf7fe4478
    1dfc:	ldrdcs	lr, [r1], -r8
    1e00:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    1e04:	muleq	r1, r2, r1
    1e08:	andeq	r0, r0, r4, lsr #1
    1e0c:	andeq	r0, r0, r0, lsl #23
    1e10:	mvnsmi	lr, sp, lsr #18
    1e14:	stfeqd	f7, [r7], {17}
    1e18:			; <UNDEFINED> instruction: 0xf1014e43
    1e1c:	svcmi	0x0043040e
    1e20:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    1e24:			; <UNDEFINED> instruction: 0xf5a34619
    1e28:	svclt	0x00587380
    1e2c:	ldmibpl	r7!, {r2, r5, r6, r9, sl, lr}^
    1e30:	vld1.32	{d4-d6}, [r3 :64], r4
    1e34:	strmi	r7, [r3], -r0, lsl #5
    1e38:	bcs	2e068 <uclistheads@@Base+0x1b054>
    1e3c:	stccs	15, cr11, [r8, #-32]	; 0xffffffe0
    1e40:	b	13dbf28 <uclistheads@@Base+0x13c8f14>
    1e44:			; <UNDEFINED> instruction: 0xf8dd04e4
    1e48:	svclt	0x00188040
    1e4c:	blx	30a65a <uclistheads@@Base+0x2f7646>
    1e50:			; <UNDEFINED> instruction: 0xf8ddf404
    1e54:	andls	lr, r9, r4, asr #32
    1e58:	andcs	fp, r0, #8, 30
    1e5c:	andcs	sp, r2, #39	; 0x27
    1e60:	andcs	pc, r0, r8, asr #17
    1e64:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e68:	andcs	r9, r1, #1073741825	; 0x40000001
    1e6c:	stmdage	r1, {r0, r6, r9, sl, lr}
    1e70:	cdpeq	0, 0, cr15, cr1, cr14, {0}
    1e74:	strcs	r9, [r0], #-1030	; 0xfffffbfa
    1e78:	strgt	lr, [r7, #-2509]	; 0xfffff633
    1e7c:	ldrbpl	pc, [r2, #-587]!	; 0xfffffdb5	; <UNPREDICTABLE>
    1e80:	ands	pc, r0, sp, lsl #17
    1e84:	strbvs	pc, [sl, #-712]	; 0xfffffd38	; <UNPREDICTABLE>
    1e88:	andhi	pc, ip, sp, asr #17
    1e8c:	strpl	lr, [r1], #-2509	; 0xfffff633
    1e90:	andsmi	pc, r1, sp, lsl #17
    1e94:	andsmi	pc, r2, sp, lsr #17
    1e98:	stc	7, cr15, [lr, #1016]	; 0x3f8
    1e9c:	teqle	r2, r1, lsl #16
    1ea0:	ldmdavs	fp!, {r0, r3, r9, fp, ip, pc}
    1ea4:			; <UNDEFINED> instruction: 0xd12c429a
    1ea8:	pop	{r1, r3, ip, sp, pc}
    1eac:			; <UNDEFINED> instruction: 0xf8d881f0
    1eb0:	stmdacs	r2, {}	; <UNPREDICTABLE>
    1eb4:			; <UNDEFINED> instruction: 0xf5b1d0d6
    1eb8:	vmax.f32	d23, d0, d0
    1ebc:			; <UNDEFINED> instruction: 0xf8ad4036
    1ec0:	svclt	0x00080004
    1ec4:			; <UNDEFINED> instruction: 0xf01e2201
    1ec8:			; <UNDEFINED> instruction: 0xf88d0f02
    1ecc:	tstle	r1, r6
    1ed0:	svceq	0x0001f01e
    1ed4:			; <UNDEFINED> instruction: 0xf89dbf1e
    1ed8:			; <UNDEFINED> instruction: 0xf0422006
    1edc:			; <UNDEFINED> instruction: 0xf88d0202
    1ee0:	tstcs	r4, r6
    1ee4:	bl	34a6f0 <uclistheads@@Base+0x3376dc>
    1ee8:			; <UNDEFINED> instruction: 0xf88d0001
    1eec:			; <UNDEFINED> instruction: 0xf7fe4007
    1ef0:	ldrb	lr, [r3, r4, ror #26]
    1ef4:	mulcs	r6, sp, r8
    1ef8:	andeq	pc, r4, #66	; 0x42
    1efc:	andcs	pc, r6, sp, lsl #17
    1f00:			; <UNDEFINED> instruction: 0xf7fee7ef
    1f04:	blmi	2bd414 <uclistheads@@Base+0x2aa400>
    1f08:	stmdbmi	sl, {r0, r2, r9, sp}
    1f0c:	ldmpl	r3!, {sp}^
    1f10:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1f14:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    1f18:	strmi	r2, [r2], -r1, lsl #2
    1f1c:			; <UNDEFINED> instruction: 0xf7fe4620
    1f20:	subcs	lr, sl, lr, lsl #27
    1f24:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    1f28:	andeq	r1, r1, lr, lsl #2
    1f2c:	andeq	r0, r0, r4, lsr #1
    1f30:	andeq	r0, r0, ip, lsr #1
    1f34:	andeq	r0, r0, r8, ror sl
    1f38:	ldrbmi	lr, [r0, sp, lsr #18]!
    1f3c:	streq	pc, [lr], -r2, lsl #2
    1f40:	ldrmi	fp, [r5], -r2, lsl #1
    1f44:			; <UNDEFINED> instruction: 0xf8df3207
    1f48:	stflsd	f1, [ip], {36}	; 0x24
    1f4c:	svclt	0x0058468a
    1f50:	ldrbtmi	r4, [r9], #1558	; 0x616
    1f54:			; <UNDEFINED> instruction: 0x460610f7
    1f58:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    1f5c:			; <UNDEFINED> instruction: 0xf707fb03
    1f60:	subsle	r2, fp, r0, lsl #24
    1f64:	svceq	0x0000f1b8
    1f68:			; <UNDEFINED> instruction: 0x4622dd10
    1f6c:	stceq	0, cr15, [r0], {79}	; 0x4f
    1f70:	teqlt	r1, r1, lsl r8
    1f74:	smlabblt	r8, r8, r8, r6
    1f78:	stmdblt	r8, {fp, sp, lr}^
    1f7c:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    1f80:			; <UNDEFINED> instruction: 0xf10cd1f8
    1f84:	andcc	r0, ip, #256	; 0x100
    1f88:	mvnsle	r4, r4, asr #11
    1f8c:	and	r2, r0, r1, lsl #4
    1f90:	strtmi	r2, [r9], -r3, lsl #4
    1f94:	stmdage	fp, {r0, r9, ip, pc}
    1f98:	andls	r4, r0, sl, lsl r6
    1f9c:	ldrtmi	r4, [r0], -r3, asr #12
    1fa0:			; <UNDEFINED> instruction: 0xff36f7ff
    1fa4:			; <UNDEFINED> instruction: 0x46504639
    1fa8:			; <UNDEFINED> instruction: 0x46424633
    1fac:			; <UNDEFINED> instruction: 0xf7fe9d0b
    1fb0:			; <UNDEFINED> instruction: 0xf1a5ed04
    1fb4:	blx	fed433c4 <uclistheads@@Base+0xfed303b0>
    1fb8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    1fbc:	cmple	r3, r0, asr #10
    1fc0:	svccc	0x00fff1b4
    1fc4:	eorle	r4, r5, r1, lsr #13
    1fc8:	svceq	0x0000f1b8
    1fcc:	movwcs	sp, #49186	; 0xc022
    1fd0:	stmdami	r8, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
    1fd4:	ldrdvc	pc, [r0], -r9
    1fd8:	ldmvs	ip!, {r0, r1, r2, r3, r4, r7, r8, ip, sp, pc}
    1fdc:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
    1fe0:	strtmi	fp, [sl], -r3, lsr #2
    1fe4:	ldrtmi	r2, [r0], -r1, lsl #2
    1fe8:	mrc2	7, 6, pc, cr4, cr15, {7}
    1fec:	strtmi	r6, [sl], -r1, lsr #17
    1ff0:			; <UNDEFINED> instruction: 0xf7ff4630
    1ff4:	stmdavs	r4!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    1ff8:	mvnsle	r2, r0, lsl #24
    1ffc:	svccs	0x0000683f
    2000:			; <UNDEFINED> instruction: 0xf109d1eb
    2004:	strtmi	r0, [sl], -ip, lsl #18
    2008:	ldrtmi	r2, [r0], -r0, lsl #2
    200c:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2010:	bicsle	r4, pc, r1, asr #11
    2014:	andlt	r4, r2, r8, lsr #12
    2018:			; <UNDEFINED> instruction: 0x87f0e8bd
    201c:			; <UNDEFINED> instruction: 0x4629461a
    2020:	strls	sl, [r1], #-2827	; 0xfffff4f5
    2024:	strbmi	r9, [r3], -r0, lsl #6
    2028:	mrc2	7, 7, pc, cr2, cr15, {7}
    202c:			; <UNDEFINED> instruction: 0x46394633
    2030:			; <UNDEFINED> instruction: 0x46424650
    2034:			; <UNDEFINED> instruction: 0xf7fe9d0b
    2038:			; <UNDEFINED> instruction: 0xf1a5ecc0
    203c:	blx	fed4344c <uclistheads@@Base+0xfed30438>
    2040:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    2044:	rscle	r4, r5, r0, lsl #11
    2048:	andcs	r4, r5, #9216	; 0x2400
    204c:	andcs	r4, r0, r9, lsl #18
    2050:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2054:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2058:	stc	7, cr15, [sl], {254}	; 0xfe
    205c:	strmi	r2, [r2], -r1, lsl #2
    2060:			; <UNDEFINED> instruction: 0xf7fe4620
    2064:	subcs	lr, sl, ip, ror #25
    2068:	stcl	7, cr15, [sl], {254}	; 0xfe
    206c:	ldrdeq	r0, [r1], -lr
    2070:	andeq	r0, r0, ip, lsr #1
    2074:	andeq	r0, r0, r4, asr r9
    2078:	ldrdgt	pc, [r0], -r0
    207c:			; <UNDEFINED> instruction: 0x4607b4f0
    2080:			; <UNDEFINED> instruction: 0xf8144664
    2084:	strteq	r5, [fp], -r1, lsl #22
    2088:	orrcs	sp, r0, #222298112	; 0xd400000
    208c:	subsne	r2, fp, r0, lsl #12
    2090:	b	4c9268 <uclistheads@@Base+0x4b6254>
    2094:	strtmi	r0, [r6], -r5
    2098:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    209c:	addmi	fp, ip, #24, 30	; 0x60
    20a0:	stccs	12, cr13, [r1], {45}	; 0x2d
    20a4:			; <UNDEFINED> instruction: 0xf89cd022
    20a8:	blcc	460b4 <uclistheads@@Base+0x330a0>
    20ac:			; <UNDEFINED> instruction: 0xf10c402b
    20b0:			; <UNDEFINED> instruction: 0xf0010502
    20b4:	cdpcs	6, 8, cr0, cr0, cr0, {6}
    20b8:	strbtmi	sp, [r4], #-280	; 0xfffffee8
    20bc:	teqeq	pc, r1	; <UNPREDICTABLE>
    20c0:	b	1052b5c <uclistheads@@Base+0x103fb48>
    20c4:	andle	r1, fp, r3, lsl #7
    20c8:	blne	80124 <uclistheads@@Base+0x6d110>
    20cc:	strbeq	pc, [r0], r1	; <UNPREDICTABLE>
    20d0:	smlabble	fp, r0, lr, r2
    20d4:			; <UNDEFINED> instruction: 0xf00142a5
    20d8:	b	10425dc <uclistheads@@Base+0x102f5c8>
    20dc:	mvnsle	r1, r3, lsl #7
    20e0:	eorsvs	r4, ip, r8, lsl r6
    20e4:	andsvs	r2, r3, r0, lsl #6
    20e8:			; <UNDEFINED> instruction: 0x4770bcf0
    20ec:	mvnscc	pc, #79	; 0x4f
    20f0:	ldcllt	0, cr6, [r0], #76	; 0x4c
    20f4:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
    20f8:	strtmi	fp, [r8], -r8, lsr #31
    20fc:			; <UNDEFINED> instruction: 0xf06fdaf1
    2100:	andcs	r0, r0, r1, lsl #6
    2104:	ldcllt	0, cr6, [r0], #76	; 0x4c
    2108:	svclt	0x00004770
    210c:	andeq	r0, r0, r0
    2110:			; <UNDEFINED> instruction: 0xf0002900
    2114:	b	fe022614 <uclistheads@@Base+0xfe00f600>
    2118:	svclt	0x00480c01
    211c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    2120:	tsthi	pc, r0	; <UNPREDICTABLE>
    2124:	svclt	0x00480003
    2128:	addmi	r4, fp, #805306372	; 0x30000004
    212c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    2130:			; <UNDEFINED> instruction: 0xf0004211
    2134:	blx	fece25c8 <uclistheads@@Base+0xfeccf5b4>
    2138:	blx	fec7eb4c <uclistheads@@Base+0xfec6bb38>
    213c:	bl	fe83e348 <uclistheads@@Base+0xfe82b334>
    2140:			; <UNDEFINED> instruction: 0xf1c20202
    2144:	andge	r0, r4, pc, lsl r2
    2148:	andne	lr, r2, #0, 22
    214c:	andeq	pc, r0, pc, asr #32
    2150:	svclt	0x00004697
    2154:	andhi	pc, r0, pc, lsr #7
    2158:	svcvc	0x00c1ebb3
    215c:	bl	1031d64 <uclistheads@@Base+0x101ed50>
    2160:	svclt	0x00280000
    2164:	bicvc	lr, r1, #166912	; 0x28c00
    2168:	svcvc	0x0081ebb3
    216c:	bl	1031d74 <uclistheads@@Base+0x101ed60>
    2170:	svclt	0x00280000
    2174:	orrvc	lr, r1, #166912	; 0x28c00
    2178:	svcvc	0x0041ebb3
    217c:	bl	1031d84 <uclistheads@@Base+0x101ed70>
    2180:	svclt	0x00280000
    2184:	movtvc	lr, #7075	; 0x1ba3
    2188:	svcvc	0x0001ebb3
    218c:	bl	1031d94 <uclistheads@@Base+0x101ed80>
    2190:	svclt	0x00280000
    2194:	movwvc	lr, #7075	; 0x1ba3
    2198:	svcvs	0x00c1ebb3
    219c:	bl	1031da4 <uclistheads@@Base+0x101ed90>
    21a0:	svclt	0x00280000
    21a4:	bicvs	lr, r1, #166912	; 0x28c00
    21a8:	svcvs	0x0081ebb3
    21ac:	bl	1031db4 <uclistheads@@Base+0x101eda0>
    21b0:	svclt	0x00280000
    21b4:	orrvs	lr, r1, #166912	; 0x28c00
    21b8:	svcvs	0x0041ebb3
    21bc:	bl	1031dc4 <uclistheads@@Base+0x101edb0>
    21c0:	svclt	0x00280000
    21c4:	movtvs	lr, #7075	; 0x1ba3
    21c8:	svcvs	0x0001ebb3
    21cc:	bl	1031dd4 <uclistheads@@Base+0x101edc0>
    21d0:	svclt	0x00280000
    21d4:	movwvs	lr, #7075	; 0x1ba3
    21d8:	svcpl	0x00c1ebb3
    21dc:	bl	1031de4 <uclistheads@@Base+0x101edd0>
    21e0:	svclt	0x00280000
    21e4:	bicpl	lr, r1, #166912	; 0x28c00
    21e8:	svcpl	0x0081ebb3
    21ec:	bl	1031df4 <uclistheads@@Base+0x101ede0>
    21f0:	svclt	0x00280000
    21f4:	orrpl	lr, r1, #166912	; 0x28c00
    21f8:	svcpl	0x0041ebb3
    21fc:	bl	1031e04 <uclistheads@@Base+0x101edf0>
    2200:	svclt	0x00280000
    2204:	movtpl	lr, #7075	; 0x1ba3
    2208:	svcpl	0x0001ebb3
    220c:	bl	1031e14 <uclistheads@@Base+0x101ee00>
    2210:	svclt	0x00280000
    2214:	movwpl	lr, #7075	; 0x1ba3
    2218:	svcmi	0x00c1ebb3
    221c:	bl	1031e24 <uclistheads@@Base+0x101ee10>
    2220:	svclt	0x00280000
    2224:	bicmi	lr, r1, #166912	; 0x28c00
    2228:	svcmi	0x0081ebb3
    222c:	bl	1031e34 <uclistheads@@Base+0x101ee20>
    2230:	svclt	0x00280000
    2234:	orrmi	lr, r1, #166912	; 0x28c00
    2238:	svcmi	0x0041ebb3
    223c:	bl	1031e44 <uclistheads@@Base+0x101ee30>
    2240:	svclt	0x00280000
    2244:	movtmi	lr, #7075	; 0x1ba3
    2248:	svcmi	0x0001ebb3
    224c:	bl	1031e54 <uclistheads@@Base+0x101ee40>
    2250:	svclt	0x00280000
    2254:	movwmi	lr, #7075	; 0x1ba3
    2258:	svccc	0x00c1ebb3
    225c:	bl	1031e64 <uclistheads@@Base+0x101ee50>
    2260:	svclt	0x00280000
    2264:	biccc	lr, r1, #166912	; 0x28c00
    2268:	svccc	0x0081ebb3
    226c:	bl	1031e74 <uclistheads@@Base+0x101ee60>
    2270:	svclt	0x00280000
    2274:	orrcc	lr, r1, #166912	; 0x28c00
    2278:	svccc	0x0041ebb3
    227c:	bl	1031e84 <uclistheads@@Base+0x101ee70>
    2280:	svclt	0x00280000
    2284:	movtcc	lr, #7075	; 0x1ba3
    2288:	svccc	0x0001ebb3
    228c:	bl	1031e94 <uclistheads@@Base+0x101ee80>
    2290:	svclt	0x00280000
    2294:	movwcc	lr, #7075	; 0x1ba3
    2298:	svccs	0x00c1ebb3
    229c:	bl	1031ea4 <uclistheads@@Base+0x101ee90>
    22a0:	svclt	0x00280000
    22a4:	biccs	lr, r1, #166912	; 0x28c00
    22a8:	svccs	0x0081ebb3
    22ac:	bl	1031eb4 <uclistheads@@Base+0x101eea0>
    22b0:	svclt	0x00280000
    22b4:	orrcs	lr, r1, #166912	; 0x28c00
    22b8:	svccs	0x0041ebb3
    22bc:	bl	1031ec4 <uclistheads@@Base+0x101eeb0>
    22c0:	svclt	0x00280000
    22c4:	movtcs	lr, #7075	; 0x1ba3
    22c8:	svccs	0x0001ebb3
    22cc:	bl	1031ed4 <uclistheads@@Base+0x101eec0>
    22d0:	svclt	0x00280000
    22d4:	movwcs	lr, #7075	; 0x1ba3
    22d8:	svcne	0x00c1ebb3
    22dc:	bl	1031ee4 <uclistheads@@Base+0x101eed0>
    22e0:	svclt	0x00280000
    22e4:	bicne	lr, r1, #166912	; 0x28c00
    22e8:	svcne	0x0081ebb3
    22ec:	bl	1031ef4 <uclistheads@@Base+0x101eee0>
    22f0:	svclt	0x00280000
    22f4:	orrne	lr, r1, #166912	; 0x28c00
    22f8:	svcne	0x0041ebb3
    22fc:	bl	1031f04 <uclistheads@@Base+0x101eef0>
    2300:	svclt	0x00280000
    2304:	movtne	lr, #7075	; 0x1ba3
    2308:	svcne	0x0001ebb3
    230c:	bl	1031f14 <uclistheads@@Base+0x101ef00>
    2310:	svclt	0x00280000
    2314:	movwne	lr, #7075	; 0x1ba3
    2318:	svceq	0x00c1ebb3
    231c:	bl	1031f24 <uclistheads@@Base+0x101ef10>
    2320:	svclt	0x00280000
    2324:	biceq	lr, r1, #166912	; 0x28c00
    2328:	svceq	0x0081ebb3
    232c:	bl	1031f34 <uclistheads@@Base+0x101ef20>
    2330:	svclt	0x00280000
    2334:	orreq	lr, r1, #166912	; 0x28c00
    2338:	svceq	0x0041ebb3
    233c:	bl	1031f44 <uclistheads@@Base+0x101ef30>
    2340:	svclt	0x00280000
    2344:	movteq	lr, #7075	; 0x1ba3
    2348:	svceq	0x0001ebb3
    234c:	bl	1031f54 <uclistheads@@Base+0x101ef40>
    2350:	svclt	0x00280000
    2354:	movweq	lr, #7075	; 0x1ba3
    2358:	svceq	0x0000f1bc
    235c:	submi	fp, r0, #72, 30	; 0x120
    2360:	b	fe714128 <uclistheads@@Base+0xfe701114>
    2364:	svclt	0x00480f00
    2368:	ldrbmi	r4, [r0, -r0, asr #4]!
    236c:	andcs	fp, r0, r8, lsr pc
    2370:	b	13f1f88 <uclistheads@@Base+0x13def74>
    2374:			; <UNDEFINED> instruction: 0xf04070ec
    2378:	ldrbmi	r0, [r0, -r1]!
    237c:			; <UNDEFINED> instruction: 0xf281fab1
    2380:	andseq	pc, pc, #-2147483600	; 0x80000030
    2384:	svceq	0x0000f1bc
    2388:			; <UNDEFINED> instruction: 0xf002fa23
    238c:	submi	fp, r0, #72, 30	; 0x120
    2390:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    2394:			; <UNDEFINED> instruction: 0xf06fbfc8
    2398:	svclt	0x00b84000
    239c:	andmi	pc, r0, pc, asr #32
    23a0:	stmdalt	lr, {ip, sp, lr, pc}
    23a4:	rscsle	r2, r4, r0, lsl #18
    23a8:	andmi	lr, r3, sp, lsr #18
    23ac:	mrc2	7, 5, pc, cr3, cr15, {7}
    23b0:			; <UNDEFINED> instruction: 0x4006e8bd
    23b4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    23b8:	smlatbeq	r3, r1, fp, lr
    23bc:	svclt	0x00004770
    23c0:			; <UNDEFINED> instruction: 0xf04fb502
    23c4:			; <UNDEFINED> instruction: 0xf7fe0008
    23c8:	vstrlt	s28, [r2, #-624]	; 0xfffffd90
    23cc:	mvnsmi	lr, #737280	; 0xb4000
    23d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    23d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    23d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    23dc:	b	fe0403dc <uclistheads@@Base+0xfe02d3c8>
    23e0:	blne	1d935dc <uclistheads@@Base+0x1d805c8>
    23e4:	strhle	r1, [sl], -r6
    23e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    23ec:			; <UNDEFINED> instruction: 0xf8553401
    23f0:	strbmi	r3, [sl], -r4, lsl #30
    23f4:	ldrtmi	r4, [r8], -r1, asr #12
    23f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    23fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2400:	svclt	0x000083f8
    2404:	andeq	r0, r1, r2, asr sl
    2408:	andeq	r0, r1, r8, asr #20
    240c:	svclt	0x00004770

Disassembly of section .fini:

00002410 <.fini>:
    2410:	push	{r3, lr}
    2414:	pop	{r3, pc}
