#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55f318351dd0 .scope module, "final_Tb" "final_Tb" 2 1;
 .timescale 0 0;
v0x55f3184258b0_0 .var "clock", 0 0;
S_0x55f3183ff180 .scope module, "dut" "LC_3" 2 6, 3 18 0, S_0x55f318351dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
P_0x55f3183ffc70 .param/l "off" 1 3 23, C4<0>;
P_0x55f3183ffcb0 .param/l "on" 1 3 22, C4<1>;
v0x55f318423d90_0 .net "ALU_out", 15 0, v0x55f3183d3600_0;  1 drivers
v0x55f318423ea0_0 .net "Adder_out", 15 0, v0x55f318422900_0;  1 drivers
v0x55f318423f60_0 .net "BUS", 15 0, v0x55f318419f10_0;  1 drivers
v0x55f318424000_0 .var "IR", 15 0;
v0x55f3184240f0_0 .var "MAR", 15 0;
v0x55f3184241e0_0 .var "MDR", 15 0;
v0x55f3184242d0_0 .net "MDR_out", 15 0, v0x55f31841ae20_0;  1 drivers
v0x55f318424390_0 .net "Memory_out", 15 0, v0x55f318420370_0;  1 drivers
v0x55f318424480_0 .var "N", 0 0;
v0x55f318424520_0 .var "P", 0 0;
v0x55f3184245f0_0 .var "PC", 15 0;
v0x55f318424690_0 .net "R0", 15 0, v0x55f31841c980_0;  1 drivers
v0x55f318424730_0 .net "R1_out", 15 0, v0x55f31841bae0_0;  1 drivers
v0x55f318424840_0 .net "R2_out", 15 0, v0x55f31841bf90_0;  1 drivers
v0x55f318424950_0 .net "R_out", 0 0, v0x55f318420530_0;  1 drivers
v0x55f318424a40_0 .net "SEXT11_out", 15 0, v0x55f318422e20_0;  1 drivers
v0x55f318424b50_0 .net "SEXT5_out", 15 0, v0x55f3184232c0_0;  1 drivers
v0x55f318424c60_0 .net "SEXT6_out", 15 0, v0x55f318423790_0;  1 drivers
v0x55f318424d70_0 .net "SEXT9_out", 15 0, v0x55f318423c60_0;  1 drivers
v0x55f318424e80_0 .net "SR1out", 15 0, v0x55f31841cb10_0;  1 drivers
v0x55f318424f40_0 .net "SR2out", 15 0, v0x55f31841cd50_0;  1 drivers
v0x55f318425050_0 .net "SR2toALU", 15 0, v0x55f318421560_0;  1 drivers
v0x55f318425160_0 .var "Z", 0 0;
v0x55f318425200_0 .net "ZEXT_out", 15 0, v0x55f3184223a0_0;  1 drivers
v0x55f3184252f0_0 .net "clock", 0 0, v0x55f3184258b0_0;  1 drivers
v0x55f318425390_0 .net "mar_to_bus", 15 0, v0x55f31841a820_0;  1 drivers
v0x55f3184254a0_0 .net "n_in", 0 0, v0x55f318420ce0_0;  1 drivers
v0x55f318425540_0 .net "p_in", 0 0, v0x55f318420dc0_0;  1 drivers
v0x55f3184255e0_0 .net "pc_in", 15 0, v0x55f318421d30_0;  1 drivers
v0x55f318425680_0 .net "print", 0 0, v0x55f3184207e0_0;  1 drivers
v0x55f318425770_0 .net "signal", 28 0, v0x55f31841fd10_0;  1 drivers
v0x55f318425810_0 .net "z_in", 0 0, v0x55f318420e80_0;  1 drivers
E_0x55f31839de50 .event anyedge, v0x55f31841fd10_0;
L_0x55f318425950 .part v0x55f31841fd10_0, 9, 2;
L_0x55f318425ae0 .part v0x55f31841fd10_0, 17, 2;
L_0x55f318425b80 .part v0x55f31841fd10_0, 21, 1;
L_0x55f318425cb0 .part v0x55f31841fd10_0, 22, 1;
L_0x55f318425d50 .part v0x55f31841fd10_0, 19, 1;
L_0x55f318425df0 .part v0x55f31841fd10_0, 20, 1;
L_0x55f318425ed0 .part v0x55f318424000_0, 0, 6;
L_0x55f318425f70 .part v0x55f318424000_0, 0, 5;
L_0x55f3184260f0 .part v0x55f318424000_0, 0, 6;
L_0x55f3184261c0 .part v0x55f318424000_0, 0, 9;
L_0x55f3184262f0 .part v0x55f318424000_0, 0, 11;
L_0x55f3184263c0 .part v0x55f31841fd10_0, 15, 2;
L_0x55f318426610 .part v0x55f31841fd10_0, 13, 2;
L_0x55f3184266e0 .part v0x55f31841fd10_0, 12, 1;
L_0x55f318426830 .part v0x55f31841fd10_0, 11, 1;
L_0x55f318426900 .part v0x55f31841fd10_0, 0, 3;
L_0x55f318426a60 .part v0x55f31841fd10_0, 6, 3;
L_0x55f318426b30 .part v0x55f31841fd10_0, 3, 3;
L_0x55f318426ca0 .part v0x55f31841fd10_0, 23, 1;
S_0x55f3183a38e0 .scope module, "AritmeticLocigUnit" "ALU" 3 185, 4 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data1";
    .port_info 1 /INPUT 16 "data2";
    .port_info 2 /INPUT 2 "operazione";
    .port_info 3 /OUTPUT 16 "risultato";
v0x55f31838f5f0_0 .net "data1", 15 0, v0x55f31841cb10_0;  alias, 1 drivers
v0x55f3183fc470_0 .net "data2", 15 0, v0x55f318421560_0;  alias, 1 drivers
v0x55f3183d33f0_0 .net "operazione", 1 0, L_0x55f318426610;  1 drivers
v0x55f3183d3600_0 .var "risultato", 15 0;
E_0x55f31839e300 .event anyedge, v0x55f3183d33f0_0, v0x55f31838f5f0_0, v0x55f3183fc470_0;
S_0x55f318419b60 .scope module, "Demux" "Gate" 3 80, 5 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "PC";
    .port_info 1 /INPUT 16 "MARMUX";
    .port_info 2 /INPUT 16 "MDR";
    .port_info 3 /INPUT 16 "ALU";
    .port_info 4 /INPUT 2 "control";
    .port_info 5 /OUTPUT 16 "BUS";
v0x55f318419e30_0 .net "ALU", 15 0, v0x55f3183d3600_0;  alias, 1 drivers
v0x55f318419f10_0 .var "BUS", 15 0;
v0x55f318419fd0_0 .net "MARMUX", 15 0, v0x55f31841a820_0;  alias, 1 drivers
v0x55f31841a090_0 .net "MDR", 15 0, v0x55f3184241e0_0;  1 drivers
v0x55f31841a170_0 .net "PC", 15 0, v0x55f3184245f0_0;  1 drivers
v0x55f31841a2a0_0 .net "control", 1 0, L_0x55f318425950;  1 drivers
E_0x55f31839ebf0/0 .event anyedge, v0x55f31841a2a0_0, v0x55f31841a170_0, v0x55f3183d3600_0, v0x55f31841a090_0;
E_0x55f31839ebf0/1 .event anyedge, v0x55f318419fd0_0;
E_0x55f31839ebf0 .event/or E_0x55f31839ebf0/0, E_0x55f31839ebf0/1;
S_0x55f31841a440 .scope module, "Marmux" "Mux" 3 116, 6 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x55f31841a640_0 .net "Data1", 15 0, v0x55f318422900_0;  alias, 1 drivers
v0x55f31841a740_0 .net "Data2", 15 0, v0x55f3184223a0_0;  alias, 1 drivers
v0x55f31841a820_0 .var "DataOut", 15 0;
v0x55f31841a8c0_0 .net "control", 0 0, L_0x55f318425b80;  1 drivers
E_0x55f31839e770 .event anyedge, v0x55f31841a8c0_0, v0x55f31841a640_0, v0x55f31841a740_0;
S_0x55f31841aa10 .scope module, "Mdrmux" "Mux" 3 123, 6 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x55f31841ac30_0 .net "Data1", 15 0, v0x55f318420370_0;  alias, 1 drivers
v0x55f31841ad30_0 .net "Data2", 15 0, v0x55f318419f10_0;  alias, 1 drivers
v0x55f31841ae20_0 .var "DataOut", 15 0;
v0x55f31841aef0_0 .net "control", 0 0, L_0x55f318425cb0;  1 drivers
E_0x55f318404b30 .event anyedge, v0x55f31841aef0_0, v0x55f31841ac30_0, v0x55f318419f10_0;
S_0x55f31841b060 .scope module, "Print" "out" 3 215, 7 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /INPUT 1 "print";
L_0x55f3184265a0 .functor BUFZ 16, v0x55f31841c980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f31841b370_0 .net "data", 15 0, v0x55f31841c980_0;  alias, 1 drivers
v0x55f31841b470_0 .net "data_interna", 15 0, L_0x55f3184265a0;  1 drivers
v0x55f31841b550_0 .net "print", 0 0, v0x55f3184207e0_0;  alias, 1 drivers
E_0x55f31841b2f0 .event posedge, v0x55f31841b550_0;
S_0x55f31841b650 .scope module, "R1" "Mux" 3 137, 6 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x55f31841b900_0 .net "Data1", 15 0, v0x55f3184245f0_0;  alias, 1 drivers
v0x55f31841ba10_0 .net "Data2", 15 0, v0x55f31841cb10_0;  alias, 1 drivers
v0x55f31841bae0_0 .var "DataOut", 15 0;
v0x55f31841bbb0_0 .net "control", 0 0, L_0x55f318425df0;  1 drivers
E_0x55f31841b8a0 .event anyedge, v0x55f31841bbb0_0, v0x55f31841a170_0, v0x55f31838f5f0_0;
S_0x55f31841bd20 .scope module, "R2" "MuxC2" 3 170, 8 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "SEXT6";
    .port_info 1 /INPUT 16 "SEXT9";
    .port_info 2 /INPUT 16 "SEXT11";
    .port_info 3 /INPUT 2 "control";
    .port_info 4 /OUTPUT 16 "Out";
v0x55f31841bf90_0 .var "Out", 15 0;
v0x55f31841c090_0 .net "SEXT11", 15 0, v0x55f318422e20_0;  alias, 1 drivers
v0x55f31841c170_0 .net "SEXT6", 15 0, v0x55f318423790_0;  alias, 1 drivers
v0x55f31841c260_0 .net "SEXT9", 15 0, v0x55f318423c60_0;  alias, 1 drivers
v0x55f31841c340_0 .net "control", 1 0, L_0x55f3184263c0;  1 drivers
E_0x55f31841bf00 .event anyedge, v0x55f31841c340_0, v0x55f31841c170_0, v0x55f31841c260_0, v0x55f31841c090_0;
S_0x55f31841c510 .scope module, "Registri" "RegFile" 3 203, 9 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "DR";
    .port_info 2 /INPUT 3 "SR1";
    .port_info 3 /INPUT 3 "SR2";
    .port_info 4 /INPUT 1 "ld_reg";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /OUTPUT 16 "SR1out";
    .port_info 7 /OUTPUT 16 "SR2out";
    .port_info 8 /OUTPUT 16 "R0";
v0x55f31841c880_0 .net "DR", 2 0, L_0x55f318426900;  1 drivers
v0x55f31841c980_0 .var "R0", 15 0;
v0x55f31841ca40_0 .net "SR1", 2 0, L_0x55f318426a60;  1 drivers
v0x55f31841cb10_0 .var "SR1out", 15 0;
v0x55f31841cc20_0 .net "SR2", 2 0, L_0x55f318426b30;  1 drivers
v0x55f31841cd50_0 .var "SR2out", 15 0;
v0x55f31841ce30_0 .net "clock", 0 0, v0x55f3184258b0_0;  alias, 1 drivers
v0x55f31841cef0_0 .net "data", 15 0, v0x55f318419f10_0;  alias, 1 drivers
v0x55f31841d000_0 .net "ld_reg", 0 0, L_0x55f318426ca0;  1 drivers
v0x55f31841d0c0 .array "memory", 7 0, 15 0;
E_0x55f31841c740 .event posedge, v0x55f31841d000_0;
E_0x55f31841c7c0 .event anyedge, v0x55f31841cc20_0, v0x55f31841ca40_0;
E_0x55f31841c820 .event posedge, v0x55f31841ce30_0;
S_0x55f31841d2a0 .scope module, "controllore" "FSM" 3 89, 10 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "IR";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "Z";
    .port_info 4 /INPUT 1 "P";
    .port_info 5 /INPUT 1 "R";
    .port_info 6 /OUTPUT 29 "signal";
P_0x55f31841d4c0 .param/l "ADD" 1 10 27, C4<0001>;
P_0x55f31841d500 .param/l "AND" 1 10 31, C4<0101>;
P_0x55f31841d540 .param/l "BR" 1 10 26, C4<0000>;
P_0x55f31841d580 .param/l "JSR" 1 10 30, C4<0100>;
P_0x55f31841d5c0 .param/l "LD" 1 10 28, C4<0010>;
P_0x55f31841d600 .param/l "LDI" 1 10 36, C4<1010>;
P_0x55f31841d640 .param/l "LDR" 1 10 32, C4<0110>;
P_0x55f31841d680 .param/l "LEA" 1 10 40, C4<1110>;
P_0x55f31841d6c0 .param/l "NOT" 1 10 35, C4<1001>;
P_0x55f31841d700 .param/l "RET" 1 10 38, C4<1100>;
P_0x55f31841d740 .param/l "RTI" 1 10 34, C4<1000>;
P_0x55f31841d780 .param/l "ST" 1 10 29, C4<0011>;
P_0x55f31841d7c0 .param/l "STI" 1 10 37, C4<1011>;
P_0x55f31841d800 .param/l "STR" 1 10 33, C4<0111>;
P_0x55f31841d840 .param/l "TRAP" 1 10 41, C4<1111>;
P_0x55f31841d880 .param/l "X" 1 10 39, C4<1101>;
P_0x55f31841d8c0 .param/l "alu" 1 10 46, C4<01>;
P_0x55f31841d900 .param/l "delay" 1 10 66, +C4<00000000000000000000000000001010>;
P_0x55f31841d940 .param/l "mar" 1 10 48, C4<11>;
P_0x55f31841d980 .param/l "mdr" 1 10 47, C4<10>;
P_0x55f31841d9c0 .param/l "off" 1 10 43, C4<0>;
P_0x55f31841da00 .param/l "on" 1 10 44, C4<1>;
P_0x55f31841da40 .param/l "pc" 1 10 45, C4<00>;
v0x55f31841e860_0 .var "Alu", 1 0;
v0x55f31841e960_0 .var "DR", 2 0;
v0x55f31841ea40_0 .net "IR", 15 0, v0x55f318424000_0;  1 drivers
v0x55f31841eb00_0 .var "MuxMAR", 0 0;
v0x55f31841ebc0_0 .var "MuxMDR", 0 0;
v0x55f31841ecd0_0 .var "MuxPC", 1 0;
v0x55f31841edb0_0 .var "MuxR1", 0 0;
v0x55f31841ee70_0 .var "MuxR2", 1 0;
v0x55f31841ef50_0 .var "MuxSR2", 0 0;
v0x55f31841f010_0 .net "N", 0 0, v0x55f318424480_0;  1 drivers
v0x55f31841f0d0_0 .net "P", 0 0, v0x55f318424520_0;  1 drivers
v0x55f31841f190_0 .net "R", 0 0, v0x55f318420530_0;  alias, 1 drivers
v0x55f31841f250_0 .var "SR1", 2 0;
v0x55f31841f330_0 .var "SR2", 2 0;
v0x55f31841f410_0 .net "Z", 0 0, v0x55f318425160_0;  1 drivers
v0x55f31841f4d0_0 .net "clock", 0 0, v0x55f3184258b0_0;  alias, 1 drivers
v0x55f31841f570_0 .var "gate", 1 0;
v0x55f31841f630_0 .var "ld_cc", 0 0;
v0x55f31841f6f0_0 .var "ld_ir", 0 0;
v0x55f31841f7b0_0 .var "ld_mar", 0 0;
v0x55f31841f870_0 .var "ld_mdr", 0 0;
v0x55f31841f930_0 .var "ld_pc", 0 0;
v0x55f31841f9f0_0 .var "ld_reg", 0 0;
v0x55f31841fab0_0 .net "opcode", 3 0, L_0x55f3184259f0;  1 drivers
v0x55f31841fb90_0 .var "read", 0 0;
v0x55f31841fc50_0 .var "reset", 0 0;
v0x55f31841fd10_0 .var "signal", 28 0;
v0x55f31841fdf0_0 .var "state", 0 0;
v0x55f31841feb0_0 .var "write", 0 0;
E_0x55f31841e570 .event posedge, v0x55f31841ce30_0, v0x55f31841fc50_0;
E_0x55f31841e5d0/0 .event anyedge, v0x55f31841f7b0_0, v0x55f31841f870_0, v0x55f31841f630_0, v0x55f31841f930_0;
E_0x55f31841e5d0/1 .event anyedge, v0x55f31841f6f0_0, v0x55f31841f9f0_0, v0x55f31841ebc0_0, v0x55f31841eb00_0;
E_0x55f31841e5d0/2 .event anyedge, v0x55f31841edb0_0, v0x55f31841ef50_0, v0x55f31841ecd0_0, v0x55f31841ee70_0;
E_0x55f31841e5d0/3 .event anyedge, v0x55f31841e860_0, v0x55f31841fb90_0, v0x55f31841feb0_0, v0x55f31841f570_0;
E_0x55f31841e5d0/4 .event anyedge, v0x55f31841f250_0, v0x55f31841f330_0, v0x55f31841e960_0;
E_0x55f31841e5d0 .event/or E_0x55f31841e5d0/0, E_0x55f31841e5d0/1, E_0x55f31841e5d0/2, E_0x55f31841e5d0/3, E_0x55f31841e5d0/4;
L_0x55f3184259f0 .part v0x55f318424000_0, 12, 4;
S_0x55f31841e6b0 .scope task, "WMFC" "WMFC" 10 53, 10 53 0, S_0x55f31841d2a0;
 .timescale 0 0;
TD_final_Tb.dut.controllore.WMFC ;
    %wait E_0x55f31841c820;
T_0.0 ;
    %load/vec4 v0x55f31841f190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x55f31841c820;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55f318420090 .scope module, "memory" "RAM" 3 192, 11 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 16 "MAR";
    .port_info 4 /INPUT 16 "MDR_in";
    .port_info 5 /OUTPUT 16 "MDR";
    .port_info 6 /OUTPUT 1 "R";
    .port_info 7 /OUTPUT 1 "print";
v0x55f318420270_0 .net "MAR", 15 0, v0x55f3184240f0_0;  1 drivers
v0x55f318420370_0 .var "MDR", 15 0;
v0x55f318420430_0 .net "MDR_in", 15 0, v0x55f3184241e0_0;  alias, 1 drivers
v0x55f318420530_0 .var "R", 0 0;
v0x55f318420600_0 .net "clock", 0 0, v0x55f3184258b0_0;  alias, 1 drivers
v0x55f318420740 .array "memory", 0 65535, 15 0;
v0x55f3184207e0_0 .var "print", 0 0;
v0x55f318420880_0 .net "read", 0 0, L_0x55f3184266e0;  1 drivers
v0x55f318420920_0 .net "write", 0 0, L_0x55f318426830;  1 drivers
S_0x55f318420aa0 .scope module, "nzp" "Logic" 3 109, 12 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /OUTPUT 1 "N";
    .port_info 2 /OUTPUT 1 "Z";
    .port_info 3 /OUTPUT 1 "P";
v0x55f318420ce0_0 .var "N", 0 0;
v0x55f318420dc0_0 .var "P", 0 0;
v0x55f318420e80_0 .var "Z", 0 0;
v0x55f318420f50_0 .net "data", 15 0, v0x55f318419f10_0;  alias, 1 drivers
E_0x55f31841e530 .event anyedge, v0x55f318419f10_0;
S_0x55f3184210c0 .scope module, "sr2ALU" "Mux" 3 130, 6 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x55f318421390_0 .net "Data1", 15 0, v0x55f31841cd50_0;  alias, 1 drivers
v0x55f3184214a0_0 .net "Data2", 15 0, v0x55f3184232c0_0;  alias, 1 drivers
v0x55f318421560_0 .var "DataOut", 15 0;
v0x55f318421660_0 .net "control", 0 0, L_0x55f318425d50;  1 drivers
E_0x55f318421310 .event anyedge, v0x55f318421660_0, v0x55f31841cd50_0, v0x55f3184214a0_0;
S_0x55f3184217b0 .scope module, "toPC" "PcMux" 3 100, 13 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "PC";
    .port_info 1 /INPUT 16 "Adder";
    .port_info 2 /INPUT 16 "Bus";
    .port_info 3 /INPUT 2 "control";
    .port_info 4 /OUTPUT 16 "Pcin";
v0x55f318421a20_0 .net "Adder", 15 0, v0x55f318422900_0;  alias, 1 drivers
v0x55f318421b30_0 .net "Bus", 15 0, v0x55f318419f10_0;  alias, 1 drivers
v0x55f318421c60_0 .net "PC", 15 0, v0x55f3184245f0_0;  alias, 1 drivers
v0x55f318421d30_0 .var "Pcin", 15 0;
v0x55f318421e10_0 .net "control", 1 0, L_0x55f318425ae0;  1 drivers
E_0x55f318421990 .event anyedge, v0x55f318421e10_0, v0x55f31841a170_0, v0x55f31841a640_0, v0x55f318419f10_0;
S_0x55f318421fe0 .scope module, "trap" "ZEXT" 3 145, 14 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x55f3184222a0_0 .net "data", 5 0, L_0x55f318425ed0;  1 drivers
v0x55f3184223a0_0 .var "datout", 15 0;
E_0x55f318422220 .event anyedge, v0x55f3184222a0_0;
S_0x55f3184224a0 .scope module, "u" "Adder" 3 179, 15 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data1";
    .port_info 1 /INPUT 16 "data2";
    .port_info 2 /OUTPUT 16 "dataOut";
v0x55f318422750_0 .net "data1", 15 0, v0x55f31841bae0_0;  alias, 1 drivers
v0x55f318422830_0 .net "data2", 15 0, v0x55f31841bf90_0;  alias, 1 drivers
v0x55f318422900_0 .var "dataOut", 15 0;
E_0x55f3184226d0 .event anyedge, v0x55f31841bae0_0, v0x55f31841bf90_0;
S_0x55f318422a80 .scope module, "u11" "SEXT11" 3 165, 16 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x55f318422d20_0 .net "data", 10 0, L_0x55f3184262f0;  1 drivers
v0x55f318422e20_0 .var "datout", 15 0;
E_0x55f318422ca0 .event anyedge, v0x55f318422d20_0;
S_0x55f318422f20 .scope module, "u5" "SEXT5" 3 150, 17 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x55f3184231c0_0 .net "data", 4 0, L_0x55f318425f70;  1 drivers
v0x55f3184232c0_0 .var "datout", 15 0;
E_0x55f318423140 .event anyedge, v0x55f3184231c0_0;
S_0x55f3184233f0 .scope module, "u6" "SEXT6" 3 155, 18 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x55f318423690_0 .net "data", 5 0, L_0x55f3184260f0;  1 drivers
v0x55f318423790_0 .var "datout", 15 0;
E_0x55f318423610 .event anyedge, v0x55f318423690_0;
S_0x55f3184238c0 .scope module, "u9" "SEXT9" 3 160, 19 1 0, S_0x55f3183ff180;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x55f318423b60_0 .net "data", 8 0, L_0x55f3184261c0;  1 drivers
v0x55f318423c60_0 .var "datout", 15 0;
E_0x55f318423ae0 .event anyedge, v0x55f318423b60_0;
    .scope S_0x55f318419b60;
T_1 ;
    %wait E_0x55f31839ebf0;
    %load/vec4 v0x55f31841a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55f31841a170_0;
    %store/vec4 v0x55f318419f10_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55f318419e30_0;
    %store/vec4 v0x55f318419f10_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f31841a090_0;
    %store/vec4 v0x55f318419f10_0, 0, 16;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55f318419fd0_0;
    %store/vec4 v0x55f318419f10_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f31841d2a0;
T_2 ;
    %wait E_0x55f31841e5d0;
    %load/vec4 v0x55f31841f7b0_0;
    %load/vec4 v0x55f31841f870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841ebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841eb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841edb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841ef50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841ecd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841ee70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841e860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841fb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841feb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841f330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f31841e960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f31841fd10_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f31841d2a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fdf0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55f31841d2a0;
T_4 ;
    %wait E_0x55f31841e570;
    %vpi_call 10 68 "$display", "state %b", v0x55f31841fdf0_0 {0 0 0};
    %load/vec4 v0x55f31841fc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 10 70 "$display", "reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fc50_0, 0;
    %delay 10, 0;
T_4.0 ;
    %vpi_call 10 76 "$display", "-----------------------------" {0 0 0};
    %load/vec4 v0x55f31841fdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f6f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f6f0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55f31841fab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %vpi_call 10 261 "$display", "Comando %b%b%b%b non riconosciuto, controllare RAM", &PV<v0x55f31841ea40_0, 15, 1>, &PV<v0x55f31841ea40_0, 14, 1>, &PV<v0x55f31841ea40_0, 13, 1>, &PV<v0x55f31841ea40_0, 12, 1> {0 0 0};
    %vpi_call 10 262 "$finish" {0 0 0};
    %jmp T_4.22;
T_4.5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %load/vec4 v0x55f31841f010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x55f31841f010_0;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
T_4.25 ;
T_4.23 ;
    %load/vec4 v0x55f31841f410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x55f31841f410_0;
    %cmp/e;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
T_4.29 ;
T_4.27 ;
    %load/vec4 v0x55f31841f0d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.31, 4;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55f31841f0d0_0;
    %cmp/e;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
T_4.33 ;
T_4.31 ;
    %delay 10, 0;
    %load/vec4 v0x55f31841ecd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
T_4.35 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
T_4.38 ;
    %delay 10, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x55f31841f330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ebc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f250_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f330_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841ebc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f31841e960_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.39, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %jmp T_4.40;
T_4.39 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
T_4.40 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x55f31841f330_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
    %jmp T_4.42;
T_4.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
T_4.42 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841ef50_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f250_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f330_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %delay 10, 0;
    %load/vec4 v0x55f31841e860_0;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %jmp T_4.22;
T_4.13 ;
    %vpi_call 10 191 "$display", "RTI not implemented" {0 0 0};
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %load/vec4 v0x55f31841e860_0;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f250_0, 0;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841f330_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841e860_0, 0;
    %load/vec4 v0x55f31841e860_0;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841feb0_0, 0;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.43, 4;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x55f31841f250_0, 0;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f31841f250_0, 0;
T_4.44 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %jmp T_4.22;
T_4.18 ;
    %vpi_call 10 239 "$display", "X not implemented" {0 0 0};
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55f31841ea40_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55f31841e960_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841edb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f630_0, 0;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f31841e960_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841eb00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x55f31841e6b0;
    %join;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841fb90_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841f570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f31841ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f31841f930_0, 0;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %delay 10, 0;
    %load/vec4 v0x55f31841fdf0_0;
    %inv;
    %store/vec4 v0x55f31841fdf0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f3184217b0;
T_5 ;
    %wait E_0x55f318421990;
    %load/vec4 v0x55f318421e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55f318421c60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55f318421d30_0, 0;
T_5.0 ;
    %load/vec4 v0x55f318421e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x55f318421a20_0;
    %assign/vec4 v0x55f318421d30_0, 0;
T_5.2 ;
    %load/vec4 v0x55f318421e10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55f318421b30_0;
    %assign/vec4 v0x55f318421d30_0, 0;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f318420aa0;
T_6 ;
    %wait E_0x55f31841e530;
    %load/vec4 v0x55f318420f50_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f318420ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420dc0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f318420dc0_0, 0, 1;
T_6.1 ;
    %load/vec4 v0x55f318420f50_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f318420e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420dc0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420e80_0, 0, 1;
T_6.3 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f31841a440;
T_7 ;
    %wait E_0x55f31839e770;
    %load/vec4 v0x55f31841a8c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55f31841a640_0;
    %store/vec4 v0x55f31841a820_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f31841a740_0;
    %store/vec4 v0x55f31841a820_0, 0, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f31841aa10;
T_8 ;
    %wait E_0x55f318404b30;
    %load/vec4 v0x55f31841aef0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55f31841ac30_0;
    %store/vec4 v0x55f31841ae20_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f31841ad30_0;
    %store/vec4 v0x55f31841ae20_0, 0, 16;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f3184210c0;
T_9 ;
    %wait E_0x55f318421310;
    %load/vec4 v0x55f318421660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55f318421390_0;
    %store/vec4 v0x55f318421560_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f3184214a0_0;
    %store/vec4 v0x55f318421560_0, 0, 16;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f31841b650;
T_10 ;
    %wait E_0x55f31841b8a0;
    %load/vec4 v0x55f31841bbb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f31841b900_0;
    %store/vec4 v0x55f31841bae0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f31841ba10_0;
    %store/vec4 v0x55f31841bae0_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f318421fe0;
T_11 ;
    %wait E_0x55f318422220;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f3184223a0_0, 4, 10;
    %load/vec4 v0x55f3184222a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f3184223a0_0, 4, 6;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f318422f20;
T_12 ;
    %wait E_0x55f318423140;
    %load/vec4 v0x55f3184231c0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55f3184232c0_0, 0, 16;
    %load/vec4 v0x55f3184231c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f3184232c0_0, 4, 5;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f3184231c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f3184232c0_0, 4, 5;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f3184232c0_0, 4, 11;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f3184233f0;
T_13 ;
    %wait E_0x55f318423610;
    %load/vec4 v0x55f318423690_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55f318423790_0, 0, 16;
    %load/vec4 v0x55f318423690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423790_0, 4, 6;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f318423690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423790_0, 4, 6;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423790_0, 4, 10;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f3184238c0;
T_14 ;
    %wait E_0x55f318423ae0;
    %load/vec4 v0x55f318423b60_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55f318423c60_0, 0, 16;
    %load/vec4 v0x55f318423b60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423c60_0, 4, 9;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f318423b60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423c60_0, 4, 9;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318423c60_0, 4, 7;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f318422a80;
T_15 ;
    %wait E_0x55f318422ca0;
    %load/vec4 v0x55f318422d20_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55f318422e20_0, 0, 16;
    %load/vec4 v0x55f318422d20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318422e20_0, 4, 11;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f318422d20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318422e20_0, 4, 11;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f318422e20_0, 4, 5;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f31841bd20;
T_16 ;
    %wait E_0x55f31841bf00;
    %load/vec4 v0x55f31841c340_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f31841bf90_0, 0, 16;
T_16.0 ;
    %load/vec4 v0x55f31841c340_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55f31841c170_0;
    %store/vec4 v0x55f31841bf90_0, 0, 16;
T_16.2 ;
    %load/vec4 v0x55f31841c340_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x55f31841c260_0;
    %store/vec4 v0x55f31841bf90_0, 0, 16;
T_16.4 ;
    %load/vec4 v0x55f31841c340_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x55f31841c090_0;
    %store/vec4 v0x55f31841bf90_0, 0, 16;
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f3184224a0;
T_17 ;
    %wait E_0x55f3184226d0;
    %load/vec4 v0x55f318422750_0;
    %load/vec4 v0x55f318422830_0;
    %add;
    %store/vec4 v0x55f318422900_0, 0, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f3183a38e0;
T_18 ;
    %wait E_0x55f31839e300;
    %load/vec4 v0x55f3183d33f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0x55f31838f5f0_0;
    %load/vec4 v0x55f3183fc470_0;
    %add;
    %store/vec4 v0x55f3183d3600_0, 0, 16;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v0x55f31838f5f0_0;
    %load/vec4 v0x55f3183fc470_0;
    %and;
    %store/vec4 v0x55f3183d3600_0, 0, 16;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55f31838f5f0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55f3183d3600_0, 0, 16;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f318420090;
T_19 ;
    %pushi/vec4 571, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 539, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 12288, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 8193, 0, 16;
    %ix/load 4, 571, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 49152, 0, 16;
    %ix/load 4, 572, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 573, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 49600, 0, 16;
    %ix/load 4, 539, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 21088, 0, 16;
    %ix/load 4, 12288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 4709, 0, 16;
    %ix/load 4, 12289, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 13055, 0, 16;
    %ix/load 4, 12290, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 8446, 0, 16;
    %ix/load 4, 12291, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 61473, 0, 16;
    %ix/load 4, 12292, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %pushi/vec4 61477, 0, 16;
    %ix/load 4, 12293, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f318420740, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55f318420090;
T_20 ;
    %wait E_0x55f31841c820;
    %load/vec4 v0x55f318420270_0;
    %cmpi/e 539, 0, 16;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f3184207e0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3184207e0_0, 0, 1;
T_20.1 ;
    %load/vec4 v0x55f318420270_0;
    %cmpi/e 37, 0, 16;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 11 70 "$finish" {0 0 0};
T_20.2 ;
    %load/vec4 v0x55f318420880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x55f318420270_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55f318420740, 4;
    %assign/vec4 v0x55f318420370_0, 0;
    %delay 10, 0;
    %load/vec4 v0x55f318420270_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55f318420740, 4;
    %vpi_call 11 75 "$display", "sto leggendo nella memoria, %b", S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f318420530_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420530_0, 0, 1;
T_20.4 ;
    %load/vec4 v0x55f318420920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x55f318420430_0;
    %load/vec4 v0x55f318420270_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f318420740, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x55f318420270_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55f318420740, 4;
    %vpi_call 11 84 "$display", "scrivo in memoria %b indirizzo %h", S<0,vec4,u16>, v0x55f318420270_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f318420530_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420530_0, 0, 1;
T_20.6 ;
    %load/vec4 v0x55f318420880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v0x55f318420920_0;
    %nor/r;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f318420530_0, 0, 1;
T_20.8 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f31841c510;
T_21 ;
    %end;
    .thread T_21;
    .scope S_0x55f31841c510;
T_22 ;
    %wait E_0x55f31841c820;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f31841d0c0, 4;
    %assign/vec4 v0x55f31841c980_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f31841c510;
T_23 ;
    %wait E_0x55f31841c7c0;
    %load/vec4 v0x55f31841ca40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f31841d0c0, 4;
    %store/vec4 v0x55f31841cb10_0, 0, 16;
    %load/vec4 v0x55f31841cc20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f31841d0c0, 4;
    %store/vec4 v0x55f31841cd50_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f31841c510;
T_24 ;
    %wait E_0x55f31841c740;
    %delay 10, 0;
    %load/vec4 v0x55f31841cef0_0;
    %load/vec4 v0x55f31841c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55f31841d0c0, 4, 0;
    %load/vec4 v0x55f31841c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f31841d0c0, 4;
    %vpi_call 9 30 "$display", "carica? %b %b %b", S<0,vec4,u16>, v0x55f31841cef0_0, v0x55f31841c880_0 {1 0 0};
    %delay 10, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f31841b060;
T_25 ;
    %wait E_0x55f31841b2f0;
    %vpi_call 7 11 "$display", "       ___________________________________\012       |                                 |\012       |                                 |\012 Video:|             %d               |\012       |                                 |\012       |_________________________________|\012", v0x55f31841b470_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f3183ff180;
T_26 ;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0x55f3184245f0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x55f3183ff180;
T_27 ;
    %wait E_0x55f31839de50;
    %delay 10, 0;
    %load/vec4 v0x55f318425770_0;
    %parti/s 1, 24, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55f318423f60_0;
    %store/vec4 v0x55f318424000_0, 0, 16;
    %vpi_call 3 57 "$display", "IR %b", v0x55f318424000_0 {0 0 0};
T_27.0 ;
    %load/vec4 v0x55f318425770_0;
    %parti/s 1, 28, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x55f318423f60_0;
    %store/vec4 v0x55f3184240f0_0, 0, 16;
    %vpi_call 3 61 "$display", "MAR %b", v0x55f3184240f0_0 {0 0 0};
T_27.2 ;
    %load/vec4 v0x55f318425770_0;
    %parti/s 1, 27, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x55f3184242d0_0;
    %store/vec4 v0x55f3184241e0_0, 0, 16;
    %vpi_call 3 65 "$display", "MDR %b", v0x55f3184241e0_0 {0 0 0};
T_27.4 ;
    %load/vec4 v0x55f318425770_0;
    %parti/s 1, 26, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x55f3184254a0_0;
    %store/vec4 v0x55f318424480_0, 0, 1;
    %load/vec4 v0x55f318425810_0;
    %store/vec4 v0x55f318425160_0, 0, 1;
    %load/vec4 v0x55f318425540_0;
    %store/vec4 v0x55f318424520_0, 0, 1;
    %vpi_call 3 71 "$display", "N %b, Z %b, P %b", v0x55f318424480_0, v0x55f318425160_0, v0x55f318424520_0 {0 0 0};
T_27.6 ;
    %load/vec4 v0x55f318425770_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x55f3184255e0_0;
    %store/vec4 v0x55f3184245f0_0, 0, 16;
    %vpi_call 3 75 "$display", "PC %h", v0x55f3184245f0_0 {0 0 0};
T_27.8 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55f318351dd0;
T_28 ;
    %delay 10, 0;
    %load/vec4 v0x55f3184258b0_0;
    %inv;
    %store/vec4 v0x55f3184258b0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f318351dd0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3184258b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55f318351dd0;
T_30 ;
    %delay 1000000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./ALU.sv";
    "./Gate.sv";
    "./Mux.sv";
    "./Output.sv";
    "./MuxC2.sv";
    "./RegFile.sv";
    "./FSM.sv";
    "./Ram.sv";
    "./LogicNZP.sv";
    "./PcMux.sv";
    "./ZEXT.sv";
    "./Adder.sv";
    "./SEXT11.sv";
    "./SEXT5.sv";
    "./SEXT6.sv";
    "./SEXT9.sv";
