// Seed: 72256768
module module_0 (
    input  supply1 id_0,
    output supply1 id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wand id_6,
    output wor id_7,
    input supply1 id_8
);
  wire id_10;
  module_0(
      id_6, id_0, id_7
  );
  assign id_0 = 1 > 1;
endmodule
