// Seed: 4113188956
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wor id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_2 = -1 <-> id_4;
endmodule
