
*** Running vivado
    with args -log model_cra_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source model_cra_ip.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source model_cra_ip.tcl -notrace
Command: synth_design -top model_cra_ip -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 353.871 ; gain = 100.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'model_cra_ip' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip.vhd:55]
INFO: [Synth 8-3491] module 'model_cra_ip_reset_sync' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_reset_sync.vhd:22' bound to instance 'u_model_cra_ip_reset_sync_inst' of component 'model_cra_ip_reset_sync' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip.vhd:138]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_reset_sync' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_reset_sync' (1#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'model_cra_ip_dut' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_dut.vhd:22' bound to instance 'u_model_cra_ip_dut_inst' of component 'model_cra_ip_dut' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip.vhd:144]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_dut' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_dut.vhd:36]
INFO: [Synth 8-3491] module 'model_cra_ip_src_Subsystem' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Subsystem.vhd:41' bound to instance 'u_model_cra_ip_src_Subsystem' of component 'model_cra_ip_src_Subsystem' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_dut.vhd:62]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_src_Subsystem' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Subsystem.vhd:55]
INFO: [Synth 8-3491] module 'model_cra_ip_src_observer' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:23' bound to instance 'u_observer' of component 'model_cra_ip_src_observer' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Subsystem.vhd:100]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_src_observer' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_src_observer' (2#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:40]
INFO: [Synth 8-3491] module 'model_cra_ip_src_Controller_DT' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Controller_DT.vhd:23' bound to instance 'u_Controller_DT' of component 'model_cra_ip_src_Controller_DT' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Subsystem.vhd:115]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_src_Controller_DT' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Controller_DT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_src_Controller_DT' (3#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Controller_DT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_src_Subsystem' (4#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_Subsystem.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_dut' (5#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_dut.vhd:36]
INFO: [Synth 8-3491] module 'model_cra_ip_axi_lite' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite.vhd:22' bound to instance 'u_model_cra_ip_axi_lite_inst' of component 'model_cra_ip_axi_lite' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip.vhd:156]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_axi_lite' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite.vhd:55]
INFO: [Synth 8-3491] module 'model_cra_ip_addr_decoder' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_addr_decoder.vhd:23' bound to instance 'u_model_cra_ip_addr_decoder_inst' of component 'model_cra_ip_addr_decoder' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite.vhd:124]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_addr_decoder' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_addr_decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_addr_decoder' (6#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_addr_decoder.vhd:42]
INFO: [Synth 8-3491] module 'model_cra_ip_axi_lite_module' declared at 'D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite_module.vhd:22' bound to instance 'u_model_cra_ip_axi_lite_module_inst' of component 'model_cra_ip_axi_lite_module' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite.vhd:141]
INFO: [Synth 8-638] synthesizing module 'model_cra_ip_axi_lite_module' [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_axi_lite_module' (7#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip_axi_lite' (8#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_axi_lite.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'model_cra_ip' (9#1) [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip.vhd:55]
WARNING: [Synth 8-3331] design model_cra_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design model_cra_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[0]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[31]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[30]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[29]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[28]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[27]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[26]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[25]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[24]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[23]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[22]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[21]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[20]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[19]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[18]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[17]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port data_write[16]
WARNING: [Synth 8-3331] design model_cra_ip_addr_decoder has unconnected port rd_enb
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_0[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_0[14]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_1[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_1[14]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_2[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_2[14]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_3[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port In1_3[14]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[14]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[13]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[12]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[11]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[10]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[9]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[8]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[7]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[6]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[5]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[4]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[3]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[2]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[1]
WARNING: [Synth 8-3331] design model_cra_ip_src_Controller_DT has unconnected port desired_position_of_the_cart[0]
WARNING: [Synth 8-3331] design model_cra_ip_src_observer has unconnected port y_0[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_observer has unconnected port y_1[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_observer has unconnected port y_2[15]
WARNING: [Synth 8-3331] design model_cra_ip_src_observer has unconnected port y_3[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.559 ; gain = 155.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.559 ; gain = 155.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.559 ; gain = 155.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EAAES/Miniproject_motor_control/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm_out'. [D:/EAAES/Miniproject_motor_control/Zybo-Z7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EAAES/Miniproject_motor_control/Zybo-Z7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/EAAES/Miniproject_motor_control/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 743.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 743.805 ; gain = 490.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 743.805 ; gain = 490.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 743.805 ; gain = 490.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_Out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_In1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_In1_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_In1_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_In1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_In1_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'model_cra_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'model_cra_ip_axi_lite_module'
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_lite_wstate_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_lite_wstate_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'model_cra_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'model_cra_ip_axi_lite_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 743.805 ; gain = 490.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 7     
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 14    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module model_cra_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module model_cra_ip_src_observer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 7     
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module model_cra_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module model_cra_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_Out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_In1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_In1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_In1_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_In1_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/decode_sel_In1_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_3, operation Mode is: (A:0x45a6)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_3 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_3.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_1, operation Mode is: A*(B:0x372).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_2, operation Mode is: (A:0x443b)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_2.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_2, operation Mode is: (A:0x4498)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp_2.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_1, operation Mode is: A*(B:0x1560).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_1, operation Mode is: A*(B:0x3ff5).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_1, operation Mode is: A*(B:0x104).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp, operation Mode is: A*(B:0x36c).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain_mul_temp.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_3, operation Mode is: A*(B:0x10f).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_3 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp_3.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_3, operation Mode is: A*(B:0x666).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_3 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_2_mul_temp_3.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp, operation Mode is: A*(B:0x3feff).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_2, operation Mode is: A*(B:0x3f4fa).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_2.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_2, operation Mode is: A*(B:0x688).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp_2.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_1, operation Mode is: A*(B:0x3e6ee).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp, operation Mode is: (A:0x5584)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_1_mul_temp.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp, operation Mode is: (A:0x440f)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/mul_Gain2_dotp_3_mul_temp.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_3, operation Mode is: (A:0x3fff90e5)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_3 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Gain3_mul_temp_3.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp, operation Mode is: C+(A:0x3fffae32)*B.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_mul_temp is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_1, operation Mode is: PCIN+A*(B:0x3fff9).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_1.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_mul_temp_1 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_1.
DSP Report: Generating DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_2, operation Mode is: PCIN+A*(B:0x76d).
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_2.
DSP Report: operator u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_mul_temp_2 is absorbed into DSP u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_Controller_DT/Gain_add_temp_2.
WARNING: [Synth 8-3917] design model_cra_ip has port AXI4_Lite_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design model_cra_ip has port AXI4_Lite_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design model_cra_ip has port AXI4_Lite_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design model_cra_ip has port AXI4_Lite_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design model_cra_ip has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design model_cra_ip has unconnected port AXI4_Lite_ARADDR[0]
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[0]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]' (FDC) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]' (FDCE) to 'u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]'
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/waddr_reg[1]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/waddr_reg[0]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[31]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[30]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[29]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[28]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[27]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[26]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[25]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[24]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[23]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[22]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[21]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[20]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[19]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[18]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[17]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[16]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_axi_lite_module_inst/wdata_reg[15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/write_reg_In1_3_reg[15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/sync_reg_In1_reg[2][15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/write_reg_In1_1_reg[15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/sync_reg_In1_reg[0][15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Unit_Delay_out1_reg[0][15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Unit_Delay_out1_reg[0][14]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/write_reg_In1_2_reg[15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/sync_reg_In1_reg[1][15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/write_reg_In1_4_reg[15]) is unused and will be removed from module model_cra_ip.
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_axi_lite_inst/u_model_cra_ip_addr_decoder_inst/sync_reg_In1_reg[3][15]) is unused and will be removed from module model_cra_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 743.805 ; gain = 490.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|model_cra_ip_src_observer      | (A:0x45a6)*B       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x372)        | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | (A:0x443b)*B       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | (A:0x4498)*B       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x1560)       | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x3ff5)       | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x104)        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x36c)        | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x10f)        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x666)        | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x3feff)      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x3f4fa)      | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x688)        | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | A*(B:0x3e6ee)      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | (A:0x5584)*B       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | (A:0x440f)*B       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_observer      | (A:0x3fff90e5)*B   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_Controller_DT | C+(A:0x3fffae32)*B | 16     | 16     | 16     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_cra_ip_src_Controller_DT | PCIN+A*(B:0x3fff9) | 16     | 4      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_cra_ip_src_Controller_DT | PCIN+A*(B:0x76d)   | 16     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 797.535 ; gain = 544.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 798.320 ; gain = 545.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/EAAES/EAAES_coreips/model_cra_ip_v1_0/hdl/vhdl/model_cra_ip_src_observer.vhd:353]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \Unit_Delay_out1_reg[3] [15] is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \Unit_Delay_out1_reg[1] [15] is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (u_model_cra_ip_dut_inst/u_model_cra_ip_src_Subsystem/u_observer/Unit_Delay_out1_reg[1][15]) is unused and will be removed from module model_cra_ip.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    66|
|3     |DSP48E1   |    19|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |    45|
|6     |LUT2      |    77|
|7     |LUT3      |    93|
|8     |LUT4      |   109|
|9     |LUT5      |    37|
|10    |LUT6      |    79|
|11    |FDCE      |   261|
|12    |FDPE      |     5|
|13    |IBUF      |    56|
|14    |OBUF      |    41|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |   891|
|2     |  u_model_cra_ip_axi_lite_inst          |model_cra_ip_axi_lite          |   280|
|3     |    u_model_cra_ip_addr_decoder_inst    |model_cra_ip_addr_decoder      |   174|
|4     |    u_model_cra_ip_axi_lite_module_inst |model_cra_ip_axi_lite_module   |   106|
|5     |  u_model_cra_ip_dut_inst               |model_cra_ip_dut               |   509|
|6     |    u_model_cra_ip_src_Subsystem        |model_cra_ip_src_Subsystem     |   509|
|7     |      u_Controller_DT                   |model_cra_ip_src_Controller_DT |     3|
|8     |      u_observer                        |model_cra_ip_src_observer      |   506|
|9     |  u_model_cra_ip_reset_sync_inst        |model_cra_ip_reset_sync        |     3|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 811.566 ; gain = 223.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 811.566 ; gain = 558.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 86 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 811.566 ; gain = 569.875
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Miniproject_motor_control/Miniproject_motor_control.runs/synth_1/model_cra_ip.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file model_cra_ip_utilization_synth.rpt -pb model_cra_ip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 811.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 16:04:25 2019...
