
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v
# synth_design -part xc7z020clg484-3 -top attention -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top attention -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51344 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:194]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 37.395 ; free physical = 243353 ; free virtual = 305999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'attention' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:44]
INFO: [Synth 8-6157] synthesizing module 'dpram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:751]
INFO: [Synth 8-6155] done synthesizing module 'dpram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:751]
WARNING: [Synth 8-689] width (6) of port connection 'address_b' does not match port width (5) of module 'dpram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:119]
WARNING: [Synth 8-689] width (6) of port connection 'address_b' does not match port width (5) of module 'dpram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:120]
INFO: [Synth 8-6157] synthesizing module 'dpram_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:805]
INFO: [Synth 8-6155] done synthesizing module 'dpram_t' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:805]
WARNING: [Synth 8-689] width (1024) of port connection 'data_b' does not match port width (512) of module 'dpram_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:121]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:395]
	Parameter arraysize bound to: 1024 - type: integer 
	Parameter vectdepth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signedmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:701]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_ff_reg' and it is trimmed from '32' to '27' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:717]
INFO: [Synth 8-6155] done synthesizing module 'signedmul' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:701]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:395]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:473]
	Parameter arraysize bound to: 1024 - type: integer 
	Parameter vectdepth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qadd2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:738]
INFO: [Synth 8-6155] done synthesizing module 'qadd2' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:738]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:473]
INFO: [Synth 8-6157] synthesizing module 'divideby8' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:374]
INFO: [Synth 8-6155] done synthesizing module 'divideby8' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:374]
INFO: [Synth 8-6157] synthesizing module 'wordwise_bram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:913]
INFO: [Synth 8-6155] done synthesizing module 'wordwise_bram' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:913]
INFO: [Synth 8-6157] synthesizing module 'wordwise_bram_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:995]
INFO: [Synth 8-6155] done synthesizing module 'wordwise_bram_2' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:995]
INFO: [Synth 8-6157] synthesizing module 'softmax' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1092]
INFO: [Synth 8-6157] synthesizing module 'mode1_max_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1807]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2265]
WARNING: [Synth 8-3848] Net unordered in module/entity comparator does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2285]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2265]
INFO: [Synth 8-6155] done synthesizing module 'mode1_max_tree' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1807]
INFO: [Synth 8-6157] synthesizing module 'mode2_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1930]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_addsub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2204]
WARNING: [Synth 8-3848] Net flags in module/entity fixed_point_addsub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_addsub' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2204]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1953]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1954]
INFO: [Synth 8-6155] done synthesizing module 'mode2_sub' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1930]
INFO: [Synth 8-6157] synthesizing module 'mode3_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1970]
INFO: [Synth 8-6157] synthesizing module 'expunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3016]
INFO: [Synth 8-6157] synthesizing module 'ExpLUT' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3079]
INFO: [Synth 8-6155] done synthesizing module 'ExpLUT' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3079]
WARNING: [Synth 8-3848] Net status in module/entity expunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3024]
INFO: [Synth 8-6155] done synthesizing module 'expunit' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3016]
INFO: [Synth 8-6155] done synthesizing module 'mode3_exp' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1970]
INFO: [Synth 8-6157] synthesizing module 'mode4_adder_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2008]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode4_adder_tree does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2097]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode4_adder_tree does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2098]
INFO: [Synth 8-6155] done synthesizing module 'mode4_adder_tree' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2008]
INFO: [Synth 8-6157] synthesizing module 'mode5_ln' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2116]
INFO: [Synth 8-6157] synthesizing module 'logunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2379]
INFO: [Synth 8-6157] synthesizing module 'int_to_float_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2539]
INFO: [Synth 8-6157] synthesizing module 'align' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2569]
INFO: [Synth 8-6155] done synthesizing module 'align' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2569]
INFO: [Synth 8-6157] synthesizing module 'lzc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'lzc' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2593]
INFO: [Synth 8-6157] synthesizing module 'sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2624]
INFO: [Synth 8-6155] done synthesizing module 'sub' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2624]
INFO: [Synth 8-6157] synthesizing module 'sub2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2632]
INFO: [Synth 8-6155] done synthesizing module 'sub2' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2632]
INFO: [Synth 8-6157] synthesizing module 'am_shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2640]
INFO: [Synth 8-6155] done synthesizing module 'am_shift' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2640]
INFO: [Synth 8-6157] synthesizing module 'exception' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2648]
INFO: [Synth 8-6155] done synthesizing module 'exception' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2648]
INFO: [Synth 8-6157] synthesizing module 'final_out' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2682]
INFO: [Synth 8-6155] done synthesizing module 'final_out' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2682]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float_fp16' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2539]
INFO: [Synth 8-6157] synthesizing module 'FPLUT1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2702]
INFO: [Synth 8-6155] done synthesizing module 'FPLUT1' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2702]
INFO: [Synth 8-6157] synthesizing module 'FP8LUT2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2744]
INFO: [Synth 8-6155] done synthesizing module 'FP8LUT2' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2744]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3241]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3544]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3544]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3608]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3661]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3661]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3740]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3740]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3784]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3784]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3829]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3829]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3889]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3915]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3917]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3919]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3889]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3949]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3949]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:4004]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:4004]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:4076]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:4076]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3241]
INFO: [Synth 8-6157] synthesizing module 'float_to_int_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2445]
INFO: [Synth 8-6157] synthesizing module 'align_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'align_t' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2468]
INFO: [Synth 8-6157] synthesizing module 'sub_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2484]
INFO: [Synth 8-6155] done synthesizing module 'sub_t' (40#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2484]
INFO: [Synth 8-6157] synthesizing module 'am_shift_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2492]
INFO: [Synth 8-6155] done synthesizing module 'am_shift_t' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2492]
INFO: [Synth 8-6157] synthesizing module 'two_comp_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2509]
INFO: [Synth 8-6155] done synthesizing module 'two_comp_t' (42#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2509]
INFO: [Synth 8-6157] synthesizing module 'final_out_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2518]
INFO: [Synth 8-6155] done synthesizing module 'final_out_t' (43#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2518]
INFO: [Synth 8-6155] done synthesizing module 'float_to_int_fp16' (44#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2445]
WARNING: [Synth 8-3848] Net status in module/entity logunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2383]
INFO: [Synth 8-6155] done synthesizing module 'logunit' (45#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2379]
INFO: [Synth 8-6155] done synthesizing module 'mode5_ln' (46#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2116]
INFO: [Synth 8-6157] synthesizing module 'mode6_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2127]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode6_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2151]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode6_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2151]
INFO: [Synth 8-6155] done synthesizing module 'mode6_sub' (47#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2127]
INFO: [Synth 8-6157] synthesizing module 'mode7_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2164]
INFO: [Synth 8-6155] done synthesizing module 'mode7_exp' (48#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2164]
INFO: [Synth 8-6155] done synthesizing module 'softmax' (49#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:1092]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:580]
	Parameter arraysize bound to: 512 - type: integer 
	Parameter vectdepth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul_32' (50#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:580]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:635]
	Parameter arraysize bound to: 512 - type: integer 
	Parameter vectdepth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_32' (51#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:635]
INFO: [Synth 8-6157] synthesizing module 'dpram_small' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:858]
INFO: [Synth 8-6155] done synthesizing module 'dpram_small' (52#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:858]
WARNING: [Synth 8-689] width (512) of port connection 'address_b' does not match port width (9) of module 'dpram_small' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:186]
WARNING: [Synth 8-6014] Unused sequential element strt_softmulv_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:317]
WARNING: [Synth 8-6014] Unused sequential element mvm_complete_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:356]
INFO: [Synth 8-6155] done synthesizing module 'attention' (53#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:44]
WARNING: [Synth 8-3331] design vecmat_mul_32 has unconnected port reset
WARNING: [Synth 8-3331] design expunit has unconnected port status[7]
WARNING: [Synth 8-3331] design expunit has unconnected port status[6]
WARNING: [Synth 8-3331] design expunit has unconnected port status[5]
WARNING: [Synth 8-3331] design expunit has unconnected port status[4]
WARNING: [Synth 8-3331] design expunit has unconnected port status[3]
WARNING: [Synth 8-3331] design expunit has unconnected port status[2]
WARNING: [Synth 8-3331] design expunit has unconnected port status[1]
WARNING: [Synth 8-3331] design expunit has unconnected port status[0]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[4]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[3]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[2]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[1]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[0]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port clk
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port rst
WARNING: [Synth 8-3331] design final_out has unconnected port z_m[10]
WARNING: [Synth 8-3331] design logunit has unconnected port status[7]
WARNING: [Synth 8-3331] design logunit has unconnected port status[6]
WARNING: [Synth 8-3331] design logunit has unconnected port status[5]
WARNING: [Synth 8-3331] design logunit has unconnected port status[4]
WARNING: [Synth 8-3331] design logunit has unconnected port status[3]
WARNING: [Synth 8-3331] design logunit has unconnected port status[2]
WARNING: [Synth 8-3331] design logunit has unconnected port status[1]
WARNING: [Synth 8-3331] design logunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port reset
WARNING: [Synth 8-3331] design comparator has unconnected port unordered
WARNING: [Synth 8-3331] design vecmat_mul has unconnected port reset
WARNING: [Synth 8-3331] design attention has unconnected port wren_qkv_ext[2]
WARNING: [Synth 8-3331] design attention has unconnected port wren_qkv_ext[1]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[511]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[510]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[509]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[508]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[507]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[506]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[505]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[504]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[503]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[502]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[501]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[500]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[499]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[498]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[497]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[496]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[495]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[494]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[493]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[492]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[491]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[490]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[489]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[488]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[487]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[486]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[485]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[484]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[483]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[482]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[481]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[480]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[479]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[478]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[477]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[476]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[475]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[474]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[473]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[472]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[471]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[470]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[469]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[468]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[467]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[466]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[465]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[464]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[463]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[462]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[461]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[460]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[459]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[458]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[457]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[456]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[455]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[454]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[453]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[452]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[451]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[450]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[449]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[448]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[447]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[446]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[445]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[444]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[443]
WARNING: [Synth 8-3331] design attention has unconnected port out_rd_addr[442]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1580.176 ; gain = 106.535 ; free physical = 243329 ; free virtual = 305970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.176 ; gain = 106.535 ; free physical = 243317 ; free virtual = 305958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.176 ; gain = 114.535 ; free physical = 243315 ; free virtual = 305956
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "q0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "q0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "q1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2233]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2233]
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3816]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpin_f_reg_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2403]
INFO: [Synth 8-4471] merging register 'k_en_reg' into 'q_en_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:120]
INFO: [Synth 8-4471] merging register 'dummyin_k_reg[1023:0]' into 'dummyin_q_reg[1023:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:120]
INFO: [Synth 8-4471] merging register 'dummyin_buf34_reg[511:0]' into 'dummyin_v_reg[511:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:152]
INFO: [Synth 8-4471] merging register 'v_en_reg' into 'q_en_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:121]
INFO: [Synth 8-4471] merging register 'wren_b_reg' into 'q_en_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:186]
INFO: [Synth 8-5546] ROM "q_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "word_we0_12" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_addr_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "buff_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_we0_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wr_addr_34" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rd_addr_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strt_out_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'eq_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2302]
WARNING: [Synth 8-327] inferring latch for variable 'lt_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2303]
WARNING: [Synth 8-327] inferring latch for variable 'gt_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:2304]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:3913]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.098 ; gain = 190.457 ; free physical = 243138 ; free virtual = 305758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |wordwise_bram_2__GB0 |           1|     32365|
|2     |wordwise_bram_2__GB1 |           1|     15407|
|3     |attention__GCB0      |           1|     17674|
|4     |attention__GCB1      |           1|      4584|
|5     |attention__GCB2      |           1|     22671|
+------+---------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 16    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 407   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 5     
	              512 Bit    Registers := 6     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 193   
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 427   
+---RAMs : 
	              32K Bit         RAMs := 3     
	               8K Bit         RAMs := 1     
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input    512 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 120   
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 357   
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 9     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module attention 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module wordwise_bram_2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   3 Input    512 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 120   
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module dpram__1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module dpram_t 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module signedmul__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module wordwise_bram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module qadd2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module dpram_small 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module qadd2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
Module signedmul__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module comparator__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module comparator__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module comparator__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module mode1_max_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module expunit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fixed_point_addsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module mode4_adder_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sub2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module exception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module final_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module align_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module sub_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module am_shift_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module two_comp_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module final_out_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
Module logunit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
Module fixed_point_addsub__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module expunit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module expunit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 33    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
INFO: [Synth 8-4471] merging register 'word_count_reg[1:0]' into 'word_count_reg[1:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:213]
INFO: [Synth 8-5546] ROM "word_we0_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "word_we0_12" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "wr_addr_34" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
DSP Report: Generating DSP exp0/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/a_comp_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/Mult_out_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator exp0/Mult_out1 is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: Generating DSP exp1/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/a_comp_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/Mult_out_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator exp1/Mult_out1 is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: Generating DSP exp2/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/a_comp_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/Mult_out_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator exp2/Mult_out1 is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: Generating DSP exp3/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/a_comp_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/Mult_out_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator exp3/Mult_out1 is absorbed into DSP exp3/Mult_out_reg_reg.
INFO: [Synth 8-5546] ROM "ln/int_float/dut_exception/p_0_in" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP exp0/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/a_comp_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/Mult_out_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator exp0/Mult_out1 is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: Generating DSP exp1/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/a_comp_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/Mult_out_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator exp1/Mult_out1 is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: Generating DSP exp2/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/a_comp_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/Mult_out_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator exp2/Mult_out1 is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: Generating DSP exp3/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/a_comp_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/Mult_out_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator exp3/Mult_out1 is absorbed into DSP exp3/Mult_out_reg_reg.
INFO: [Synth 8-4471] merging register 'soft_word_count_reg[4:0]' into 'soft_word_count_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v:314]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal Q/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal K/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal V/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal in_buffer12/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal out_ram/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_q_reg[95] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[12]' (FDE) to 'i_1/wr_data_12_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[13]' (FDE) to 'i_1/wr_data_12_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[14]' (FDE) to 'i_1/wr_data_12_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[28]' (FDE) to 'i_1/wr_data_12_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[29]' (FDE) to 'i_1/wr_data_12_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[30]' (FDE) to 'i_1/wr_data_12_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[0]' (FDRE) to 'i_1/dummyin_buf12_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[1]' (FDRE) to 'i_1/dummyin_buf12_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[2]' (FDRE) to 'i_1/dummyin_buf12_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[3]' (FDRE) to 'i_1/dummyin_buf12_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[4]' (FDRE) to 'i_1/dummyin_buf12_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[5]' (FDRE) to 'i_1/dummyin_buf12_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[6]' (FDRE) to 'i_1/dummyin_buf12_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[7]' (FDRE) to 'i_1/dummyin_buf12_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[8]' (FDRE) to 'i_1/dummyin_buf12_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[9]' (FDRE) to 'i_1/dummyin_buf12_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[10]' (FDRE) to 'i_1/dummyin_buf12_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[11]' (FDRE) to 'i_1/dummyin_buf12_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[12]' (FDRE) to 'i_1/dummyin_buf12_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[13]' (FDRE) to 'i_1/dummyin_buf12_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[14]' (FDRE) to 'i_1/dummyin_buf12_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[15]' (FDRE) to 'i_1/dummyin_buf12_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[16]' (FDRE) to 'i_1/dummyin_buf12_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[17]' (FDRE) to 'i_1/dummyin_buf12_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[18]' (FDRE) to 'i_1/dummyin_buf12_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[19]' (FDRE) to 'i_1/dummyin_buf12_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[20]' (FDRE) to 'i_1/dummyin_buf12_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[21]' (FDRE) to 'i_1/dummyin_buf12_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[22]' (FDRE) to 'i_1/dummyin_buf12_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[23]' (FDRE) to 'i_1/dummyin_buf12_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[24]' (FDRE) to 'i_1/dummyin_buf12_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[25]' (FDRE) to 'i_1/dummyin_buf12_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[26]' (FDRE) to 'i_1/dummyin_buf12_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[27]' (FDRE) to 'i_1/dummyin_buf12_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[28]' (FDRE) to 'i_1/dummyin_buf12_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[29]' (FDRE) to 'i_1/dummyin_buf12_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[30]' (FDRE) to 'i_1/dummyin_buf12_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[31]' (FDRE) to 'i_1/dummyin_buf12_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[44]' (FDE) to 'i_1/wr_data_12_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[45]' (FDE) to 'i_1/wr_data_12_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[46]' (FDE) to 'i_1/wr_data_12_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[60]' (FDE) to 'i_1/wr_data_12_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[61]' (FDE) to 'i_1/wr_data_12_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_1/wr_data_12_reg[62]' (FDE) to 'i_1/wr_data_12_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[32]' (FDRE) to 'i_1/dummyin_buf12_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[33]' (FDRE) to 'i_1/dummyin_buf12_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[34]' (FDRE) to 'i_1/dummyin_buf12_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[35]' (FDRE) to 'i_1/dummyin_buf12_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[36]' (FDRE) to 'i_1/dummyin_buf12_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[37]' (FDRE) to 'i_1/dummyin_buf12_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[38]' (FDRE) to 'i_1/dummyin_buf12_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[39]' (FDRE) to 'i_1/dummyin_buf12_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[40]' (FDRE) to 'i_1/dummyin_buf12_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[41]' (FDRE) to 'i_1/dummyin_buf12_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[42]' (FDRE) to 'i_1/dummyin_buf12_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[43]' (FDRE) to 'i_1/dummyin_buf12_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[44]' (FDRE) to 'i_1/dummyin_buf12_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[45]' (FDRE) to 'i_1/dummyin_buf12_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[46]' (FDRE) to 'i_1/dummyin_buf12_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[47]' (FDRE) to 'i_1/dummyin_buf12_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[48]' (FDRE) to 'i_1/dummyin_buf12_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[49]' (FDRE) to 'i_1/dummyin_buf12_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[50]' (FDRE) to 'i_1/dummyin_buf12_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[51]' (FDRE) to 'i_1/dummyin_buf12_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[52]' (FDRE) to 'i_1/dummyin_buf12_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[53]' (FDRE) to 'i_1/dummyin_buf12_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[54]' (FDRE) to 'i_1/dummyin_buf12_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[55]' (FDRE) to 'i_1/dummyin_buf12_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[56]' (FDRE) to 'i_1/dummyin_buf12_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[57]' (FDRE) to 'i_1/dummyin_buf12_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[58]' (FDRE) to 'i_1/dummyin_buf12_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[59]' (FDRE) to 'i_1/dummyin_buf12_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[60]' (FDRE) to 'i_1/dummyin_buf12_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[61]' (FDRE) to 'i_1/dummyin_buf12_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[62]' (FDRE) to 'i_1/dummyin_buf12_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/dummyin_buf12_reg[63]' (FDRE) to 'i_1/word_we1_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we1_12_reg[0]' (FDRE) to 'i_1/word_we1_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we1_12_reg[1]' (FDRE) to 'i_1/word_we1_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we1_12_reg[2]' (FDRE) to 'i_1/word_we1_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[0]' (FDS) to 'i_1/word_we0_34_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[1]' (FDS) to 'i_1/word_we0_34_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[2]' (FDS) to 'i_1/word_we0_34_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[4]' (FDR) to 'i_1/word_we0_34_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[5]' (FDR) to 'i_1/word_we0_34_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[6]' (FDR) to 'i_1/word_we0_34_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[8]' (FDR) to 'i_1/word_we0_34_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[9]' (FDR) to 'i_1/word_we0_34_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[10]' (FDR) to 'i_1/word_we0_34_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[12]' (FDR) to 'i_1/word_we0_34_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[13]' (FDR) to 'i_1/word_we0_34_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[14]' (FDR) to 'i_1/word_we0_34_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[16]' (FDR) to 'i_1/word_we0_34_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[17]' (FDR) to 'i_1/word_we0_34_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[18]' (FDR) to 'i_1/word_we0_34_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[20]' (FDR) to 'i_1/word_we0_34_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[21]' (FDR) to 'i_1/word_we0_34_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[22]' (FDR) to 'i_1/word_we0_34_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[24]' (FDR) to 'i_1/word_we0_34_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[25]' (FDR) to 'i_1/word_we0_34_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/word_we0_34_reg[26]' (FDR) to 'i_1/word_we0_34_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage2/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp1_stage2/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage1/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage0/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage2/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp1_stage2/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage1/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage0/eq_reg) is unused and will be removed from module mode1_max_tree.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1802.656 ; gain = 329.016 ; free physical = 244919 ; free virtual = 307513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|ExpLUT      | exp               | 128x28        | LUT            | 
|FPLUT1      | log               | 32x16         | LUT            | 
|FP8LUT2     | log               | 256x14        | LUT            | 
|mode3_exp   | exp0/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp1/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp2/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp3/lut/exp      | 128x28        | LUT            | 
|mode5_ln    | ln/fxout2_reg_reg | 256x16        | Block RAM      | 
|mode5_ln    | ln/lut1/log       | 32x16         | LUT            | 
|mode7_exp   | exp0/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp1/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp2/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp3/lut/exp      | 128x28        | LUT            | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|attention    | ram_reg             | 2 x 512(READ_FIRST)    | W | R | 2 x 512(READ_FIRST)    | W | R | Port A and B     | 0      | 16     | 
|dpram:       | ram_reg             | 32 x 1024(NO_CHANGE)   | W | R | 32 x 1024(NO_CHANGE)   | W | R | Port A and B     | 1      | 28     | 
|dpram:       | ram_reg             | 32 x 1024(NO_CHANGE)   | W | R | 32 x 1024(NO_CHANGE)   | W | R | Port A and B     | 1      | 28     | 
|dpram_t:     | ram_reg             | 64 x 512(NO_CHANGE)    | W | R | 64 x 512(NO_CHANGE)    | W | R | Port A and B     | 1      | 14     | 
|attention    | in_buffer12/ram_reg | 16 x 64(READ_FIRST)    | W | R | 16 x 64(READ_FIRST)    | W |   | Port A and B     | 0      | 2      | 
|dpram_small: | ram_reg             | 512 x 16(NO_CHANGE)    | W | R | 512 x 16(NO_CHANGE)    | W | R | Port A and B     | 1      | 0      | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34i_3/i_0/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 29 RAM instances of RAM Q/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Q/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 29 RAM instances of RAM K/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/K/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 15 RAM instances of RAM V/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/V/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_0/in_buffer12/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_0/in_buffer12/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/out_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/soft/mode5_ln/lni_7/ln/fxout2_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |wordwise_bram_2__GB0 |           1|        16|
|2     |wordwise_bram_2__GB1 |           1|         8|
|3     |attention__GCB0      |           1|      7753|
|4     |attention__GCB1      |           1|      1862|
|5     |attention__GCB2      |           1|     11674|
+------+---------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1802.656 ; gain = 329.016 ; free physical = 244834 ; free virtual = 307428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|attention    | ram_reg             | 2 x 512(READ_FIRST)    | W | R | 2 x 512(READ_FIRST)    | W | R | Port A and B     | 0      | 16     | 
|dpram:       | ram_reg             | 32 x 1024(NO_CHANGE)   | W | R | 32 x 1024(NO_CHANGE)   | W | R | Port A and B     | 1      | 28     | 
|dpram:       | ram_reg             | 32 x 1024(NO_CHANGE)   | W | R | 32 x 1024(NO_CHANGE)   | W | R | Port A and B     | 1      | 28     | 
|dpram_t:     | ram_reg             | 64 x 512(NO_CHANGE)    | W | R | 64 x 512(NO_CHANGE)    | W | R | Port A and B     | 1      | 14     | 
|attention    | in_buffer12/ram_reg | 16 x 64(READ_FIRST)    | W | R | 16 x 64(READ_FIRST)    | W |   | Port A and B     | 0      | 2      | 
|dpram_small: | ram_reg             | 512 x 16(NO_CHANGE)    | W | R | 512 x 16(NO_CHANGE)    | W | R | Port A and B     | 1      | 0      | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |wordwise_bram_2__GB0 |           1|        16|
|2     |wordwise_bram_2__GB1 |           1|         8|
|3     |attention__GCB0      |           1|      7753|
|4     |attention__GCB1      |           1|      1862|
|5     |attention__GCB2      |           1|     11674|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance out_buffer34/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1817.203 ; gain = 343.562 ; free physical = 244526 ; free virtual = 307153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[1] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[2] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[3] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[4] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[5] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[6] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[7] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[8] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[9] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[10] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub0_reg_reg[11] is being inverted and renamed to soft/mode2_outp_sub0_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[1] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[2] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[3] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[4] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[5] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[6] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[7] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[8] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[9] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[10] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub1_reg_reg[11] is being inverted and renamed to soft/mode2_outp_sub1_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[1] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[2] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[3] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[4] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[5] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[6] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[7] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[8] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[9] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[10] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub2_reg_reg[11] is being inverted and renamed to soft/mode2_outp_sub2_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[1] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[2] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[3] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[4] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[5] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[6] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[7] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[8] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[9] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[10] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode2_outp_sub3_reg_reg[11] is being inverted and renamed to soft/mode2_outp_sub3_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode5_outp_log_reg_reg[3] is being inverted and renamed to soft/mode5_outp_log_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode5_outp_log_reg_reg[11] is being inverted and renamed to soft/mode5_outp_log_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode5_outp_log_reg_reg[12] is being inverted and renamed to soft/mode5_outp_log_reg_reg[12]_inv.
INFO: [Synth 8-5365] Flop soft/mode5_outp_log_reg_reg[15] is being inverted and renamed to soft/mode5_outp_log_reg_reg[15]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[1] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[2] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[3] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[4] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[5] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[6] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[7] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[8] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[9] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[10] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub0_reg_reg[11] is being inverted and renamed to soft/mode6_outp_logsub0_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[1] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[2] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[3] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[4] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[5] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[6] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[7] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[8] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[9] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[10] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub1_reg_reg[11] is being inverted and renamed to soft/mode6_outp_logsub1_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[1] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[2] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[3] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[4] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[5] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[6] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[7] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[8] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[9] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[10] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub2_reg_reg[11] is being inverted and renamed to soft/mode6_outp_logsub2_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[1] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[2] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[3] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[4] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[5] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[6] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[7] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[8] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[9] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[10] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop soft/mode6_outp_logsub3_reg_reg[11] is being inverted and renamed to soft/mode6_outp_logsub3_reg_reg[11]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244465 ; free virtual = 307093
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244455 ; free virtual = 307082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244447 ; free virtual = 307075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244446 ; free virtual = 307074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244444 ; free virtual = 307072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244441 ; free virtual = 307069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|attention   | soft/mode5_ln/ln/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1770|
|2     |DSP48E1  |   104|
|3     |LUT1     |  1903|
|4     |LUT2     |  4345|
|5     |LUT3     |    88|
|6     |LUT4     |  1625|
|7     |LUT5     |   219|
|8     |LUT6     |  1310|
|9     |MUXF7    |   138|
|10    |RAMB18E1 |     5|
|11    |RAMB36E1 |    88|
|12    |SRL16E   |     1|
|13    |FDRE     |  2597|
|14    |FDSE     |    95|
|15    |LD       |    13|
|16    |LDC      |     4|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+-------------------------+------+
|      |Instance                  |Module                   |Cells |
+------+--------------------------+-------------------------+------+
|1     |top                       |                         | 14305|
|2     |  K                       |dpram                    |  1245|
|3     |  Q                       |dpram_0                  |  1245|
|4     |  V                       |dpram_t                  |   623|
|5     |  in_buffer12             |wordwise_bram            |   232|
|6     |  out_buffer34            |wordwise_bram_2          |   624|
|7     |  out_ram                 |dpram_small              |     1|
|8     |  qk_acc                  |vecmat_add               |  1556|
|9     |    Add_u1                |qadd2_122                |    60|
|10    |    Add_u11               |qadd2_123                |    60|
|11    |    Add_u13               |qadd2_124                |    60|
|12    |    Add_u15               |qadd2_125                |    60|
|13    |    Add_u17               |qadd2_126                |    60|
|14    |    Add_u19               |qadd2_127                |    60|
|15    |    Add_u21               |qadd2_128                |    60|
|16    |    Add_u23               |qadd2_129                |    60|
|17    |    Add_u25               |qadd2_130                |    60|
|18    |    Add_u27               |qadd2_131                |    60|
|19    |    Add_u29               |qadd2_132                |    60|
|20    |    Add_u3                |qadd2_133                |    60|
|21    |    Add_u31               |qadd2_134                |    60|
|22    |    Add_u5                |qadd2_135                |    60|
|23    |    Add_u61               |qadd2_136                |   300|
|24    |    Add_u7                |qadd2_137                |    60|
|25    |    Add_u9                |qadd2_138                |    60|
|26    |  qk_mul                  |vecmat_mul               |  2080|
|27    |    mult_u0               |signedmul_58             |    40|
|28    |    mult_u1               |signedmul_59             |    25|
|29    |    mult_u10              |signedmul_60             |    40|
|30    |    mult_u11              |signedmul_61             |    25|
|31    |    mult_u12              |signedmul_62             |    40|
|32    |    mult_u13              |signedmul_63             |    25|
|33    |    mult_u14              |signedmul_64             |    40|
|34    |    mult_u15              |signedmul_65             |    25|
|35    |    mult_u16              |signedmul_66             |    40|
|36    |    mult_u17              |signedmul_67             |    25|
|37    |    mult_u18              |signedmul_68             |    40|
|38    |    mult_u19              |signedmul_69             |    25|
|39    |    mult_u2               |signedmul_70             |    40|
|40    |    mult_u20              |signedmul_71             |    40|
|41    |    mult_u21              |signedmul_72             |    25|
|42    |    mult_u22              |signedmul_73             |    40|
|43    |    mult_u23              |signedmul_74             |    25|
|44    |    mult_u24              |signedmul_75             |    40|
|45    |    mult_u25              |signedmul_76             |    25|
|46    |    mult_u26              |signedmul_77             |    40|
|47    |    mult_u27              |signedmul_78             |    25|
|48    |    mult_u28              |signedmul_79             |    40|
|49    |    mult_u29              |signedmul_80             |    25|
|50    |    mult_u3               |signedmul_81             |    25|
|51    |    mult_u30              |signedmul_82             |    40|
|52    |    mult_u31              |signedmul_83             |    25|
|53    |    mult_u32              |signedmul_84             |    40|
|54    |    mult_u33              |signedmul_85             |    25|
|55    |    mult_u34              |signedmul_86             |    40|
|56    |    mult_u35              |signedmul_87             |    25|
|57    |    mult_u36              |signedmul_88             |    40|
|58    |    mult_u37              |signedmul_89             |    25|
|59    |    mult_u38              |signedmul_90             |    40|
|60    |    mult_u39              |signedmul_91             |    25|
|61    |    mult_u4               |signedmul_92             |    40|
|62    |    mult_u40              |signedmul_93             |    40|
|63    |    mult_u41              |signedmul_94             |    25|
|64    |    mult_u42              |signedmul_95             |    40|
|65    |    mult_u43              |signedmul_96             |    25|
|66    |    mult_u44              |signedmul_97             |    40|
|67    |    mult_u45              |signedmul_98             |    25|
|68    |    mult_u46              |signedmul_99             |    40|
|69    |    mult_u47              |signedmul_100            |    25|
|70    |    mult_u48              |signedmul_101            |    40|
|71    |    mult_u49              |signedmul_102            |    25|
|72    |    mult_u5               |signedmul_103            |    25|
|73    |    mult_u50              |signedmul_104            |    40|
|74    |    mult_u51              |signedmul_105            |    25|
|75    |    mult_u52              |signedmul_106            |    40|
|76    |    mult_u53              |signedmul_107            |    25|
|77    |    mult_u54              |signedmul_108            |    40|
|78    |    mult_u55              |signedmul_109            |    25|
|79    |    mult_u56              |signedmul_110            |    40|
|80    |    mult_u57              |signedmul_111            |    25|
|81    |    mult_u58              |signedmul_112            |    40|
|82    |    mult_u59              |signedmul_113            |    25|
|83    |    mult_u6               |signedmul_114            |    40|
|84    |    mult_u60              |signedmul_115            |    40|
|85    |    mult_u61              |signedmul_116            |    25|
|86    |    mult_u62              |signedmul_117            |    40|
|87    |    mult_u63              |signedmul_118            |    25|
|88    |    mult_u7               |signedmul_119            |    25|
|89    |    mult_u8               |signedmul_120            |    40|
|90    |    mult_u9               |signedmul_121            |    25|
|91    |  rv_acc                  |vecmat_add_32            |   764|
|92    |    Add_u1                |qadd2                    |    60|
|93    |    Add_u11               |qadd2_50                 |    60|
|94    |    Add_u13               |qadd2_51                 |    60|
|95    |    Add_u15               |qadd2_52                 |    60|
|96    |    Add_u3                |qadd2_53                 |    60|
|97    |    Add_u5                |qadd2_54                 |    60|
|98    |    Add_u57               |qadd2_55                 |   140|
|99    |    Add_u7                |qadd2_56                 |    60|
|100   |    Add_u9                |qadd2_57                 |    60|
|101   |  rv_mul                  |vecmat_mul_32            |  1040|
|102   |    mult_u0               |signedmul                |    40|
|103   |    mult_u1               |signedmul_19             |    25|
|104   |    mult_u10              |signedmul_20             |    40|
|105   |    mult_u11              |signedmul_21             |    25|
|106   |    mult_u12              |signedmul_22             |    40|
|107   |    mult_u13              |signedmul_23             |    25|
|108   |    mult_u14              |signedmul_24             |    40|
|109   |    mult_u15              |signedmul_25             |    25|
|110   |    mult_u16              |signedmul_26             |    40|
|111   |    mult_u17              |signedmul_27             |    25|
|112   |    mult_u18              |signedmul_28             |    40|
|113   |    mult_u19              |signedmul_29             |    25|
|114   |    mult_u2               |signedmul_30             |    40|
|115   |    mult_u20              |signedmul_31             |    40|
|116   |    mult_u21              |signedmul_32             |    25|
|117   |    mult_u22              |signedmul_33             |    40|
|118   |    mult_u23              |signedmul_34             |    25|
|119   |    mult_u24              |signedmul_35             |    40|
|120   |    mult_u25              |signedmul_36             |    25|
|121   |    mult_u26              |signedmul_37             |    40|
|122   |    mult_u27              |signedmul_38             |    25|
|123   |    mult_u28              |signedmul_39             |    40|
|124   |    mult_u29              |signedmul_40             |    25|
|125   |    mult_u3               |signedmul_41             |    25|
|126   |    mult_u30              |signedmul_42             |    40|
|127   |    mult_u31              |signedmul_43             |    25|
|128   |    mult_u4               |signedmul_44             |    40|
|129   |    mult_u5               |signedmul_45             |    25|
|130   |    mult_u6               |signedmul_46             |    40|
|131   |    mult_u7               |signedmul_47             |    25|
|132   |    mult_u8               |signedmul_48             |    40|
|133   |    mult_u9               |signedmul_49             |    25|
|134   |  soft                    |softmax                  |  4168|
|135   |    mode1_max             |mode1_max_tree           |   466|
|136   |      cmp0_stage0         |comparator               |   102|
|137   |      cmp0_stage1         |comparator_16            |   112|
|138   |      cmp0_stage2         |comparator_17            |    25|
|139   |      cmp1_stage2         |comparator_18            |    25|
|140   |    mode3_exp             |mode3_exp                |   568|
|141   |      exp0                |expunit_8                |   142|
|142   |        lut               |ExpLUT_15                |    16|
|143   |      exp1                |expunit_9                |   142|
|144   |        lut               |ExpLUT_14                |    16|
|145   |      exp2                |expunit_10               |   142|
|146   |        lut               |ExpLUT_13                |    16|
|147   |      exp3                |expunit_11               |   142|
|148   |        lut               |ExpLUT_12                |    16|
|149   |    mode4_adder_tree      |mode4_adder_tree         |   275|
|150   |      add0_stage0         |fixed_point_addsub       |    16|
|151   |      add0_stage1         |fixed_point_addsub_7     |    16|
|152   |    mode5_ln              |mode5_ln                 |   460|
|153   |      ln                  |logunit                  |   460|
|154   |        u_FPAddSub        |FPAddSub                 |   301|
|155   |          AlignModule     |FPAddSub_AlignModule     |     2|
|156   |          ExecutionModule |FPAddSub_ExecutionModule |     4|
|157   |          NormalizeShift1 |FPAddSub_NormalizeShift1 |    50|
|158   |    mode7_exp             |mode7_exp                |   568|
|159   |      exp0                |expunit                  |   142|
|160   |        lut               |ExpLUT_6                 |    16|
|161   |      exp1                |expunit_1                |   142|
|162   |        lut               |ExpLUT_5                 |    16|
|163   |      exp2                |expunit_2                |   142|
|164   |        lut               |ExpLUT_4                 |    16|
|165   |      exp3                |expunit_3                |   142|
|166   |        lut               |ExpLUT                   |    16|
+------+--------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244441 ; free virtual = 307069
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.207 ; gain = 343.566 ; free physical = 244442 ; free virtual = 307070
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.211 ; gain = 343.566 ; free physical = 244451 ; free virtual = 307079
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.375 ; gain = 0.000 ; free physical = 243960 ; free virtual = 306597
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 13 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
551 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.375 ; gain = 448.832 ; free physical = 244568 ; free virtual = 307205
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.031 ; gain = 566.656 ; free physical = 246740 ; free virtual = 309383
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.031 ; gain = 0.000 ; free physical = 246742 ; free virtual = 309385
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.043 ; gain = 0.000 ; free physical = 246707 ; free virtual = 309365
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2513.051 ; gain = 24.020 ; free physical = 247328 ; free virtual = 309975
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.312 ; gain = 0.004 ; free physical = 246892 ; free virtual = 309534

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1184d872f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246888 ; free virtual = 309532

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1288d2752

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246664 ; free virtual = 309341
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 240 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f71f897

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246631 ; free virtual = 309307
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fbb99fa5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246547 ; free virtual = 309223
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fbb99fa5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246525 ; free virtual = 309201
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d257fcb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246462 ; free virtual = 309138
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d257fcb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246452 ; free virtual = 309129
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             240  |                                              0  |
|  Constant propagation         |               8  |              17  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246447 ; free virtual = 309123
Ending Logic Optimization Task | Checksum: d257fcb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2638.312 ; gain = 0.000 ; free physical = 246442 ; free virtual = 309119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.987 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 31 Total Ports: 186
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: d18079bf

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245973 ; free virtual = 308651
Ending Power Optimization Task | Checksum: d18079bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3019.473 ; gain = 381.160 ; free physical = 245985 ; free virtual = 308664

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d18079bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245963 ; free virtual = 308641

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245944 ; free virtual = 308623
Ending Netlist Obfuscation Task | Checksum: 107576d88

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245916 ; free virtual = 308595
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.473 ; gain = 381.164 ; free physical = 245890 ; free virtual = 308568
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 107576d88
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module attention ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.987 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245658 ; free virtual = 308337
Running Vector-less Activity Propagation...
Found 2416 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.473 ; gain = 0.000 ; free physical = 245519 ; free virtual = 308197
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3027.477 ; gain = 8.004 ; free physical = 245443 ; free virtual = 308121
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 4115 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 576 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245341 ; free virtual = 308027
Power optimization passes: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3027.477 ; gain = 8.004 ; free physical = 245327 ; free virtual = 308023

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246601 ; free virtual = 309339


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design attention ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 32 accepted clusters 32
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 9 accepted clusters 9

Number of Slice Registers augmented: 0 newly gated: 10 Total: 2694
Number of SRLs augmented: 0  newly gated: 1 Total: 1
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 186
Number of Flops added for Enable Generation: 34

Flops dropped: 0/12 RAMS dropped: 0/32 Clusters dropped: 0/41 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: e904da9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246481 ; free virtual = 309240
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: e904da9d
Power optimization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3027.477 ; gain = 8.004 ; free physical = 246576 ; free virtual = 309337
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 7639104 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 158a13762

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246514 ; free virtual = 309280
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 158a13762

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246509 ; free virtual = 309275
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16f5cf7bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246420 ; free virtual = 309186
INFO: [Opt 31-389] Phase Remap created 2 cells and removed 4 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1ce8897c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246381 ; free virtual = 309147
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               2  |               4  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10ee819d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246430 ; free virtual = 309198

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246440 ; free virtual = 309208
Ending Netlist Obfuscation Task | Checksum: 10ee819d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246438 ; free virtual = 309206
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.477 ; gain = 8.004 ; free physical = 246438 ; free virtual = 309206
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245766 ; free virtual = 308539
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e173f2f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245762 ; free virtual = 308536
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245740 ; free virtual = 308503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 435afeab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245675 ; free virtual = 308436

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: be71ef54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245409 ; free virtual = 308180

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: be71ef54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245417 ; free virtual = 308192
Phase 1 Placer Initialization | Checksum: be71ef54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245418 ; free virtual = 308195

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 113f6740d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245258 ; free virtual = 308073

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246890 ; free virtual = 309954

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f652b2a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246877 ; free virtual = 309950
Phase 2 Global Placement | Checksum: 1876d1269

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246816 ; free virtual = 309916

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1876d1269

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246811 ; free virtual = 309914

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 71e31dec

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246582 ; free virtual = 309686

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11706cc00

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246556 ; free virtual = 309661

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10a077148

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246538 ; free virtual = 309643

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 221e1d974

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246338 ; free virtual = 309444

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13ea2188c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246309 ; free virtual = 309414

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9994950f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246319 ; free virtual = 309424
Phase 3 Detail Placement | Checksum: 9994950f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246317 ; free virtual = 309422

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1503434ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1503434ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246272 ; free virtual = 309378
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1febad499

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246256 ; free virtual = 309362
Phase 4.1 Post Commit Optimization | Checksum: 1febad499

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246249 ; free virtual = 309355

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1febad499

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246246 ; free virtual = 309352

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1febad499

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246231 ; free virtual = 309337

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246231 ; free virtual = 309337
Phase 4.4 Final Placement Cleanup | Checksum: 15430c9a4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246235 ; free virtual = 309341
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15430c9a4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246225 ; free virtual = 309331
Ending Placer Task | Checksum: 6cd7042e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246238 ; free virtual = 309345
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246243 ; free virtual = 309349
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246109 ; free virtual = 309216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246093 ; free virtual = 309204
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245637 ; free virtual = 308763
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246850 ; free virtual = 309963
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b182405 ConstDB: 0 ShapeSum: 51bee029 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_ext[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_ext[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[511]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[511]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[510]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[510]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[509]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[509]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[508]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[508]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[506]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[506]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[505]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[505]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[504]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[504]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wren_qkv_ext[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wren_qkv_ext[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_rd_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1023]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1023]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1022]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1022]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1021]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1021]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1020]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1020]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1019]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1019]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1018]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1018]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1017]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1017]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1016]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1016]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1015]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1015]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1014]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1014]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1013]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1013]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1012]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1012]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1011]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1011]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1010]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1010]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1009]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1009]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[1008]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[1008]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[355]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[355]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[353]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[353]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[352]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[352]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[351]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[351]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[350]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[350]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[339]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[339]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[338]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[338]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[335]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[335]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[334]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[334]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[332]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[332]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[331]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[331]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[330]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[330]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[329]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[329]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[328]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[328]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[325]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[325]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[324]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[324]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[359]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[359]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[358]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[358]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[357]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[357]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[356]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[356]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[313]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[313]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[312]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[312]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[310]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[310]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[307]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[307]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[306]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[306]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[304]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[304]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[301]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[301]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[300]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[300]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[299]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[299]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[298]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[298]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ext[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ext[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e0d809cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245924 ; free virtual = 309287
Post Restoration Checksum: NetGraph: 6a6d7417 NumContArr: 766a95b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e0d809cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245913 ; free virtual = 309277

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e0d809cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245877 ; free virtual = 309241

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e0d809cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245873 ; free virtual = 309238
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d7dca8b6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245793 ; free virtual = 309126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.442  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 195927c91

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245734 ; free virtual = 309068

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c11d2a8e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245329 ; free virtual = 308666

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11efe905e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245501 ; free virtual = 308774
Phase 4 Rip-up And Reroute | Checksum: 11efe905e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245532 ; free virtual = 308808

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11efe905e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245518 ; free virtual = 308800

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11efe905e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245497 ; free virtual = 308783
Phase 5 Delay and Skew Optimization | Checksum: 11efe905e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245490 ; free virtual = 308779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b780717

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245452 ; free virtual = 308782
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b780717

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245442 ; free virtual = 308777
Phase 6 Post Hold Fix | Checksum: 18b780717

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245434 ; free virtual = 308773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.8207 %
  Global Horizontal Routing Utilization  = 4.16253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1141b61d3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245417 ; free virtual = 308770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1141b61d3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245426 ; free virtual = 308785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9bbcef4a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245586 ; free virtual = 308646

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9bbcef4a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245584 ; free virtual = 308644
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245625 ; free virtual = 308685

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245624 ; free virtual = 308684
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245623 ; free virtual = 308683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245613 ; free virtual = 308680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 245505 ; free virtual = 308589
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 247711 ; free virtual = 310747
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3027.477 ; gain = 0.000 ; free physical = 246578 ; free virtual = 309618
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:01:43 2022...
