#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 23:31:56 2022
# Process ID: 61145
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_axis_stream_txfifo_0_2

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6387.102 ; gain = 193.645 ; free physical = 19869 ; free virtual = 26223
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - clk_reset_domain
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - txclk_reset_domain
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- user.org:user:axis_stream_txfifo:2.0 - axis_stream_txfifo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6651.219 ; gain = 0.000 ; free physical = 19788 ; free virtual = 26142
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_M02_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_M01_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'
INFO: [IP_Flow 19-3422] Upgraded design_2_axis_stream_txfifo_0_2 (axis_stream_txfifo_v2.0 2.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_axis_stream_txfifo_0_2'.
WARNING: [IP_Flow 19-4706] Upgraded port 'm00_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'm00_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'm01_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'm01_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'm02_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'm02_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'tx_rstn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_axis_stream_txfifo_0_2' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins axis_stream_txfifo_0/tx_rstn] [get_bd_pins txclk_reset_domain/peripheral_aresetn]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axis_stream_txfifo_0/txclk]
connect_bd_net [get_bd_pins axis_stream_txfifo_0/txclk] [get_bd_pins BiDirChannels_0/txclk]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
set_property name TxFIFO [get_bd_cells axis_stream_txfifo_0]
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6904.621 ; gain = 0.000 ; free physical = 19661 ; free virtual = 26015
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6904.621 ; gain = 0.000 ; free physical = 19648 ; free virtual = 26001
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'tx_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'tx_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
set_property core_revision 45 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 44 to revision 45
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_RxFIFO_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'tx_rstn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_RxFIFO_0' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins RxFIFO/txclk]
connect_bd_net [get_bd_pins RxFIFO/tx_rstn] [get_bd_pins txclk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins RxFIFO/txclk] [get_bd_pins BiDirChannels_0/txclk]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run design_2_xbar_0_synth_1
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6904.621 ; gain = 0.000 ; free physical = 19626 ; free virtual = 25964
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/TxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/TxFIFO/clk
/TxFIFO/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/BiDirChannels_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/BiDirChannels_0/clk
/BiDirChannels_0/txclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /TxFIFO/S00_AXIS(design_2_BiDirChannels_0_0_txclk) and /axi_dma_0/M_AXIS_MM2S(design_2_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6910.879 ; gain = 0.000 ; free physical = 19416 ; free virtual = 25754
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6910.879 ; gain = 0.000 ; free physical = 19396 ; free virtual = 25734
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M01_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M02_AXIS -clock txclk [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. ''/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_axis_stream_txfifo_0_2 from axis_stream_txfifo_v2.0 2.0 to axis_stream_txfifo_v2.0 2.0
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_RxFIFO_0/design_2_RxFIFO_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axis_stream_txfifo_0_2/design_2_axis_stream_txfifo_0_2.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 6324809b45ccd9e3; cache size = 62.402 MB.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd

WARNING: [Project 1-576] IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.xci' in run design_2_xbar_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Thu Mar 31 23:46:50 2022] Launched design_2_xbar_0_synth_1, design_2_RxFIFO_0_synth_1, design_2_BiDirChannels_0_0_synth_1, design_2_axis_stream_txfifo_0_2_synth_1...
Run output will be captured here:
design_2_xbar_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_xbar_0_synth_1/runme.log
design_2_RxFIFO_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
design_2_BiDirChannels_0_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
design_2_axis_stream_txfifo_0_2_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_axis_stream_txfifo_0_2_synth_1/runme.log
[Thu Mar 31 23:46:50 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6969.469 ; gain = 0.000 ; free physical = 19575 ; free virtual = 25922
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 23:48:30 2022...
