// Seed: 3005495055
module module_0 (
    input  uwire id_0#(.id_3(1 | -1)),
    output tri   id_1
);
  logic id_4 = -1'b0 != 1 + -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  tri  id_4,
    output tri1 id_5
);
  wire id_7, id_8;
  localparam id_9 = 1;
  assign id_7 = id_7;
  supply1 id_10, id_11;
  assign id_5 = id_8;
  wire [1 : 1] id_12;
  parameter id_13 = id_9;
  assign id_5  = id_1;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
