
can_103rb2_node_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008758  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000564  08008868  08008868  00009868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dcc  08008dcc  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008dcc  08008dcc  00009dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dd4  08008dd4  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dd4  08008dd4  00009dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008dd8  08008dd8  00009dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008ddc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  200001d4  08008fb0  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  08008fb0  0000a4a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001425c  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033c0  00000000  00000000  0001e459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  00021820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dee  00000000  00000000  00022a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005158  00000000  00000000  0002381e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018596  00000000  00000000  00028976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091efc  00000000  00000000  00040f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2e08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d50  00000000  00000000  000d2e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000d8b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008850 	.word	0x08008850

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008850 	.word	0x08008850

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <MX_CAN_Init>:
  * @retval None
  */
extern CAN_HandleTypeDef hcan;

void MX_CAN_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001116:	4b24      	ldr	r3, [pc, #144]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001118:	4a24      	ldr	r2, [pc, #144]	@ (80011ac <MX_CAN_Init+0x9c>)
 800111a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 800111c:	4b22      	ldr	r3, [pc, #136]	@ (80011a8 <MX_CAN_Init+0x98>)
 800111e:	2209      	movs	r2, #9
 8001120:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001122:	4b21      	ldr	r3, [pc, #132]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001128:	4b1f      	ldr	r3, [pc, #124]	@ (80011a8 <MX_CAN_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 800112e:	4b1e      	ldr	r3, [pc, #120]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001130:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001134:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001136:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001138:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800113c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800113e:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001140:	2200      	movs	r2, #0
 8001142:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001144:	4b18      	ldr	r3, [pc, #96]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001146:	2200      	movs	r2, #0
 8001148:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800114a:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <MX_CAN_Init+0x98>)
 800114c:	2200      	movs	r2, #0
 800114e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001150:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001152:	2200      	movs	r2, #0
 8001154:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001156:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001158:	2200      	movs	r2, #0
 800115a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <MX_CAN_Init+0x98>)
 800115e:	2200      	movs	r2, #0
 8001160:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001162:	4811      	ldr	r0, [pc, #68]	@ (80011a8 <MX_CAN_Init+0x98>)
 8001164:	f001 fa4a 	bl	80025fc <HAL_CAN_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800116e:	f000 fc0b 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filterConfig;
  filterConfig.FilterActivation = ENABLE;
 8001172:	2301      	movs	r3, #1
 8001174:	623b      	str	r3, [r7, #32]
  filterConfig.FilterBank = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  filterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
  filterConfig.FilterIdHigh = 0x0000;
 800117e:	2300      	movs	r3, #0
 8001180:	603b      	str	r3, [r7, #0]
  filterConfig.FilterIdLow = 0x0000;
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
  filterConfig.FilterMaskIdHigh = 0x0000;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterMaskIdLow = 0x0000;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001192:	2301      	movs	r3, #1
 8001194:	61fb      	str	r3, [r7, #28]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 8001196:	463b      	mov	r3, r7
 8001198:	4619      	mov	r1, r3
 800119a:	4803      	ldr	r0, [pc, #12]	@ (80011a8 <MX_CAN_Init+0x98>)
 800119c:	f001 fb29 	bl	80027f2 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	3728      	adds	r7, #40	@ 0x28
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000230 	.word	0x20000230
 80011ac:	40006400 	.word	0x40006400

080011b0 <HAL_CAN_RxFifo0MsgPendingCallback>:
#include <string.h>

extern CAN_HandleTypeDef hcan;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	@ 0x30
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	f107 0214 	add.w	r2, r7, #20
 80011c0:	2100      	movs	r1, #0
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f001 fcf1 	bl	8002baa <HAL_CAN_GetRxMessage>

    handleCANRxMessage(RxHeader.StdId, RxData, RxHeader.DLC);
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	f107 010c 	add.w	r1, r7, #12
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fffe 	bl	80021d4 <handleCANRxMessage>

    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);  // Blink LED when message received
 80011d8:	2120      	movs	r1, #32
 80011da:	4803      	ldr	r0, [pc, #12]	@ (80011e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80011dc:	f002 fb0f 	bl	80037fe <HAL_GPIO_TogglePin>
}
 80011e0:	bf00      	nop
 80011e2:	3730      	adds	r7, #48	@ 0x30
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40010800 	.word	0x40010800

080011ec <sendMotionStatusToNodeA>:
void sendMotionStatusToNodeA(const MotionRaw_T* motion)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08c      	sub	sp, #48	@ 0x30
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox;

    txHeader.IDE = CAN_ID_STD;
 80011f4:	2300      	movs	r3, #0
 80011f6:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;
 80011f8:	2300      	movs	r3, #0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = 8;
 80011fc:	2308      	movs	r3, #8
 80011fe:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Frame 1: ax, ay, az
    txHeader.StdId = 0x400;
 8001200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001204:	61bb      	str	r3, [r7, #24]
    memcpy(txData, &motion->ax, 6); // ax, ay, az
 8001206:	6879      	ldr	r1, [r7, #4]
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	2206      	movs	r2, #6
 800120e:	4618      	mov	r0, r3
 8001210:	f005 faa1 	bl	8006756 <memcpy>
    txData[6] = 0xAA; // marker or padding
 8001214:	23aa      	movs	r3, #170	@ 0xaa
 8001216:	75bb      	strb	r3, [r7, #22]
    txData[7] = 0x55;
 8001218:	2355      	movs	r3, #85	@ 0x55
 800121a:	75fb      	strb	r3, [r7, #23]
    HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 800121c:	f107 030c 	add.w	r3, r7, #12
 8001220:	f107 0210 	add.w	r2, r7, #16
 8001224:	f107 0118 	add.w	r1, r7, #24
 8001228:	480f      	ldr	r0, [pc, #60]	@ (8001268 <sendMotionStatusToNodeA+0x7c>)
 800122a:	f001 fbef 	bl	8002a0c <HAL_CAN_AddTxMessage>

    // Frame 2: gx, gy, gz
    txHeader.StdId = 0x401;
 800122e:	f240 4301 	movw	r3, #1025	@ 0x401
 8001232:	61bb      	str	r3, [r7, #24]
    memcpy(txData, &motion->gx, 6); // gx, gy, gz
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	1d99      	adds	r1, r3, #6
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	2206      	movs	r2, #6
 800123e:	4618      	mov	r0, r3
 8001240:	f005 fa89 	bl	8006756 <memcpy>
    txData[6] = 0xCC;
 8001244:	23cc      	movs	r3, #204	@ 0xcc
 8001246:	75bb      	strb	r3, [r7, #22]
    txData[7] = 0x33;
 8001248:	2333      	movs	r3, #51	@ 0x33
 800124a:	75fb      	strb	r3, [r7, #23]
    HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	f107 0210 	add.w	r2, r7, #16
 8001254:	f107 0118 	add.w	r1, r7, #24
 8001258:	4803      	ldr	r0, [pc, #12]	@ (8001268 <sendMotionStatusToNodeA+0x7c>)
 800125a:	f001 fbd7 	bl	8002a0c <HAL_CAN_AddTxMessage>
}
 800125e:	bf00      	nop
 8001260:	3730      	adds	r7, #48	@ 0x30
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000230 	.word	0x20000230

0800126c <microDelay>:
#include "main.h"
#include "dht.h"
#include <stdio.h>

void microDelay (uint16_t delay)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <microDelay+0x2c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 800127e:	bf00      	nop
 8001280:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <microDelay+0x2c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	429a      	cmp	r2, r3
 800128a:	d3f9      	bcc.n	8001280 <microDelay+0x14>
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	200002ac 	.word	0x200002ac

0800129c <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
  uint8_t a,b;

  for (a=0;a<8;a++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	71fb      	strb	r3, [r7, #7]
 80012a6:	e066      	b.n	8001376 <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 80012a8:	f001 f97a 	bl	80025a0 <HAL_GetTick>
 80012ac:	4603      	mov	r3, r0
 80012ae:	4a36      	ldr	r2, [pc, #216]	@ (8001388 <DHT11_Read+0xec>)
 80012b0:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80012b2:	f001 f975 	bl	80025a0 <HAL_GetTick>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a34      	ldr	r2, [pc, #208]	@ (800138c <DHT11_Read+0xf0>)
 80012ba:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80012bc:	e004      	b.n	80012c8 <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 80012be:	f001 f96f 	bl	80025a0 <HAL_GetTick>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4a31      	ldr	r2, [pc, #196]	@ (800138c <DHT11_Read+0xf0>)
 80012c6:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80012c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012cc:	4830      	ldr	r0, [pc, #192]	@ (8001390 <DHT11_Read+0xf4>)
 80012ce:	f002 fa67 	bl	80037a0 <HAL_GPIO_ReadPin>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d106      	bne.n	80012e6 <DHT11_Read+0x4a>
 80012d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001388 <DHT11_Read+0xec>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	1c9a      	adds	r2, r3, #2
 80012de:	4b2b      	ldr	r3, [pc, #172]	@ (800138c <DHT11_Read+0xf0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d8eb      	bhi.n	80012be <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 80012e6:	2028      	movs	r0, #40	@ 0x28
 80012e8:	f7ff ffc0 	bl	800126c <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 80012ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012f0:	4827      	ldr	r0, [pc, #156]	@ (8001390 <DHT11_Read+0xf4>)
 80012f2:	f002 fa55 	bl	80037a0 <HAL_GPIO_ReadPin>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10e      	bne.n	800131a <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2201      	movs	r2, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	b25b      	sxtb	r3, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	b25a      	sxtb	r2, r3
 800130e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001312:	4013      	ands	r3, r2
 8001314:	b25b      	sxtb	r3, r3
 8001316:	71bb      	strb	r3, [r7, #6]
 8001318:	e00b      	b.n	8001332 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	f1c3 0307 	rsb	r3, r3, #7
 8001320:	2201      	movs	r2, #1
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	b25a      	sxtb	r2, r3
 8001328:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800132c:	4313      	orrs	r3, r2
 800132e:	b25b      	sxtb	r3, r3
 8001330:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001332:	f001 f935 	bl	80025a0 <HAL_GetTick>
 8001336:	4603      	mov	r3, r0
 8001338:	4a13      	ldr	r2, [pc, #76]	@ (8001388 <DHT11_Read+0xec>)
 800133a:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800133c:	f001 f930 	bl	80025a0 <HAL_GetTick>
 8001340:	4603      	mov	r3, r0
 8001342:	4a12      	ldr	r2, [pc, #72]	@ (800138c <DHT11_Read+0xf0>)
 8001344:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001346:	e004      	b.n	8001352 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 8001348:	f001 f92a 	bl	80025a0 <HAL_GetTick>
 800134c:	4603      	mov	r3, r0
 800134e:	4a0f      	ldr	r2, [pc, #60]	@ (800138c <DHT11_Read+0xf0>)
 8001350:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001352:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001356:	480e      	ldr	r0, [pc, #56]	@ (8001390 <DHT11_Read+0xf4>)
 8001358:	f002 fa22 	bl	80037a0 <HAL_GPIO_ReadPin>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <DHT11_Read+0xd4>
 8001362:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <DHT11_Read+0xec>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	1c9a      	adds	r2, r3, #2
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <DHT11_Read+0xf0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	d8eb      	bhi.n	8001348 <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	3301      	adds	r3, #1
 8001374:	71fb      	strb	r3, [r7, #7]
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b07      	cmp	r3, #7
 800137a:	d995      	bls.n	80012a8 <DHT11_Read+0xc>
    }
  }
  return b;
 800137c:	79bb      	ldrb	r3, [r7, #6]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	2000021c 	.word	0x2000021c
 800138c:	20000220 	.word	0x20000220
 8001390:	40010c00 	.word	0x40010c00

08001394 <DHT11_Start>:
uint8_t DHT11_Start (void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 80013aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	2302      	movs	r3, #2
 80013b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	482c      	ldr	r0, [pc, #176]	@ (8001474 <DHT11_Start+0xe0>)
 80013c2:	f002 f869 	bl	8003498 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013cc:	4829      	ldr	r0, [pc, #164]	@ (8001474 <DHT11_Start+0xe0>)
 80013ce:	f002 f9fe 	bl	80037ce <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 80013d2:	2014      	movs	r0, #20
 80013d4:	f001 f8ee 	bl	80025b4 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013de:	4825      	ldr	r0, [pc, #148]	@ (8001474 <DHT11_Start+0xe0>)
 80013e0:	f002 f9f5 	bl	80037ce <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 80013e4:	201e      	movs	r0, #30
 80013e6:	f7ff ff41 	bl	800126c <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 80013ee:	2301      	movs	r3, #1
 80013f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	4619      	mov	r1, r3
 80013f6:	481f      	ldr	r0, [pc, #124]	@ (8001474 <DHT11_Start+0xe0>)
 80013f8:	f002 f84e 	bl	8003498 <HAL_GPIO_Init>
  microDelay (40);
 80013fc:	2028      	movs	r0, #40	@ 0x28
 80013fe:	f7ff ff35 	bl	800126c <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001402:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001406:	481b      	ldr	r0, [pc, #108]	@ (8001474 <DHT11_Start+0xe0>)
 8001408:	f002 f9ca 	bl	80037a0 <HAL_GPIO_ReadPin>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10c      	bne.n	800142c <DHT11_Start+0x98>
  {
    microDelay (80);
 8001412:	2050      	movs	r0, #80	@ 0x50
 8001414:	f7ff ff2a 	bl	800126c <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001418:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800141c:	4815      	ldr	r0, [pc, #84]	@ (8001474 <DHT11_Start+0xe0>)
 800141e:	f002 f9bf 	bl	80037a0 <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <DHT11_Start+0x98>
 8001428:	2301      	movs	r3, #1
 800142a:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 800142c:	f001 f8b8 	bl	80025a0 <HAL_GetTick>
 8001430:	4603      	mov	r3, r0
 8001432:	4a11      	ldr	r2, [pc, #68]	@ (8001478 <DHT11_Start+0xe4>)
 8001434:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8001436:	f001 f8b3 	bl	80025a0 <HAL_GetTick>
 800143a:	4603      	mov	r3, r0
 800143c:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <DHT11_Start+0xe8>)
 800143e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001440:	e004      	b.n	800144c <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 8001442:	f001 f8ad 	bl	80025a0 <HAL_GetTick>
 8001446:	4603      	mov	r3, r0
 8001448:	4a0c      	ldr	r2, [pc, #48]	@ (800147c <DHT11_Start+0xe8>)
 800144a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800144c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001450:	4808      	ldr	r0, [pc, #32]	@ (8001474 <DHT11_Start+0xe0>)
 8001452:	f002 f9a5 	bl	80037a0 <HAL_GPIO_ReadPin>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <DHT11_Start+0xd6>
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <DHT11_Start+0xe4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	1c9a      	adds	r2, r3, #2
 8001462:	4b06      	ldr	r3, [pc, #24]	@ (800147c <DHT11_Start+0xe8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	d8eb      	bhi.n	8001442 <DHT11_Start+0xae>
  }
  return Response;
 800146a:	7dfb      	ldrb	r3, [r7, #23]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40010c00 	.word	0x40010c00
 8001478:	2000021c 	.word	0x2000021c
 800147c:	20000220 	.word	0x20000220

08001480 <MX_GPIO_Init>:
  */

extern UART_HandleTypeDef huart2;

void MX_GPIO_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	f107 0310 	add.w	r3, r7, #16
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001494:	4b2d      	ldr	r3, [pc, #180]	@ (800154c <MX_GPIO_Init+0xcc>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	4a2c      	ldr	r2, [pc, #176]	@ (800154c <MX_GPIO_Init+0xcc>)
 800149a:	f043 0320 	orr.w	r3, r3, #32
 800149e:	6193      	str	r3, [r2, #24]
 80014a0:	4b2a      	ldr	r3, [pc, #168]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	f003 0320 	and.w	r3, r3, #32
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ac:	4b27      	ldr	r3, [pc, #156]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	4a26      	ldr	r2, [pc, #152]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014b2:	f043 0304 	orr.w	r3, r3, #4
 80014b6:	6193      	str	r3, [r2, #24]
 80014b8:	4b24      	ldr	r3, [pc, #144]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c4:	4b21      	ldr	r3, [pc, #132]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a20      	ldr	r2, [pc, #128]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014ca:	f043 0308 	orr.w	r3, r3, #8
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <MX_GPIO_Init+0xcc>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	2102      	movs	r1, #2
 80014e0:	481b      	ldr	r0, [pc, #108]	@ (8001550 <MX_GPIO_Init+0xd0>)
 80014e2:	f002 f974 	bl	80037ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80014e6:	2200      	movs	r2, #0
 80014e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ec:	4819      	ldr	r0, [pc, #100]	@ (8001554 <MX_GPIO_Init+0xd4>)
 80014ee:	f002 f96e 	bl	80037ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014f2:	2302      	movs	r3, #2
 80014f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2302      	movs	r3, #2
 8001500:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 0310 	add.w	r3, r7, #16
 8001506:	4619      	mov	r1, r3
 8001508:	4811      	ldr	r0, [pc, #68]	@ (8001550 <MX_GPIO_Init+0xd0>)
 800150a:	f001 ffc5 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7;
 800150e:	2390      	movs	r3, #144	@ 0x90
 8001510:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	4619      	mov	r1, r3
 8001520:	480b      	ldr	r0, [pc, #44]	@ (8001550 <MX_GPIO_Init+0xd0>)
 8001522:	f001 ffb9 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001526:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800152a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152c:	2301      	movs	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2302      	movs	r3, #2
 8001536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	4619      	mov	r1, r3
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_GPIO_Init+0xd4>)
 8001540:	f001 ffaa 	bl	8003498 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001544:	bf00      	nop
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40021000 	.word	0x40021000
 8001550:	40010800 	.word	0x40010800
 8001554:	40010c00 	.word	0x40010c00

08001558 <MX_I2C1_Init>:
  * @retval None
  */

extern I2C_HandleTypeDef hi2c1;
void MX_I2C1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800155c:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <MX_I2C1_Init+0x50>)
 800155e:	4a13      	ldr	r2, [pc, #76]	@ (80015ac <MX_I2C1_Init+0x54>)
 8001560:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001562:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001564:	4a12      	ldr	r2, [pc, #72]	@ (80015b0 <MX_I2C1_Init+0x58>)
 8001566:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001568:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <MX_I2C1_Init+0x50>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001574:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001576:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800157a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <MX_I2C1_Init+0x50>)
 800157e:	2200      	movs	r2, #0
 8001580:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001588:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <MX_I2C1_Init+0x50>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001590:	2200      	movs	r2, #0
 8001592:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001594:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <MX_I2C1_Init+0x50>)
 8001596:	f002 f94b 	bl	8003830 <HAL_I2C_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015a0:	f000 f9f2 	bl	8001988 <Error_Handler>
  }
}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000258 	.word	0x20000258
 80015ac:	40005400 	.word	0x40005400
 80015b0:	000186a0 	.word	0x000186a0

080015b4 <ISM330DHCX_ReadRaw>:

// ---------- Read Accel + Gyro ----------
extern I2C_HandleTypeDef hi2c1; // or whichever I2C instance you're using

void ISM330DHCX_ReadRaw(MotionRaw_T* motion)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	@ 0x28
 80015b8:	af04      	add	r7, sp, #16
 80015ba:	6078      	str	r0, [r7, #4]
    uint8_t rawData[12]; // 6 bytes accel + 6 bytes gyro

    // Read accelerometer data
    HAL_I2C_Mem_Read(&hi2c1, ISM330_ADDR, ISM330_OUTX_L_A, I2C_MEMADD_SIZE_8BIT, &rawData[0], 6, HAL_MAX_DELAY);
 80015bc:	f04f 33ff 	mov.w	r3, #4294967295
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	2306      	movs	r3, #6
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2301      	movs	r3, #1
 80015ce:	2228      	movs	r2, #40	@ 0x28
 80015d0:	21d4      	movs	r1, #212	@ 0xd4
 80015d2:	4829      	ldr	r0, [pc, #164]	@ (8001678 <ISM330DHCX_ReadRaw+0xc4>)
 80015d4:	f002 fb6a 	bl	8003cac <HAL_I2C_Mem_Read>

    // Read gyroscope data
    HAL_I2C_Mem_Read(&hi2c1, ISM330_ADDR, ISM330_OUTX_L_G, I2C_MEMADD_SIZE_8BIT, &rawData[6], 6, HAL_MAX_DELAY);
 80015d8:	f04f 33ff 	mov.w	r3, #4294967295
 80015dc:	9302      	str	r3, [sp, #8]
 80015de:	2306      	movs	r3, #6
 80015e0:	9301      	str	r3, [sp, #4]
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	3306      	adds	r3, #6
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2301      	movs	r3, #1
 80015ec:	2222      	movs	r2, #34	@ 0x22
 80015ee:	21d4      	movs	r1, #212	@ 0xd4
 80015f0:	4821      	ldr	r0, [pc, #132]	@ (8001678 <ISM330DHCX_ReadRaw+0xc4>)
 80015f2:	f002 fb5b 	bl	8003cac <HAL_I2C_Mem_Read>

    // Convert LSB to int16_t
    motion->ax = (int16_t)(rawData[1] << 8 | rawData[0]);
 80015f6:	7b7b      	ldrb	r3, [r7, #13]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	7b3b      	ldrb	r3, [r7, #12]
 8001600:	b21b      	sxth	r3, r3
 8001602:	4313      	orrs	r3, r2
 8001604:	b21a      	sxth	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	801a      	strh	r2, [r3, #0]
    motion->ay = (int16_t)(rawData[3] << 8 | rawData[2]);
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	b21b      	sxth	r3, r3
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b21a      	sxth	r2, r3
 8001612:	7bbb      	ldrb	r3, [r7, #14]
 8001614:	b21b      	sxth	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b21a      	sxth	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	805a      	strh	r2, [r3, #2]
    motion->az = (int16_t)(rawData[5] << 8 | rawData[4]);
 800161e:	7c7b      	ldrb	r3, [r7, #17]
 8001620:	b21b      	sxth	r3, r3
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	b21a      	sxth	r2, r3
 8001626:	7c3b      	ldrb	r3, [r7, #16]
 8001628:	b21b      	sxth	r3, r3
 800162a:	4313      	orrs	r3, r2
 800162c:	b21a      	sxth	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	809a      	strh	r2, [r3, #4]

    motion->gx = (int16_t)(rawData[7] << 8 | rawData[6]);
 8001632:	7cfb      	ldrb	r3, [r7, #19]
 8001634:	b21b      	sxth	r3, r3
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	b21a      	sxth	r2, r3
 800163a:	7cbb      	ldrb	r3, [r7, #18]
 800163c:	b21b      	sxth	r3, r3
 800163e:	4313      	orrs	r3, r2
 8001640:	b21a      	sxth	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	80da      	strh	r2, [r3, #6]
    motion->gy = (int16_t)(rawData[9] << 8 | rawData[8]);
 8001646:	7d7b      	ldrb	r3, [r7, #21]
 8001648:	b21b      	sxth	r3, r3
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b21a      	sxth	r2, r3
 800164e:	7d3b      	ldrb	r3, [r7, #20]
 8001650:	b21b      	sxth	r3, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	b21a      	sxth	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	811a      	strh	r2, [r3, #8]
    motion->gz = (int16_t)(rawData[11] << 8 | rawData[10]);
 800165a:	7dfb      	ldrb	r3, [r7, #23]
 800165c:	b21b      	sxth	r3, r3
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	7dbb      	ldrb	r3, [r7, #22]
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b21a      	sxth	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	815a      	strh	r2, [r3, #10]
}
 800166e:	bf00      	nop
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000258 	.word	0x20000258

0800167c <ISM330_I2C_Read>:
// ---------- I2C Read/Write ----------
uint8_t ISM330_I2C_Read(uint8_t reg)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af04      	add	r7, sp, #16
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    HAL_I2C_Mem_Read(&hi2c1, ISM330_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	b29a      	uxth	r2, r3
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	9302      	str	r3, [sp, #8]
 8001690:	2301      	movs	r3, #1
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	f107 030f 	add.w	r3, r7, #15
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2301      	movs	r3, #1
 800169c:	21d4      	movs	r1, #212	@ 0xd4
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <ISM330_I2C_Read+0x34>)
 80016a0:	f002 fb04 	bl	8003cac <HAL_I2C_Mem_Read>
    return value;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000258 	.word	0x20000258

080016b4 <ISM330_I2C_Write>:

void ISM330_I2C_Write(uint8_t reg, uint8_t value)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af04      	add	r7, sp, #16
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, ISM330_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2301      	movs	r3, #1
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	1dbb      	adds	r3, r7, #6
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2301      	movs	r3, #1
 80016d8:	21d4      	movs	r1, #212	@ 0xd4
 80016da:	4803      	ldr	r0, [pc, #12]	@ (80016e8 <ISM330_I2C_Write+0x34>)
 80016dc:	f002 f9ec 	bl	8003ab8 <HAL_I2C_Mem_Write>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000258 	.word	0x20000258

080016ec <ISM330_Init>:

// ---------- Init Sensor ----------
void ISM330_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
    uint8_t whoami = ISM330_I2C_Read(ISM330_WHO_AM_I);
 80016f2:	200f      	movs	r0, #15
 80016f4:	f7ff ffc2 	bl	800167c <ISM330_I2C_Read>
 80016f8:	4603      	mov	r3, r0
 80016fa:	71fb      	strb	r3, [r7, #7]
    if (whoami != ISM330_WHO_AM_I_VAL) while(1); // error
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	2b6b      	cmp	r3, #107	@ 0x6b
 8001700:	d001      	beq.n	8001706 <ISM330_Init+0x1a>
 8001702:	bf00      	nop
 8001704:	e7fd      	b.n	8001702 <ISM330_Init+0x16>

    // Accelerometer: 104 Hz, 2g
    ISM330_I2C_Write(ISM330_CTRL1_XL, 0x40);
 8001706:	2140      	movs	r1, #64	@ 0x40
 8001708:	2010      	movs	r0, #16
 800170a:	f7ff ffd3 	bl	80016b4 <ISM330_I2C_Write>

    // Gyroscope: 104 Hz, 250 dps
    ISM330_I2C_Write(ISM330_CTRL2_G, 0x40);
 800170e:	2140      	movs	r1, #64	@ 0x40
 8001710:	2011      	movs	r0, #17
 8001712:	f7ff ffcf 	bl	80016b4 <ISM330_I2C_Write>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b098      	sub	sp, #96	@ 0x60
 8001724:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f000 fee3 	bl	80024f0 <HAL_Init>
  /* USER CODE BEGIN Init */
  MotionRaw_T motion;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172a:	f000 fb6d 	bl	8001e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  Init_All_Peripherals();
 800172e:	f000 f931 	bl	8001994 <Init_All_Peripherals>
  /* USER CODE BEGIN 2 */
  //Start UART peripheral
  uart_send_string("Start Debug: reached point X\r\n");
 8001732:	4881      	ldr	r0, [pc, #516]	@ (8001938 <main+0x218>)
 8001734:	f000 fbfe 	bl	8001f34 <uart_send_string>
  // Start CAN peripheral
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8001738:	4880      	ldr	r0, [pc, #512]	@ (800193c <main+0x21c>)
 800173a:	f001 f923 	bl	8002984 <HAL_CAN_Start>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <main+0x28>
  {
    Error_Handler();
 8001744:	f000 f920 	bl	8001988 <Error_Handler>
  }

  // Enable CAN RX interrupt
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001748:	2102      	movs	r1, #2
 800174a:	487c      	ldr	r0, [pc, #496]	@ (800193c <main+0x21c>)
 800174c:	f001 fb4e 	bl	8002dec <HAL_CAN_ActivateNotification>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <main+0x3a>
  {
    Error_Handler();
 8001756:	f000 f917 	bl	8001988 <Error_Handler>
  }

  // Configure CAN TX Header
  TxHeader.DLC = 8;
 800175a:	4b79      	ldr	r3, [pc, #484]	@ (8001940 <main+0x220>)
 800175c:	2208      	movs	r2, #8
 800175e:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8001760:	4b77      	ldr	r3, [pc, #476]	@ (8001940 <main+0x220>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8001766:	4b76      	ldr	r3, [pc, #472]	@ (8001940 <main+0x220>)
 8001768:	2200      	movs	r2, #0
 800176a:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x321;
 800176c:	4b74      	ldr	r3, [pc, #464]	@ (8001940 <main+0x220>)
 800176e:	f240 3221 	movw	r2, #801	@ 0x321
 8001772:	601a      	str	r2, [r3, #0]

  // Load sample data
  TxData[0] = 0x11;
 8001774:	4b73      	ldr	r3, [pc, #460]	@ (8001944 <main+0x224>)
 8001776:	2211      	movs	r2, #17
 8001778:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0x22;
 800177a:	4b72      	ldr	r3, [pc, #456]	@ (8001944 <main+0x224>)
 800177c:	2222      	movs	r2, #34	@ 0x22
 800177e:	705a      	strb	r2, [r3, #1]
  TxData[2] = 0x33;
 8001780:	4b70      	ldr	r3, [pc, #448]	@ (8001944 <main+0x224>)
 8001782:	2233      	movs	r2, #51	@ 0x33
 8001784:	709a      	strb	r2, [r3, #2]
  TxData[3] = 0x44;
 8001786:	4b6f      	ldr	r3, [pc, #444]	@ (8001944 <main+0x224>)
 8001788:	2244      	movs	r2, #68	@ 0x44
 800178a:	70da      	strb	r2, [r3, #3]
  TxData[4] = 0x55;
 800178c:	4b6d      	ldr	r3, [pc, #436]	@ (8001944 <main+0x224>)
 800178e:	2255      	movs	r2, #85	@ 0x55
 8001790:	711a      	strb	r2, [r3, #4]
  TxData[5] = 0x66;
 8001792:	4b6c      	ldr	r3, [pc, #432]	@ (8001944 <main+0x224>)
 8001794:	2266      	movs	r2, #102	@ 0x66
 8001796:	715a      	strb	r2, [r3, #5]
  TxData[6] = 0x77;
 8001798:	4b6a      	ldr	r3, [pc, #424]	@ (8001944 <main+0x224>)
 800179a:	2277      	movs	r2, #119	@ 0x77
 800179c:	719a      	strb	r2, [r3, #6]
  TxData[7] = 0x88;
 800179e:	4b69      	ldr	r3, [pc, #420]	@ (8001944 <main+0x224>)
 80017a0:	2288      	movs	r2, #136	@ 0x88
 80017a2:	71da      	strb	r2, [r3, #7]
  // Init I2C1 via CubeMX or manually
  ISM330_Init();
 80017a4:	f7ff ffa2 	bl	80016ec <ISM330_Init>
  HAL_TIM_Base_Start(&htim1);
 80017a8:	4867      	ldr	r0, [pc, #412]	@ (8001948 <main+0x228>)
 80017aa:	f003 fd07 	bl	80051bc <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if(DHT11_Start())
 80017ae:	f7ff fdf1 	bl	8001394 <DHT11_Start>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80a2 	beq.w	80018fe <main+0x1de>
	     {
	       RHI = DHT11_Read(); // Relative humidity integral
 80017ba:	f7ff fd6f 	bl	800129c <DHT11_Read>
 80017be:	4603      	mov	r3, r0
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b62      	ldr	r3, [pc, #392]	@ (800194c <main+0x22c>)
 80017c4:	701a      	strb	r2, [r3, #0]
	       RHD = DHT11_Read(); // Relative humidity decimal
 80017c6:	f7ff fd69 	bl	800129c <DHT11_Read>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b60      	ldr	r3, [pc, #384]	@ (8001950 <main+0x230>)
 80017d0:	701a      	strb	r2, [r3, #0]
	       TCI = DHT11_Read(); // Celsius integral
 80017d2:	f7ff fd63 	bl	800129c <DHT11_Read>
 80017d6:	4603      	mov	r3, r0
 80017d8:	461a      	mov	r2, r3
 80017da:	4b5e      	ldr	r3, [pc, #376]	@ (8001954 <main+0x234>)
 80017dc:	701a      	strb	r2, [r3, #0]
	       TCD = DHT11_Read(); // Celsius decimal
 80017de:	f7ff fd5d 	bl	800129c <DHT11_Read>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b5c      	ldr	r3, [pc, #368]	@ (8001958 <main+0x238>)
 80017e8:	701a      	strb	r2, [r3, #0]
	       SUM = DHT11_Read(); // Check sum
 80017ea:	f7ff fd57 	bl	800129c <DHT11_Read>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b5a      	ldr	r3, [pc, #360]	@ (800195c <main+0x23c>)
 80017f4:	701a      	strb	r2, [r3, #0]
	       if (RHI + RHD + TCI + TCD == SUM)
 80017f6:	4b55      	ldr	r3, [pc, #340]	@ (800194c <main+0x22c>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	4b54      	ldr	r3, [pc, #336]	@ (8001950 <main+0x230>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4413      	add	r3, r2
 8001802:	4a54      	ldr	r2, [pc, #336]	@ (8001954 <main+0x234>)
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	4413      	add	r3, r2
 8001808:	4a53      	ldr	r2, [pc, #332]	@ (8001958 <main+0x238>)
 800180a:	7812      	ldrb	r2, [r2, #0]
 800180c:	4413      	add	r3, r2
 800180e:	4a53      	ldr	r2, [pc, #332]	@ (800195c <main+0x23c>)
 8001810:	7812      	ldrb	r2, [r2, #0]
 8001812:	4293      	cmp	r3, r2
 8001814:	d16e      	bne.n	80018f4 <main+0x1d4>
	       {
	         // Can use RHI and TCI for any purposes if whole number only needed
	         tCelsius = (float)TCI + (float)(TCD/10.0);
 8001816:	4b4f      	ldr	r3, [pc, #316]	@ (8001954 <main+0x234>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fa3a 	bl	8000c94 <__aeabi_ui2f>
 8001820:	4604      	mov	r4, r0
 8001822:	4b4d      	ldr	r3, [pc, #308]	@ (8001958 <main+0x238>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fdec 	bl	8000404 <__aeabi_i2d>
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	4b4b      	ldr	r3, [pc, #300]	@ (8001960 <main+0x240>)
 8001832:	f7fe ff7b 	bl	800072c <__aeabi_ddiv>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	f7ff f923 	bl	8000a88 <__aeabi_d2f>
 8001842:	4603      	mov	r3, r0
 8001844:	4619      	mov	r1, r3
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff f974 	bl	8000b34 <__addsf3>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b44      	ldr	r3, [pc, #272]	@ (8001964 <main+0x244>)
 8001852:	601a      	str	r2, [r3, #0]
	         tFahrenheit = tCelsius * 9/5 + 32;
 8001854:	4b43      	ldr	r3, [pc, #268]	@ (8001964 <main+0x244>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4943      	ldr	r1, [pc, #268]	@ (8001968 <main+0x248>)
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fa72 	bl	8000d44 <__aeabi_fmul>
 8001860:	4603      	mov	r3, r0
 8001862:	4942      	ldr	r1, [pc, #264]	@ (800196c <main+0x24c>)
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fb21 	bl	8000eac <__aeabi_fdiv>
 800186a:	4603      	mov	r3, r0
 800186c:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff f95f 	bl	8000b34 <__addsf3>
 8001876:	4603      	mov	r3, r0
 8001878:	461a      	mov	r2, r3
 800187a:	4b3d      	ldr	r3, [pc, #244]	@ (8001970 <main+0x250>)
 800187c:	601a      	str	r2, [r3, #0]
	         RH = (float)RHI + (float)(RHD/10.0);
 800187e:	4b33      	ldr	r3, [pc, #204]	@ (800194c <main+0x22c>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fa06 	bl	8000c94 <__aeabi_ui2f>
 8001888:	4604      	mov	r4, r0
 800188a:	4b31      	ldr	r3, [pc, #196]	@ (8001950 <main+0x230>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7fe fdb8 	bl	8000404 <__aeabi_i2d>
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	4b31      	ldr	r3, [pc, #196]	@ (8001960 <main+0x240>)
 800189a:	f7fe ff47 	bl	800072c <__aeabi_ddiv>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4610      	mov	r0, r2
 80018a4:	4619      	mov	r1, r3
 80018a6:	f7ff f8ef 	bl	8000a88 <__aeabi_d2f>
 80018aa:	4603      	mov	r3, r0
 80018ac:	4619      	mov	r1, r3
 80018ae:	4620      	mov	r0, r4
 80018b0:	f7ff f940 	bl	8000b34 <__addsf3>
 80018b4:	4603      	mov	r3, r0
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001974 <main+0x254>)
 80018ba:	601a      	str	r2, [r3, #0]
	         // Can use tCelsius, tFahrenheit and RH for any purposes
	         char msg[64];
	         snprintf(msg,sizeof(msg),"Temp:%.1fC, Humidity: %.1f%%\r\n",tCelsius,RH);
 80018bc:	4b29      	ldr	r3, [pc, #164]	@ (8001964 <main+0x244>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fdb1 	bl	8000428 <__aeabi_f2d>
 80018c6:	4604      	mov	r4, r0
 80018c8:	460d      	mov	r5, r1
 80018ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001974 <main+0x254>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fdaa 	bl	8000428 <__aeabi_f2d>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	1d38      	adds	r0, r7, #4
 80018da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018de:	e9cd 4500 	strd	r4, r5, [sp]
 80018e2:	4a25      	ldr	r2, [pc, #148]	@ (8001978 <main+0x258>)
 80018e4:	2140      	movs	r1, #64	@ 0x40
 80018e6:	f004 fe2f 	bl	8006548 <sniprintf>
	         uart_send_string(msg);
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	4618      	mov	r0, r3
 80018ee:	f000 fb21 	bl	8001f34 <uart_send_string>
 80018f2:	e002      	b.n	80018fa <main+0x1da>
	       }
	       else
	       {
	    	   uart_send_string("DHT11 checksum error \r\n");
 80018f4:	4821      	ldr	r0, [pc, #132]	@ (800197c <main+0x25c>)
 80018f6:	f000 fb1d 	bl	8001f34 <uart_send_string>
	       }
	       sendTemperatureHumidityMessage();
 80018fa:	f000 fb6d 	bl	8001fd8 <sendTemperatureHumidityMessage>
	     }
	    // Send CAN message
	    if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <main+0x260>)
 8001900:	4a10      	ldr	r2, [pc, #64]	@ (8001944 <main+0x224>)
 8001902:	490f      	ldr	r1, [pc, #60]	@ (8001940 <main+0x220>)
 8001904:	480d      	ldr	r0, [pc, #52]	@ (800193c <main+0x21c>)
 8001906:	f001 f881 	bl	8002a0c <HAL_CAN_AddTxMessage>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <main+0x1f4>
	    {
	      Error_Handler();
 8001910:	f000 f83a 	bl	8001988 <Error_Handler>
	    }
	    uart_send_string("Debug: reached point X\r\n");
 8001914:	481b      	ldr	r0, [pc, #108]	@ (8001984 <main+0x264>)
 8001916:	f000 fb0d 	bl	8001f34 <uart_send_string>
	    ISM330DHCX_ReadRaw(&motion);
 800191a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fe48 	bl	80015b4 <ISM330DHCX_ReadRaw>
	    sendMotionStatusToNodeA(&motion);
 8001924:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fc5f 	bl	80011ec <sendMotionStatusToNodeA>
	    HAL_Delay(1000); // just idle loop
 800192e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001932:	f000 fe3f 	bl	80025b4 <HAL_Delay>
    if(DHT11_Start())
 8001936:	e73a      	b.n	80017ae <main+0x8e>
 8001938:	08008868 	.word	0x08008868
 800193c:	20000230 	.word	0x20000230
 8001940:	200001f0 	.word	0x200001f0
 8001944:	20000208 	.word	0x20000208
 8001948:	200002ac 	.word	0x200002ac
 800194c:	20000214 	.word	0x20000214
 8001950:	20000215 	.word	0x20000215
 8001954:	20000216 	.word	0x20000216
 8001958:	20000217 	.word	0x20000217
 800195c:	20000218 	.word	0x20000218
 8001960:	40240000 	.word	0x40240000
 8001964:	20000224 	.word	0x20000224
 8001968:	41100000 	.word	0x41100000
 800196c:	40a00000 	.word	0x40a00000
 8001970:	20000228 	.word	0x20000228
 8001974:	2000022c 	.word	0x2000022c
 8001978:	08008888 	.word	0x08008888
 800197c:	080088ac 	.word	0x080088ac
 8001980:	20000210 	.word	0x20000210
 8001984:	080088c4 	.word	0x080088c4

08001988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198c:	b672      	cpsid	i
}
 800198e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <Error_Handler+0x8>

08001994 <Init_All_Peripherals>:
 *      Author: Geek
 */

#include "peripherals_init.h"

void Init_All_Peripherals(void) {
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
    MX_GPIO_Init();
 8001998:	f7ff fd72 	bl	8001480 <MX_GPIO_Init>
    MX_CAN_Init();
 800199c:	f7ff fbb8 	bl	8001110 <MX_CAN_Init>
    MX_I2C1_Init();
 80019a0:	f7ff fdda 	bl	8001558 <MX_I2C1_Init>
    MX_USART2_UART_Init();
 80019a4:	f000 fadc 	bl	8001f60 <MX_USART2_UART_Init>
    MX_TIM1_Init();
 80019a8:	f000 fa74 	bl	8001e94 <MX_TIM1_Init>
    SystemClock_Config();
 80019ac:	f000 fa2c 	bl	8001e08 <SystemClock_Config>
}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019ba:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	4a14      	ldr	r2, [pc, #80]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	6193      	str	r3, [r2, #24]
 80019c6:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019dc:	61d3      	str	r3, [r2, #28]
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <HAL_MspInit+0x5c>)
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001a14 <HAL_MspInit+0x60>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <HAL_MspInit+0x60>)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40010000 	.word	0x40010000

08001a18 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <HAL_CAN_MspInit+0x9c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d139      	bne.n	8001aac <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a18      	ldr	r2, [pc, #96]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <HAL_CAN_MspInit+0xa0>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a76:	f107 0310 	add.w	r3, r7, #16
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	480f      	ldr	r0, [pc, #60]	@ (8001abc <HAL_CAN_MspInit+0xa4>)
 8001a7e:	f001 fd0b 	bl	8003498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	4619      	mov	r1, r3
 8001a96:	4809      	ldr	r0, [pc, #36]	@ (8001abc <HAL_CAN_MspInit+0xa4>)
 8001a98:	f001 fcfe 	bl	8003498 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2014      	movs	r0, #20
 8001aa2:	f001 fcc2 	bl	800342a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001aa6:	2014      	movs	r0, #20
 8001aa8:	f001 fcdb 	bl	8003462 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001aac:	bf00      	nop
 8001aae:	3720      	adds	r7, #32
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40006400 	.word	0x40006400
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010800 	.word	0x40010800

08001ac0 <HAL_I2C_MspInit>:
    /* USER CODE END CAN1_MspDeInit 1 */
  }

}
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a15      	ldr	r2, [pc, #84]	@ (8001b30 <HAL_I2C_MspInit+0x70>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d123      	bne.n	8001b28 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae0:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	4a13      	ldr	r2, [pc, #76]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001ae6:	f043 0308 	orr.w	r3, r3, #8
 8001aea:	6193      	str	r3, [r2, #24]
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	f003 0308 	and.w	r3, r3, #8
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001af8:	23c0      	movs	r3, #192	@ 0xc0
 8001afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001afc:	2312      	movs	r3, #18
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480b      	ldr	r0, [pc, #44]	@ (8001b38 <HAL_I2C_MspInit+0x78>)
 8001b0c:	f001 fcc4 	bl	8003498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	4a07      	ldr	r2, [pc, #28]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001b16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b1a:	61d3      	str	r3, [r2, #28]
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_I2C_MspInit+0x74>)
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b28:	bf00      	nop
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40005400 	.word	0x40005400
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40010c00 	.word	0x40010c00

08001b3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc4 <HAL_UART_MspInit+0x88>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d12f      	bne.n	8001bbc <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b5e:	69db      	ldr	r3, [r3, #28]
 8001b60:	4a19      	ldr	r2, [pc, #100]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b66:	61d3      	str	r3, [r2, #28]
 8001b68:	4b17      	ldr	r3, [pc, #92]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b74:	4b14      	ldr	r3, [pc, #80]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	4a13      	ldr	r2, [pc, #76]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b7a:	f043 0304 	orr.w	r3, r3, #4
 8001b7e:	6193      	str	r3, [r2, #24]
 8001b80:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	60bb      	str	r3, [r7, #8]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b94:	2303      	movs	r3, #3
 8001b96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	480b      	ldr	r0, [pc, #44]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001ba0:	f001 fc7a 	bl	8003498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ba4:	2308      	movs	r3, #8
 8001ba6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 0310 	add.w	r3, r7, #16
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001bb8:	f001 fc6e 	bl	8003498 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001bbc:	bf00      	nop
 8001bbe:	3720      	adds	r7, #32
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40004400 	.word	0x40004400
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40010800 	.word	0x40010800

08001bd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a09      	ldr	r2, [pc, #36]	@ (8001c04 <HAL_TIM_Base_MspInit+0x34>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d10b      	bne.n	8001bfa <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001be2:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <HAL_TIM_Base_MspInit+0x38>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	4a08      	ldr	r2, [pc, #32]	@ (8001c08 <HAL_TIM_Base_MspInit+0x38>)
 8001be8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bec:	6193      	str	r3, [r2, #24]
 8001bee:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <HAL_TIM_Base_MspInit+0x38>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001bfa:	bf00      	nop
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr
 8001c04:	40012c00 	.word	0x40012c00
 8001c08:	40021000 	.word	0x40021000

08001c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <NMI_Handler+0x4>

08001c14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <HardFault_Handler+0x4>

08001c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <MemManage_Handler+0x4>

08001c24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <BusFault_Handler+0x4>

08001c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <UsageFault_Handler+0x4>

08001c34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c5c:	f000 fc8e 	bl	800257c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001c68:	4802      	ldr	r0, [pc, #8]	@ (8001c74 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001c6a:	f001 f8e4 	bl	8002e36 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000230 	.word	0x20000230

08001c78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return 1;
 8001c7c:	2301      	movs	r3, #1
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr

08001c86 <_kill>:

int _kill(int pid, int sig)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c90:	f004 fd26 	bl	80066e0 <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2216      	movs	r2, #22
 8001c98:	601a      	str	r2, [r3, #0]
  return -1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <_exit>:

void _exit (int status)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cae:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ffe7 	bl	8001c86 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <_exit+0x12>

08001cbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e00a      	b.n	8001ce4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cce:	f3af 8000 	nop.w
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	b2ca      	uxtb	r2, r1
 8001cdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dbf0      	blt.n	8001cce <_read+0x12>
  }

  return len;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	e009      	b.n	8001d1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	60ba      	str	r2, [r7, #8]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 f94f 	bl	8001fb4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dbf1      	blt.n	8001d08 <_write+0x12>
  }
  return len;
 8001d24:	687b      	ldr	r3, [r7, #4]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <_close>:

int _close(int file)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr

08001d44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d54:	605a      	str	r2, [r3, #4]
  return 0;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bc80      	pop	{r7}
 8001d60:	4770      	bx	lr

08001d62 <_isatty>:

int _isatty(int file)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d6a:	2301      	movs	r3, #1
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr

08001d76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b085      	sub	sp, #20
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	60f8      	str	r0, [r7, #12]
 8001d7e:	60b9      	str	r1, [r7, #8]
 8001d80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
	...

08001d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d98:	4a14      	ldr	r2, [pc, #80]	@ (8001dec <_sbrk+0x5c>)
 8001d9a:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <_sbrk+0x60>)
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da4:	4b13      	ldr	r3, [pc, #76]	@ (8001df4 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d102      	bne.n	8001db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dac:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <_sbrk+0x64>)
 8001dae:	4a12      	ldr	r2, [pc, #72]	@ (8001df8 <_sbrk+0x68>)
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db2:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d207      	bcs.n	8001dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc0:	f004 fc8e 	bl	80066e0 <__errno>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e009      	b.n	8001de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd6:	4b07      	ldr	r3, [pc, #28]	@ (8001df4 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a05      	ldr	r2, [pc, #20]	@ (8001df4 <_sbrk+0x64>)
 8001de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de2:	68fb      	ldr	r3, [r7, #12]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20005000 	.word	0x20005000
 8001df0:	00000400 	.word	0x00000400
 8001df4:	2000033c 	.word	0x2000033c
 8001df8:	200004a0 	.word	0x200004a0

08001dfc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <SystemClock_Config>:
  */
#include "main.h"
#include "systemclock.h"
#include "stm32f1xx_hal.h"
void SystemClock_Config(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b090      	sub	sp, #64	@ 0x40
 8001e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e0e:	f107 0318 	add.w	r3, r7, #24
 8001e12:	2228      	movs	r2, #40	@ 0x28
 8001e14:	2100      	movs	r1, #0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f004 fc0f 	bl	800663a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e32:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e44:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e46:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e4c:	f107 0318 	add.w	r3, r7, #24
 8001e50:	4618      	mov	r0, r3
 8001e52:	f002 fd53 	bl	80048fc <HAL_RCC_OscConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001e5c:	f7ff fd94 	bl	8001988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e60:	230f      	movs	r3, #15
 8001e62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e64:	2302      	movs	r3, #2
 8001e66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2102      	movs	r1, #2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f002 ffc0 	bl	8004e00 <HAL_RCC_ClockConfig>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e86:	f7ff fd7f 	bl	8001988 <Error_Handler>
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	3740      	adds	r7, #64	@ 0x40
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <MX_TIM1_Init>:
#include "stm32f1xx_hal.h"

extern TIM_HandleTypeDef htim1;

void MX_TIM1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9a:	f107 0308 	add.w	r3, r7, #8
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8001f30 <MX_TIM1_Init+0x9c>)
 8001eb4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001eb8:	2247      	movs	r2, #71	@ 0x47
 8001eba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ec4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ec8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eca:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed6:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001edc:	4813      	ldr	r0, [pc, #76]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001ede:	f003 f91d 	bl	800511c <HAL_TIM_Base_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001ee8:	f7ff fd4e 	bl	8001988 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ef2:	f107 0308 	add.w	r3, r7, #8
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480c      	ldr	r0, [pc, #48]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001efa:	f003 f9a9 	bl	8005250 <HAL_TIM_ConfigClockSource>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001f04:	f7ff fd40 	bl	8001988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f10:	463b      	mov	r3, r7
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	@ (8001f2c <MX_TIM1_Init+0x98>)
 8001f16:	f003 fb67 	bl	80055e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f20:	f7ff fd32 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200002ac 	.word	0x200002ac
 8001f30:	40012c00 	.word	0x40012c00

08001f34 <uart_send_string>:

void uart_send_char(char c) {
    while (!(USART2->SR & USART_SR_TXE)); // Wait until TX buffer is empty
    USART2->DR = c;
}
void uart_send_string(const char *str) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7fe f907 	bl	8000150 <strlen>
 8001f42:	4603      	mov	r3, r0
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	4803      	ldr	r0, [pc, #12]	@ (8001f5c <uart_send_string+0x28>)
 8001f4e:	f003 fbf9 	bl	8005744 <HAL_UART_Transmit>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002f4 	.word	0x200002f4

08001f60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f64:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f66:	4a12      	ldr	r2, [pc, #72]	@ (8001fb0 <MX_USART2_UART_Init+0x50>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f6a:	4b10      	ldr	r3, [pc, #64]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f72:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f84:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f86:	220c      	movs	r2, #12
 8001f88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f96:	4805      	ldr	r0, [pc, #20]	@ (8001fac <MX_USART2_UART_Init+0x4c>)
 8001f98:	f003 fb84 	bl	80056a4 <HAL_UART_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fa2:	f7ff fcf1 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	200002f4 	.word	0x200002f4
 8001fb0:	40004400 	.word	0x40004400

08001fb4 <__io_putchar>:

int __io_putchar(int ch)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001fbc:	1d39      	adds	r1, r7, #4
 8001fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4803      	ldr	r0, [pc, #12]	@ (8001fd4 <__io_putchar+0x20>)
 8001fc6:	f003 fbbd 	bl	8005744 <HAL_UART_Transmit>
    return ch;
 8001fca:	687b      	ldr	r3, [r7, #4]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	200002f4 	.word	0x200002f4

08001fd8 <sendTemperatureHumidityMessage>:
MotionStatus_T systemMotionState = MOTION_NORMAL;
extern CAN_HandleTypeDef hcan;

//Send Temperature and Humidity via DHT11
void sendTemperatureHumidityMessage(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08a      	sub	sp, #40	@ 0x28
 8001fdc:	af00      	add	r7, sp, #0
   CAN_TxHeaderTypeDef txHeader;
   uint8_t txData[2];
   uint32_t txMailbox;

   txHeader.StdId=0x6FD;//Example ID for DHT11 status
 8001fde:	f240 63fd 	movw	r3, #1789	@ 0x6fd
 8001fe2:	60fb      	str	r3, [r7, #12]
   txHeader.IDE=CAN_ID_STD;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
   txHeader.RTR=CAN_RTR_DATA;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61bb      	str	r3, [r7, #24]
   txHeader.DLC=2;
 8001fec:	2302      	movs	r3, #2
 8001fee:	61fb      	str	r3, [r7, #28]

   uint8_t temp = (uint8_t)(fminf(tCelsius * 10, 255));// scaled to 0.1C
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <sendTemperatureHumidityMessage+0x84>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	491a      	ldr	r1, [pc, #104]	@ (8002060 <sendTemperatureHumidityMessage+0x88>)
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe fea4 	bl	8000d44 <__aeabi_fmul>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	4919      	ldr	r1, [pc, #100]	@ (8002064 <sendTemperatureHumidityMessage+0x8c>)
 8002000:	4618      	mov	r0, r3
 8002002:	f006 fbf5 	bl	80087f0 <fminf>
 8002006:	4603      	mov	r3, r0
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff f861 	bl	80010d0 <__aeabi_f2uiz>
 800200e:	4603      	mov	r3, r0
 8002010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
   uint8_t hum  = (uint8_t)(fminf(RH * 10, 255));// scaled to 0.1%
 8002014:	4b14      	ldr	r3, [pc, #80]	@ (8002068 <sendTemperatureHumidityMessage+0x90>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4911      	ldr	r1, [pc, #68]	@ (8002060 <sendTemperatureHumidityMessage+0x88>)
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe fe92 	bl	8000d44 <__aeabi_fmul>
 8002020:	4603      	mov	r3, r0
 8002022:	4910      	ldr	r1, [pc, #64]	@ (8002064 <sendTemperatureHumidityMessage+0x8c>)
 8002024:	4618      	mov	r0, r3
 8002026:	f006 fbe3 	bl	80087f0 <fminf>
 800202a:	4603      	mov	r3, r0
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f84f 	bl	80010d0 <__aeabi_f2uiz>
 8002032:	4603      	mov	r3, r0
 8002034:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
   txData[0] = temp;
 8002038:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800203c:	723b      	strb	r3, [r7, #8]
   txData[1] = hum;
 800203e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002042:	727b      	strb	r3, [r7, #9]


   HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	f107 0208 	add.w	r2, r7, #8
 800204a:	f107 010c 	add.w	r1, r7, #12
 800204e:	4807      	ldr	r0, [pc, #28]	@ (800206c <sendTemperatureHumidityMessage+0x94>)
 8002050:	f000 fcdc 	bl	8002a0c <HAL_CAN_AddTxMessage>
}
 8002054:	bf00      	nop
 8002056:	3728      	adds	r7, #40	@ 0x28
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000224 	.word	0x20000224
 8002060:	41200000 	.word	0x41200000
 8002064:	437f0000 	.word	0x437f0000
 8002068:	2000022c 	.word	0x2000022c
 800206c:	20000230 	.word	0x20000230

08002070 <sendUSDDefaultSessionMessage>:
void sendUSDDefaultSessionMessage(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
CAN_TxHeaderTypeDef txHeader;
uint8_t txData[2];
uint32_t txMailbox;

   txHeader.StdId = 0x7E8;
 8002076:	f44f 63fd 	mov.w	r3, #2024	@ 0x7e8
 800207a:	60bb      	str	r3, [r7, #8]
   txHeader.IDE=CAN_ID_STD;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
   txHeader.RTR=CAN_RTR_DATA;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
   txHeader.DLC=2;
 8002084:	2302      	movs	r3, #2
 8002086:	61bb      	str	r3, [r7, #24]
   txData[0]=0x50;
 8002088:	2350      	movs	r3, #80	@ 0x50
 800208a:	713b      	strb	r3, [r7, #4]
   txData[1]=0x01;
 800208c:	2301      	movs	r3, #1
 800208e:	717b      	strb	r3, [r7, #5]


   HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 8002090:	463b      	mov	r3, r7
 8002092:	1d3a      	adds	r2, r7, #4
 8002094:	f107 0108 	add.w	r1, r7, #8
 8002098:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <sendUSDDefaultSessionMessage+0x38>)
 800209a:	f000 fcb7 	bl	8002a0c <HAL_CAN_AddTxMessage>
}
 800209e:	bf00      	nop
 80020a0:	3720      	adds	r7, #32
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000230 	.word	0x20000230

080020ac <sendUDSNegativResponse>:

void sendUDSNegativResponse(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
   CAN_TxHeaderTypeDef txHeader;
   uint8_t txData[2];
   uint32_t txMailbox;

   txHeader.StdId = 0x7E8;
 80020b2:	f44f 63fd 	mov.w	r3, #2024	@ 0x7e8
 80020b6:	60bb      	str	r3, [r7, #8]
   txHeader.IDE=CAN_ID_STD;
 80020b8:	2300      	movs	r3, #0
 80020ba:	613b      	str	r3, [r7, #16]
   txHeader.RTR=CAN_RTR_DATA;
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
   txHeader.DLC=3;
 80020c0:	2303      	movs	r3, #3
 80020c2:	61bb      	str	r3, [r7, #24]
   txData[0]=0x7F; //Negative Response SID
 80020c4:	237f      	movs	r3, #127	@ 0x7f
 80020c6:	713b      	strb	r3, [r7, #4]
   txData[1]=0x01; //Original Request SID
 80020c8:	2301      	movs	r3, #1
 80020ca:	717b      	strb	r3, [r7, #5]
   txData[2]=0x22; // NRC: Conditions Not Correct
 80020cc:	2322      	movs	r3, #34	@ 0x22
 80020ce:	71bb      	strb	r3, [r7, #6]


HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 80020d0:	463b      	mov	r3, r7
 80020d2:	1d3a      	adds	r2, r7, #4
 80020d4:	f107 0108 	add.w	r1, r7, #8
 80020d8:	4803      	ldr	r0, [pc, #12]	@ (80020e8 <sendUDSNegativResponse+0x3c>)
 80020da:	f000 fc97 	bl	8002a0c <HAL_CAN_AddTxMessage>
}
 80020de:	bf00      	nop
 80020e0:	3720      	adds	r7, #32
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000230 	.word	0x20000230

080020ec <sendFuelEconomyMessage>:
// Send fuel economy status
void sendFuelEconomyMessage(uint8_t status) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	@ 0x30
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef TxHeader;
    uint8_t txData[8] = {0};
 80020f6:	f107 0310 	add.w	r3, r7, #16
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
    uint32_t txMailbox;

    TxHeader.StdId = 0x500;
 8002100:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002104:	61bb      	str	r3, [r7, #24]
    TxHeader.IDE = CAN_ID_STD;
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.DLC = 1;
 800210e:	2301      	movs	r3, #1
 8002110:	62bb      	str	r3, [r7, #40]	@ 0x28

    txData[0] = status;
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	743b      	strb	r3, [r7, #16]

    HAL_CAN_AddTxMessage(&hcan, &TxHeader, txData, &txMailbox);
 8002116:	f107 030c 	add.w	r3, r7, #12
 800211a:	f107 0210 	add.w	r2, r7, #16
 800211e:	f107 0118 	add.w	r1, r7, #24
 8002122:	4803      	ldr	r0, [pc, #12]	@ (8002130 <sendFuelEconomyMessage+0x44>)
 8002124:	f000 fc72 	bl	8002a0c <HAL_CAN_AddTxMessage>
}
 8002128:	bf00      	nop
 800212a:	3730      	adds	r7, #48	@ 0x30
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000230 	.word	0x20000230

08002134 <FuelEconomy_Ctrl>:

// Decision logic
void FuelEconomy_Ctrl(void) {
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
    uint8_t fuelEconomyStatus = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	71fb      	strb	r3, [r7, #7]

    uint8_t EngineSpeed = engineData.EngineeRPM;
 800213e:	4b23      	ldr	r3, [pc, #140]	@ (80021cc <FuelEconomy_Ctrl+0x98>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	71bb      	strb	r3, [r7, #6]
    uint8_t VehicleSpeed = vehicleData.vehicleSpeed;
 8002144:	4b22      	ldr	r3, [pc, #136]	@ (80021d0 <FuelEconomy_Ctrl+0x9c>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	717b      	strb	r3, [r7, #5]

    if (EngineSpeed > 100) {
 800214a:	79bb      	ldrb	r3, [r7, #6]
 800214c:	2b64      	cmp	r3, #100	@ 0x64
 800214e:	d938      	bls.n	80021c2 <FuelEconomy_Ctrl+0x8e>
        if (VehicleSpeed > 0 && VehicleSpeed < 30)
 8002150:	797b      	ldrb	r3, [r7, #5]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <FuelEconomy_Ctrl+0x2e>
 8002156:	797b      	ldrb	r3, [r7, #5]
 8002158:	2b1d      	cmp	r3, #29
 800215a:	d802      	bhi.n	8002162 <FuelEconomy_Ctrl+0x2e>
            fuelEconomyStatus = 0; //0x14
 800215c:	2300      	movs	r3, #0
 800215e:	71fb      	strb	r3, [r7, #7]
 8002160:	e02b      	b.n	80021ba <FuelEconomy_Ctrl+0x86>
        else if (VehicleSpeed >= 30 && VehicleSpeed < 60)
 8002162:	797b      	ldrb	r3, [r7, #5]
 8002164:	2b1d      	cmp	r3, #29
 8002166:	d905      	bls.n	8002174 <FuelEconomy_Ctrl+0x40>
 8002168:	797b      	ldrb	r3, [r7, #5]
 800216a:	2b3b      	cmp	r3, #59	@ 0x3b
 800216c:	d802      	bhi.n	8002174 <FuelEconomy_Ctrl+0x40>
            fuelEconomyStatus = 1; //0x32
 800216e:	2301      	movs	r3, #1
 8002170:	71fb      	strb	r3, [r7, #7]
 8002172:	e022      	b.n	80021ba <FuelEconomy_Ctrl+0x86>
        else if (VehicleSpeed >= 60 && VehicleSpeed < 90)
 8002174:	797b      	ldrb	r3, [r7, #5]
 8002176:	2b3b      	cmp	r3, #59	@ 0x3b
 8002178:	d905      	bls.n	8002186 <FuelEconomy_Ctrl+0x52>
 800217a:	797b      	ldrb	r3, [r7, #5]
 800217c:	2b59      	cmp	r3, #89	@ 0x59
 800217e:	d802      	bhi.n	8002186 <FuelEconomy_Ctrl+0x52>
            fuelEconomyStatus = 2; //0x50
 8002180:	2302      	movs	r3, #2
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	e019      	b.n	80021ba <FuelEconomy_Ctrl+0x86>
        else if (VehicleSpeed >= 90 && VehicleSpeed < 120)
 8002186:	797b      	ldrb	r3, [r7, #5]
 8002188:	2b59      	cmp	r3, #89	@ 0x59
 800218a:	d905      	bls.n	8002198 <FuelEconomy_Ctrl+0x64>
 800218c:	797b      	ldrb	r3, [r7, #5]
 800218e:	2b77      	cmp	r3, #119	@ 0x77
 8002190:	d802      	bhi.n	8002198 <FuelEconomy_Ctrl+0x64>
           fuelEconomyStatus = 3; //0x64
 8002192:	2303      	movs	r3, #3
 8002194:	71fb      	strb	r3, [r7, #7]
 8002196:	e010      	b.n	80021ba <FuelEconomy_Ctrl+0x86>
        else if (VehicleSpeed >= 120 && VehicleSpeed < 160)
 8002198:	797b      	ldrb	r3, [r7, #5]
 800219a:	2b77      	cmp	r3, #119	@ 0x77
 800219c:	d905      	bls.n	80021aa <FuelEconomy_Ctrl+0x76>
 800219e:	797b      	ldrb	r3, [r7, #5]
 80021a0:	2b9f      	cmp	r3, #159	@ 0x9f
 80021a2:	d802      	bhi.n	80021aa <FuelEconomy_Ctrl+0x76>
            fuelEconomyStatus = 4;//0x82
 80021a4:	2304      	movs	r3, #4
 80021a6:	71fb      	strb	r3, [r7, #7]
 80021a8:	e007      	b.n	80021ba <FuelEconomy_Ctrl+0x86>
        else if (VehicleSpeed >= 160 && VehicleSpeed < 200)
 80021aa:	797b      	ldrb	r3, [r7, #5]
 80021ac:	2b9f      	cmp	r3, #159	@ 0x9f
 80021ae:	d904      	bls.n	80021ba <FuelEconomy_Ctrl+0x86>
 80021b0:	797b      	ldrb	r3, [r7, #5]
 80021b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80021b4:	d801      	bhi.n	80021ba <FuelEconomy_Ctrl+0x86>
            fuelEconomyStatus = 5;//0xB4
 80021b6:	2305      	movs	r3, #5
 80021b8:	71fb      	strb	r3, [r7, #7]

        sendFuelEconomyMessage(fuelEconomyStatus);
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ff95 	bl	80020ec <sendFuelEconomyMessage>
    }
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000344 	.word	0x20000344
 80021d0:	20000340 	.word	0x20000340

080021d4 <handleCANRxMessage>:
void handleCANRxMessage(uint32_t id, uint8_t* data, uint8_t dlc)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b098      	sub	sp, #96	@ 0x60
 80021d8:	af02      	add	r7, sp, #8
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	4613      	mov	r3, r2
 80021e0:	71fb      	strb	r3, [r7, #7]
   	char msg[64];
    if (id == 0x402 && dlc == 1)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f240 4202 	movw	r2, #1026	@ 0x402
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d125      	bne.n	8002238 <handleCANRxMessage+0x64>
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d122      	bne.n	8002238 <handleCANRxMessage+0x64>
    {
        uint8_t status = data[0];
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        switch (status)
 80021fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d00c      	beq.n	800221c <handleCANRxMessage+0x48>
 8002202:	2b02      	cmp	r3, #2
 8002204:	dc0d      	bgt.n	8002222 <handleCANRxMessage+0x4e>
 8002206:	2b00      	cmp	r3, #0
 8002208:	d002      	beq.n	8002210 <handleCANRxMessage+0x3c>
 800220a:	2b01      	cmp	r3, #1
 800220c:	d003      	beq.n	8002216 <handleCANRxMessage+0x42>
 800220e:	e008      	b.n	8002222 <handleCANRxMessage+0x4e>
        {
            case 0: // Normal
                processMotionStatusNormal();
 8002210:	f000 f8a2 	bl	8002358 <processMotionStatusNormal>
                break;
 8002214:	e00b      	b.n	800222e <handleCANRxMessage+0x5a>
            case 1: // Warning
                handleMotionWarning();
 8002216:	f000 f8bf 	bl	8002398 <handleMotionWarning>
                break;
 800221a:	e008      	b.n	800222e <handleCANRxMessage+0x5a>
            case 2: // Critical
                handleMotionCritical();
 800221c:	f000 f8d8 	bl	80023d0 <handleMotionCritical>
                break;
 8002220:	e005      	b.n	800222e <handleCANRxMessage+0x5a>
            default: // Unknown
                handleUnknownMotionStatus(status);
 8002222:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002226:	4618      	mov	r0, r3
 8002228:	f000 f8f0 	bl	800240c <handleUnknownMotionStatus>
                break;
 800222c:	bf00      	nop
        }

        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Blink on feedback
 800222e:	2120      	movs	r1, #32
 8002230:	4841      	ldr	r0, [pc, #260]	@ (8002338 <handleCANRxMessage+0x164>)
 8002232:	f001 fae4 	bl	80037fe <HAL_GPIO_TogglePin>
    {
 8002236:	e01c      	b.n	8002272 <handleCANRxMessage+0x9e>
    }
    else if (id == 0x200 && dlc >= sizeof(vehicleInfo_T))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800223e:	d10a      	bne.n	8002256 <handleCANRxMessage+0x82>
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b03      	cmp	r3, #3
 8002244:	d907      	bls.n	8002256 <handleCANRxMessage+0x82>
    {
        memcpy(&vehicleData, data, sizeof(vehicleInfo_T));
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	461a      	mov	r2, r3
 800224c:	4b3b      	ldr	r3, [pc, #236]	@ (800233c <handleCANRxMessage+0x168>)
 800224e:	601a      	str	r2, [r3, #0]
        FuelEconomy_Ctrl(); // Trigger update after new vehicle data
 8002250:	f7ff ff70 	bl	8002134 <FuelEconomy_Ctrl>
 8002254:	e00d      	b.n	8002272 <handleCANRxMessage+0x9e>
    }
    else if (id == 0x300 && dlc >= sizeof(EngineeInfo_T))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800225c:	d109      	bne.n	8002272 <handleCANRxMessage+0x9e>
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d906      	bls.n	8002272 <handleCANRxMessage+0x9e>
    {
        memcpy(&engineData, data, sizeof(EngineeInfo_T));
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	4b35      	ldr	r3, [pc, #212]	@ (8002340 <handleCANRxMessage+0x16c>)
 800226c:	601a      	str	r2, [r3, #0]
        FuelEconomy_Ctrl(); // Trigger update after new engine data
 800226e:	f7ff ff61 	bl	8002134 <FuelEconomy_Ctrl>
    }
    if (id == 0x6FE && dlc == 1)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f240 62fe 	movw	r2, #1790	@ 0x6fe
 8002278:	4293      	cmp	r3, r2
 800227a:	d13b      	bne.n	80022f4 <handleCANRxMessage+0x120>
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d138      	bne.n	80022f4 <handleCANRxMessage+0x120>
    {

    	//snprintf(msg, sizeof(msg), "Received CAN ID: 0x%03X, DLC: %d\r\n", id, dlc);
    	snprintf(msg, sizeof(msg), "Received CAN ID: 0x%03lX, DLC: %d\r\n", id, dlc);
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	f107 0014 	add.w	r0, r7, #20
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4a2d      	ldr	r2, [pc, #180]	@ (8002344 <handleCANRxMessage+0x170>)
 800228e:	2140      	movs	r1, #64	@ 0x40
 8002290:	f004 f95a 	bl	8006548 <sniprintf>

    	uart_send_string(msg);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fe4b 	bl	8001f34 <uart_send_string>

    	uint8_t status = data[0];
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    	switch (status)
 80022a6:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d00e      	beq.n	80022cc <handleCANRxMessage+0xf8>
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	dc10      	bgt.n	80022d4 <handleCANRxMessage+0x100>
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d002      	beq.n	80022bc <handleCANRxMessage+0xe8>
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d004      	beq.n	80022c4 <handleCANRxMessage+0xf0>
 80022ba:	e00b      	b.n	80022d4 <handleCANRxMessage+0x100>
    	    {
    	        case 0: uart_send_string("System Status: NORMAL\r\n"); break;
 80022bc:	4822      	ldr	r0, [pc, #136]	@ (8002348 <handleCANRxMessage+0x174>)
 80022be:	f7ff fe39 	bl	8001f34 <uart_send_string>
 80022c2:	e00b      	b.n	80022dc <handleCANRxMessage+0x108>
    	        case 1: uart_send_string("System Status: WARNING\r\n"); break;
 80022c4:	4821      	ldr	r0, [pc, #132]	@ (800234c <handleCANRxMessage+0x178>)
 80022c6:	f7ff fe35 	bl	8001f34 <uart_send_string>
 80022ca:	e007      	b.n	80022dc <handleCANRxMessage+0x108>
    	        case 2: uart_send_string("System Status: CRITICAL\r\n"); break;
 80022cc:	4820      	ldr	r0, [pc, #128]	@ (8002350 <handleCANRxMessage+0x17c>)
 80022ce:	f7ff fe31 	bl	8001f34 <uart_send_string>
 80022d2:	e003      	b.n	80022dc <handleCANRxMessage+0x108>
    	        default: uart_send_string("System Status: UNKNOWN\r\n"); break;
 80022d4:	481f      	ldr	r0, [pc, #124]	@ (8002354 <handleCANRxMessage+0x180>)
 80022d6:	f7ff fe2d 	bl	8001f34 <uart_send_string>
 80022da:	bf00      	nop
    	    }

    	    // Optional: LED feedback
    	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, status == 2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80022dc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	bf0c      	ite	eq
 80022e4:	2301      	moveq	r3, #1
 80022e6:	2300      	movne	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	2120      	movs	r1, #32
 80022ee:	4812      	ldr	r0, [pc, #72]	@ (8002338 <handleCANRxMessage+0x164>)
 80022f0:	f001 fa6d 	bl	80037ce <HAL_GPIO_WritePin>
        // 0 = Normal, 1 = Warning, 2 = Critical
       // TBD handleSystemStatus(status);
    }
    if (id == 0x7DF && dlc == 2)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f240 72df 	movw	r2, #2015	@ 0x7df
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d118      	bne.n	8002330 <handleCANRxMessage+0x15c>
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d115      	bne.n	8002330 <handleCANRxMessage+0x15c>
    {
        uint8_t sid_response = data[0];     // Expected: 0x50
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
        uint8_t subfunction = data[1];      // Expected: 0x01
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	785b      	ldrb	r3, [r3, #1]
 8002310:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

        if (sid_response == 0x10 && subfunction == 0x01) {
 8002314:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8002318:	2b10      	cmp	r3, #16
 800231a:	d106      	bne.n	800232a <handleCANRxMessage+0x156>
 800231c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002320:	2b01      	cmp	r3, #1
 8002322:	d102      	bne.n	800232a <handleCANRxMessage+0x156>


        	  sendUSDDefaultSessionMessage();
 8002324:	f7ff fea4 	bl	8002070 <sendUSDDefaultSessionMessage>
 8002328:	e002      	b.n	8002330 <handleCANRxMessage+0x15c>
        }
        else
        {
        	sendUDSNegativResponse();
 800232a:	f7ff febf 	bl	80020ac <sendUDSNegativResponse>
        }

        return; // Skip further processing
 800232e:	bf00      	nop
    }


}
 8002330:	3758      	adds	r7, #88	@ 0x58
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40010800 	.word	0x40010800
 800233c:	20000340 	.word	0x20000340
 8002340:	20000344 	.word	0x20000344
 8002344:	080088e0 	.word	0x080088e0
 8002348:	08008904 	.word	0x08008904
 800234c:	0800891c 	.word	0x0800891c
 8002350:	08008938 	.word	0x08008938
 8002354:	08008954 	.word	0x08008954

08002358 <processMotionStatusNormal>:

void processMotionStatusNormal(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
    // Example: reset flags or continue normal operation
	motionWarningFlag = 0;
 800235c:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <processMotionStatusNormal+0x2c>)
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
	motionCriticalFlag = 0;
 8002362:	4b09      	ldr	r3, [pc, #36]	@ (8002388 <processMotionStatusNormal+0x30>)
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
	motionFaultCounter = 0;
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <processMotionStatusNormal+0x34>)
 800236a:	2200      	movs	r2, #0
 800236c:	701a      	strb	r2, [r3, #0]
	systemMotionState = MOTION_NORMAL;
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <processMotionStatusNormal+0x38>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
    uart_send_string("Normal: elevated motion detected\r\n");
 8002374:	4807      	ldr	r0, [pc, #28]	@ (8002394 <processMotionStatusNormal+0x3c>)
 8002376:	f7ff fddd 	bl	8001f34 <uart_send_string>
	logMotionEvent("Normal: elevated motion detected\r\n");
 800237a:	4806      	ldr	r0, [pc, #24]	@ (8002394 <processMotionStatusNormal+0x3c>)
 800237c:	f000 f878 	bl	8002470 <logMotionEvent>
}
 8002380:	bf00      	nop
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000348 	.word	0x20000348
 8002388:	20000349 	.word	0x20000349
 800238c:	2000034a 	.word	0x2000034a
 8002390:	2000034e 	.word	0x2000034e
 8002394:	08008970 	.word	0x08008970

08002398 <handleMotionWarning>:
void handleMotionWarning(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
    // Example: reduce throttle, log warning, or trigger soft alert
    // You can set a flag or call a control function
	motionWarningFlag = 1;
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <handleMotionWarning+0x28>)
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
	motionCriticalFlag = 0;
 80023a2:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <handleMotionWarning+0x2c>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]
	systemMotionState = MOTION_WARNING;
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <handleMotionWarning+0x30>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	701a      	strb	r2, [r3, #0]
    uart_send_string("Warning: elevated motion detected\r\n");
 80023ae:	4807      	ldr	r0, [pc, #28]	@ (80023cc <handleMotionWarning+0x34>)
 80023b0:	f7ff fdc0 	bl	8001f34 <uart_send_string>
    logMotionEvent("Warning: elevated motion detected\r\n");
 80023b4:	4805      	ldr	r0, [pc, #20]	@ (80023cc <handleMotionWarning+0x34>)
 80023b6:	f000 f85b 	bl	8002470 <logMotionEvent>
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000348 	.word	0x20000348
 80023c4:	20000349 	.word	0x20000349
 80023c8:	2000034e 	.word	0x2000034e
 80023cc:	08008994 	.word	0x08008994

080023d0 <handleMotionCritical>:

void handleMotionCritical(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
    // Example: trigger emergency stop, log fault, or send diagnostic frame
	motionCriticalFlag = 1;
 80023d4:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <handleMotionCritical+0x2c>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	701a      	strb	r2, [r3, #0]
	motionWarningFlag = 0;
 80023da:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <handleMotionCritical+0x30>)
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]
	systemMotionState = MOTION_CRITICAL;
 80023e0:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <handleMotionCritical+0x34>)
 80023e2:	2202      	movs	r2, #2
 80023e4:	701a      	strb	r2, [r3, #0]
    uart_send_string("Critical: unsafe motion detected\r\n");
 80023e6:	4808      	ldr	r0, [pc, #32]	@ (8002408 <handleMotionCritical+0x38>)
 80023e8:	f7ff fda4 	bl	8001f34 <uart_send_string>
	logMotionEvent("Critical: unsafe motion detected\r\n");
 80023ec:	4806      	ldr	r0, [pc, #24]	@ (8002408 <handleMotionCritical+0x38>)
 80023ee:	f000 f83f 	bl	8002470 <logMotionEvent>
	triggerSafetyProtocol();
 80023f2:	f000 f82d 	bl	8002450 <triggerSafetyProtocol>
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000349 	.word	0x20000349
 8002400:	20000348 	.word	0x20000348
 8002404:	2000034e 	.word	0x2000034e
 8002408:	080089b8 	.word	0x080089b8

0800240c <handleUnknownMotionStatus>:

void handleUnknownMotionStatus(uint8_t status)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b092      	sub	sp, #72	@ 0x48
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	71fb      	strb	r3, [r7, #7]
    char buffer[64];
    // Log or ignore unknown status codes
    systemMotionState = MOTION_UNKNOWN;
 8002416:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <handleUnknownMotionStatus+0x38>)
 8002418:	22ff      	movs	r2, #255	@ 0xff
 800241a:	701a      	strb	r2, [r3, #0]
    lastUnknownStatus = status;
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <handleUnknownMotionStatus+0x3c>)
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	7013      	strb	r3, [r2, #0]
    snprintf(buffer, sizeof(buffer), "Unknown motion status received: 0x%02X\r\n", status);
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	f107 0008 	add.w	r0, r7, #8
 8002428:	4a08      	ldr	r2, [pc, #32]	@ (800244c <handleUnknownMotionStatus+0x40>)
 800242a:	2140      	movs	r1, #64	@ 0x40
 800242c:	f004 f88c 	bl	8006548 <sniprintf>
    logMotionEvent(buffer);
 8002430:	f107 0308 	add.w	r3, r7, #8
 8002434:	4618      	mov	r0, r3
 8002436:	f000 f81b 	bl	8002470 <logMotionEvent>
}
 800243a:	bf00      	nop
 800243c:	3748      	adds	r7, #72	@ 0x48
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	2000034e 	.word	0x2000034e
 8002448:	2000034b 	.word	0x2000034b
 800244c:	080089dc 	.word	0x080089dc

08002450 <triggerSafetyProtocol>:
void triggerSafetyProtocol(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
    // Example: set a flag or disable actuators
    safetyTriggered = 1;
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <triggerSafetyProtocol+0x18>)
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]

    // Optional: stop motors or enter safe mode
     motorControlEnabled = 0;
 800245a:	4b04      	ldr	r3, [pc, #16]	@ (800246c <triggerSafetyProtocol+0x1c>)
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	2000034c 	.word	0x2000034c
 800246c:	2000034d 	.word	0x2000034d

08002470 <logMotionEvent>:
void logMotionEvent(const char* message)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
	if(motorControlEnabled)
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <logMotionEvent+0x28>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <logMotionEvent+0x18>
	   uart_send_string("log Motion Event\r\n");
 8002482:	4806      	ldr	r0, [pc, #24]	@ (800249c <logMotionEvent+0x2c>)
 8002484:	f7ff fd56 	bl	8001f34 <uart_send_string>

       printf("Motion Event: %s\r\n", message);
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <logMotionEvent+0x30>)
 800248c:	f004 f84a 	bl	8006524 <iprintf>
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	2000034d 	.word	0x2000034d
 800249c:	08008a08 	.word	0x08008a08
 80024a0:	08008a1c 	.word	0x08008a1c

080024a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024a4:	f7ff fcaa 	bl	8001dfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024a8:	480b      	ldr	r0, [pc, #44]	@ (80024d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80024aa:	490c      	ldr	r1, [pc, #48]	@ (80024dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80024ac:	4a0c      	ldr	r2, [pc, #48]	@ (80024e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b0:	e002      	b.n	80024b8 <LoopCopyDataInit>

080024b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b6:	3304      	adds	r3, #4

080024b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024bc:	d3f9      	bcc.n	80024b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024be:	4a09      	ldr	r2, [pc, #36]	@ (80024e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80024c0:	4c09      	ldr	r4, [pc, #36]	@ (80024e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c4:	e001      	b.n	80024ca <LoopFillZerobss>

080024c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c8:	3204      	adds	r2, #4

080024ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024cc:	d3fb      	bcc.n	80024c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ce:	f004 f90d 	bl	80066ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024d2:	f7ff f925 	bl	8001720 <main>
  bx lr
 80024d6:	4770      	bx	lr
  ldr r0, =_sdata
 80024d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024dc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80024e0:	08008ddc 	.word	0x08008ddc
  ldr r2, =_sbss
 80024e4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80024e8:	200004a0 	.word	0x200004a0

080024ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024ec:	e7fe      	b.n	80024ec <ADC1_2_IRQHandler>
	...

080024f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f4:	4b08      	ldr	r3, [pc, #32]	@ (8002518 <HAL_Init+0x28>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a07      	ldr	r2, [pc, #28]	@ (8002518 <HAL_Init+0x28>)
 80024fa:	f043 0310 	orr.w	r3, r3, #16
 80024fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002500:	2003      	movs	r0, #3
 8002502:	f000 ff87 	bl	8003414 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002506:	2000      	movs	r0, #0
 8002508:	f000 f808 	bl	800251c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800250c:	f7ff fa52 	bl	80019b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40022000 	.word	0x40022000

0800251c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002524:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <HAL_InitTick+0x54>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b12      	ldr	r3, [pc, #72]	@ (8002574 <HAL_InitTick+0x58>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	4619      	mov	r1, r3
 800252e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002532:	fbb3 f3f1 	udiv	r3, r3, r1
 8002536:	fbb2 f3f3 	udiv	r3, r2, r3
 800253a:	4618      	mov	r0, r3
 800253c:	f000 ff9f 	bl	800347e <HAL_SYSTICK_Config>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e00e      	b.n	8002568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b0f      	cmp	r3, #15
 800254e:	d80a      	bhi.n	8002566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002550:	2200      	movs	r2, #0
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	f04f 30ff 	mov.w	r0, #4294967295
 8002558:	f000 ff67 	bl	800342a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800255c:	4a06      	ldr	r2, [pc, #24]	@ (8002578 <HAL_InitTick+0x5c>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e000      	b.n	8002568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000000 	.word	0x20000000
 8002574:	20000008 	.word	0x20000008
 8002578:	20000004 	.word	0x20000004

0800257c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_IncTick+0x1c>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4b05      	ldr	r3, [pc, #20]	@ (800259c <HAL_IncTick+0x20>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4413      	add	r3, r2
 800258c:	4a03      	ldr	r2, [pc, #12]	@ (800259c <HAL_IncTick+0x20>)
 800258e:	6013      	str	r3, [r2, #0]
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	20000008 	.word	0x20000008
 800259c:	20000350 	.word	0x20000350

080025a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b02      	ldr	r3, [pc, #8]	@ (80025b0 <HAL_GetTick+0x10>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr
 80025b0:	20000350 	.word	0x20000350

080025b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025bc:	f7ff fff0 	bl	80025a0 <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025cc:	d005      	beq.n	80025da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ce:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <HAL_Delay+0x44>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025da:	bf00      	nop
 80025dc:	f7ff ffe0 	bl	80025a0 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d8f7      	bhi.n	80025dc <HAL_Delay+0x28>
  {
  }
}
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000008 	.word	0x20000008

080025fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e0ed      	b.n	80027ea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff f9fc 	bl	8001a18 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002630:	f7ff ffb6 	bl	80025a0 <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002636:	e012      	b.n	800265e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002638:	f7ff ffb2 	bl	80025a0 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b0a      	cmp	r3, #10
 8002644:	d90b      	bls.n	800265e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2205      	movs	r2, #5
 8002656:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e0c5      	b.n	80027ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0e5      	beq.n	8002638 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0202 	bic.w	r2, r2, #2
 800267a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800267c:	f7ff ff90 	bl	80025a0 <HAL_GetTick>
 8002680:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002682:	e012      	b.n	80026aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002684:	f7ff ff8c 	bl	80025a0 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b0a      	cmp	r3, #10
 8002690:	d90b      	bls.n	80026aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2205      	movs	r2, #5
 80026a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e09f      	b.n	80027ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1e5      	bne.n	8002684 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7e1b      	ldrb	r3, [r3, #24]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d108      	bne.n	80026d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	e007      	b.n	80026e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	7e5b      	ldrb	r3, [r3, #25]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d108      	bne.n	80026fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	e007      	b.n	800270c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800270a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	7e9b      	ldrb	r3, [r3, #26]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d108      	bne.n	8002726 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0220 	orr.w	r2, r2, #32
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	e007      	b.n	8002736 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0220 	bic.w	r2, r2, #32
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	7edb      	ldrb	r3, [r3, #27]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d108      	bne.n	8002750 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0210 	bic.w	r2, r2, #16
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	e007      	b.n	8002760 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f042 0210 	orr.w	r2, r2, #16
 800275e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7f1b      	ldrb	r3, [r3, #28]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d108      	bne.n	800277a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0208 	orr.w	r2, r2, #8
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	e007      	b.n	800278a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0208 	bic.w	r2, r2, #8
 8002788:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	7f5b      	ldrb	r3, [r3, #29]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d108      	bne.n	80027a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 0204 	orr.w	r2, r2, #4
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	e007      	b.n	80027b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0204 	bic.w	r2, r2, #4
 80027b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	431a      	orrs	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	ea42 0103 	orr.w	r1, r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	1e5a      	subs	r2, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b087      	sub	sp, #28
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002808:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800280a:	7cfb      	ldrb	r3, [r7, #19]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d003      	beq.n	8002818 <HAL_CAN_ConfigFilter+0x26>
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	2b02      	cmp	r3, #2
 8002814:	f040 80aa 	bne.w	800296c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800281e:	f043 0201 	orr.w	r2, r3, #1
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	2201      	movs	r2, #1
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	43db      	mvns	r3, r3
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d123      	bne.n	800289a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	43db      	mvns	r3, r3
 800285c:	401a      	ands	r2, r3
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002874:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3248      	adds	r2, #72	@ 0x48
 800287a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800288e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002890:	6979      	ldr	r1, [r7, #20]
 8002892:	3348      	adds	r3, #72	@ 0x48
 8002894:	00db      	lsls	r3, r3, #3
 8002896:	440b      	add	r3, r1
 8002898:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d122      	bne.n	80028e8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	431a      	orrs	r2, r3
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	3248      	adds	r2, #72	@ 0x48
 80028c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028de:	6979      	ldr	r1, [r7, #20]
 80028e0:	3348      	adds	r3, #72	@ 0x48
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	440b      	add	r3, r1
 80028e6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d109      	bne.n	8002904 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	401a      	ands	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002902:	e007      	b.n	8002914 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	431a      	orrs	r2, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d109      	bne.n	8002930 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	43db      	mvns	r3, r3
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800292e:	e007      	b.n	8002940 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	431a      	orrs	r2, r3
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d107      	bne.n	8002958 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	431a      	orrs	r2, r3
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800295e:	f023 0201 	bic.w	r2, r3, #1
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	e006      	b.n	800297a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002970:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
  }
}
 800297a:	4618      	mov	r0, r3
 800297c:	371c      	adds	r7, #28
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b01      	cmp	r3, #1
 8002996:	d12e      	bne.n	80029f6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0201 	bic.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80029b0:	f7ff fdf6 	bl	80025a0 <HAL_GetTick>
 80029b4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029b6:	e012      	b.n	80029de <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029b8:	f7ff fdf2 	bl	80025a0 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b0a      	cmp	r3, #10
 80029c4:	d90b      	bls.n	80029de <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2205      	movs	r2, #5
 80029d6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e012      	b.n	8002a04 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e5      	bne.n	80029b8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e006      	b.n	8002a04 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fa:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
  }
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
 8002a18:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a20:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a2a:	7ffb      	ldrb	r3, [r7, #31]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d003      	beq.n	8002a38 <HAL_CAN_AddTxMessage+0x2c>
 8002a30:	7ffb      	ldrb	r3, [r7, #31]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	f040 80ad 	bne.w	8002b92 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10a      	bne.n	8002a58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d105      	bne.n	8002a58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 8095 	beq.w	8002b82 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	0e1b      	lsrs	r3, r3, #24
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002a62:	2201      	movs	r2, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	409a      	lsls	r2, r3
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10d      	bne.n	8002a90 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a7e:	68f9      	ldr	r1, [r7, #12]
 8002a80:	6809      	ldr	r1, [r1, #0]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	3318      	adds	r3, #24
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	440b      	add	r3, r1
 8002a8c:	601a      	str	r2, [r3, #0]
 8002a8e:	e00f      	b.n	8002ab0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a9a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002aa0:	68f9      	ldr	r1, [r7, #12]
 8002aa2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002aa4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	3318      	adds	r3, #24
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	440b      	add	r3, r1
 8002aae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6819      	ldr	r1, [r3, #0]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	3318      	adds	r3, #24
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	440b      	add	r3, r1
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	7d1b      	ldrb	r3, [r3, #20]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d111      	bne.n	8002af0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	3318      	adds	r3, #24
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	4413      	add	r3, r2
 8002ad8:	3304      	adds	r3, #4
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	6811      	ldr	r1, [r2, #0]
 8002ae0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	3318      	adds	r3, #24
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	440b      	add	r3, r1
 8002aec:	3304      	adds	r3, #4
 8002aee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3307      	adds	r3, #7
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	061a      	lsls	r2, r3, #24
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3306      	adds	r3, #6
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	041b      	lsls	r3, r3, #16
 8002b00:	431a      	orrs	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3305      	adds	r3, #5
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	3204      	adds	r2, #4
 8002b10:	7812      	ldrb	r2, [r2, #0]
 8002b12:	4610      	mov	r0, r2
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	6811      	ldr	r1, [r2, #0]
 8002b18:	ea43 0200 	orr.w	r2, r3, r0
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	440b      	add	r3, r1
 8002b22:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002b26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3303      	adds	r3, #3
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	061a      	lsls	r2, r3, #24
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3302      	adds	r3, #2
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	041b      	lsls	r3, r3, #16
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	021b      	lsls	r3, r3, #8
 8002b42:	4313      	orrs	r3, r2
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	7812      	ldrb	r2, [r2, #0]
 8002b48:	4610      	mov	r0, r2
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	6811      	ldr	r1, [r2, #0]
 8002b4e:	ea43 0200 	orr.w	r2, r3, r0
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	440b      	add	r3, r1
 8002b58:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002b5c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	3318      	adds	r3, #24
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	4413      	add	r3, r2
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	6811      	ldr	r1, [r2, #0]
 8002b70:	f043 0201 	orr.w	r2, r3, #1
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3318      	adds	r3, #24
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	440b      	add	r3, r1
 8002b7c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e00e      	b.n	8002ba0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b86:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e006      	b.n	8002ba0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
  }
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3724      	adds	r7, #36	@ 0x24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr

08002baa <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002baa:	b480      	push	{r7}
 8002bac:	b087      	sub	sp, #28
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bbe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bc0:	7dfb      	ldrb	r3, [r7, #23]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d003      	beq.n	8002bce <HAL_CAN_GetRxMessage+0x24>
 8002bc6:	7dfb      	ldrb	r3, [r7, #23]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	f040 8103 	bne.w	8002dd4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10e      	bne.n	8002bf2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d116      	bne.n	8002c10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e0f7      	b.n	8002de2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d107      	bne.n	8002c10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c04:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e0e8      	b.n	8002de2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	331b      	adds	r3, #27
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	4413      	add	r3, r2
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0204 	and.w	r2, r3, #4
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10c      	bne.n	8002c48 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	331b      	adds	r3, #27
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	4413      	add	r3, r2
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	0d5b      	lsrs	r3, r3, #21
 8002c3e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	e00b      	b.n	8002c60 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	331b      	adds	r3, #27
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	4413      	add	r3, r2
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	08db      	lsrs	r3, r3, #3
 8002c58:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	331b      	adds	r3, #27
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	4413      	add	r3, r2
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0202 	and.w	r2, r3, #2
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	331b      	adds	r3, #27
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	4413      	add	r3, r2
 8002c82:	3304      	adds	r3, #4
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2208      	movs	r2, #8
 8002c92:	611a      	str	r2, [r3, #16]
 8002c94:	e00b      	b.n	8002cae <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	331b      	adds	r3, #27
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 020f 	and.w	r2, r3, #15
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	331b      	adds	r3, #27
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	4413      	add	r3, r2
 8002cba:	3304      	adds	r3, #4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0a1b      	lsrs	r3, r3, #8
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	331b      	adds	r3, #27
 8002cce:	011b      	lsls	r3, r3, #4
 8002cd0:	4413      	add	r3, r2
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	0c1b      	lsrs	r3, r3, #16
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	0a1a      	lsrs	r2, r3, #8
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	b2d2      	uxtb	r2, r2
 8002d0c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	4413      	add	r3, r2
 8002d18:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	0c1a      	lsrs	r2, r3, #16
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	3302      	adds	r3, #2
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	4413      	add	r3, r2
 8002d32:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	0e1a      	lsrs	r2, r3, #24
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	3303      	adds	r3, #3
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	4413      	add	r3, r2
 8002d4c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	3304      	adds	r3, #4
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	4413      	add	r3, r2
 8002d64:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	0a1a      	lsrs	r2, r3, #8
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	3305      	adds	r3, #5
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	0c1a      	lsrs	r2, r3, #16
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	3306      	adds	r3, #6
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	0e1a      	lsrs	r2, r3, #24
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	3307      	adds	r3, #7
 8002da4:	b2d2      	uxtb	r2, r2
 8002da6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d108      	bne.n	8002dc0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0220 	orr.w	r2, r2, #32
 8002dbc:	60da      	str	r2, [r3, #12]
 8002dbe:	e007      	b.n	8002dd0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691a      	ldr	r2, [r3, #16]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0220 	orr.w	r2, r2, #32
 8002dce:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	e006      	b.n	8002de2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
  }
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	371c      	adds	r7, #28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr

08002dec <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dfc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d002      	beq.n	8002e0a <HAL_CAN_ActivateNotification+0x1e>
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d109      	bne.n	8002e1e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6959      	ldr	r1, [r3, #20]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e006      	b.n	8002e2c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
  }
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3714      	adds	r7, #20
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bc80      	pop	{r7}
 8002e34:	4770      	bx	lr

08002e36 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b08a      	sub	sp, #40	@ 0x28
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d07c      	beq.n	8002f76 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d023      	beq.n	8002ece <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d003      	beq.n	8002ea0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f983 	bl	80031a4 <HAL_CAN_TxMailbox0CompleteCallback>
 8002e9e:	e016      	b.n	8002ece <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d004      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb2:	e00c      	b.n	8002ece <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d004      	beq.n	8002ec8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ec6:	e002      	b.n	8002ece <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f986 	bl	80031da <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d024      	beq.n	8002f22 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ee0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f962 	bl	80031b6 <HAL_CAN_TxMailbox1CompleteCallback>
 8002ef2:	e016      	b.n	8002f22 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d004      	beq.n	8002f08 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f06:	e00c      	b.n	8002f22 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d004      	beq.n	8002f1c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f1a:	e002      	b.n	8002f22 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f965 	bl	80031ec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d024      	beq.n	8002f76 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f34:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f941 	bl	80031c8 <HAL_CAN_TxMailbox2CompleteCallback>
 8002f46:	e016      	b.n	8002f76 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d004      	beq.n	8002f5c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f5a:	e00c      	b.n	8002f76 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d004      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f6e:	e002      	b.n	8002f76 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f944 	bl	80031fe <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	f003 0308 	and.w	r3, r3, #8
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00c      	beq.n	8002f9a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	f003 0310 	and.w	r3, r3, #16
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d007      	beq.n	8002f9a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2210      	movs	r2, #16
 8002f98:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00b      	beq.n	8002fbc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d006      	beq.n	8002fbc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2208      	movs	r2, #8
 8002fb4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f92a 	bl	8003210 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d009      	beq.n	8002fda <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7fe f8eb 	bl	80011b0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00c      	beq.n	8002ffe <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	f003 0310 	and.w	r3, r3, #16
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d007      	beq.n	8002ffe <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	f003 0320 	and.w	r3, r3, #32
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00b      	beq.n	8003020 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d006      	beq.n	8003020 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2208      	movs	r2, #8
 8003018:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f90a 	bl	8003234 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	f003 0310 	and.w	r3, r3, #16
 8003026:	2b00      	cmp	r3, #0
 8003028:	d009      	beq.n	800303e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 f8f2 	bl	8003222 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00b      	beq.n	8003060 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	2b00      	cmp	r3, #0
 8003050:	d006      	beq.n	8003060 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2210      	movs	r2, #16
 8003058:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f8f3 	bl	8003246 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00b      	beq.n	8003082 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	f003 0308 	and.w	r3, r3, #8
 8003070:	2b00      	cmp	r3, #0
 8003072:	d006      	beq.n	8003082 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2208      	movs	r2, #8
 800307a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f8eb 	bl	8003258 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d07b      	beq.n	8003184 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	d072      	beq.n	800317c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d008      	beq.n	80030b2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	f043 0301 	orr.w	r3, r3, #1
 80030b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	f043 0302 	orr.w	r3, r3, #2
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d008      	beq.n	80030ea <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d043      	beq.n	800317c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d03e      	beq.n	800317c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003104:	2b60      	cmp	r3, #96	@ 0x60
 8003106:	d02b      	beq.n	8003160 <HAL_CAN_IRQHandler+0x32a>
 8003108:	2b60      	cmp	r3, #96	@ 0x60
 800310a:	d82e      	bhi.n	800316a <HAL_CAN_IRQHandler+0x334>
 800310c:	2b50      	cmp	r3, #80	@ 0x50
 800310e:	d022      	beq.n	8003156 <HAL_CAN_IRQHandler+0x320>
 8003110:	2b50      	cmp	r3, #80	@ 0x50
 8003112:	d82a      	bhi.n	800316a <HAL_CAN_IRQHandler+0x334>
 8003114:	2b40      	cmp	r3, #64	@ 0x40
 8003116:	d019      	beq.n	800314c <HAL_CAN_IRQHandler+0x316>
 8003118:	2b40      	cmp	r3, #64	@ 0x40
 800311a:	d826      	bhi.n	800316a <HAL_CAN_IRQHandler+0x334>
 800311c:	2b30      	cmp	r3, #48	@ 0x30
 800311e:	d010      	beq.n	8003142 <HAL_CAN_IRQHandler+0x30c>
 8003120:	2b30      	cmp	r3, #48	@ 0x30
 8003122:	d822      	bhi.n	800316a <HAL_CAN_IRQHandler+0x334>
 8003124:	2b10      	cmp	r3, #16
 8003126:	d002      	beq.n	800312e <HAL_CAN_IRQHandler+0x2f8>
 8003128:	2b20      	cmp	r3, #32
 800312a:	d005      	beq.n	8003138 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800312c:	e01d      	b.n	800316a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	f043 0308 	orr.w	r3, r3, #8
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003136:	e019      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313a:	f043 0310 	orr.w	r3, r3, #16
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003140:	e014      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	f043 0320 	orr.w	r3, r3, #32
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800314a:	e00f      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003152:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003154:	e00a      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800315c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800315e:	e005      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003168:	e000      	b.n	800316c <HAL_CAN_IRQHandler+0x336>
            break;
 800316a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	699a      	ldr	r2, [r3, #24]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800317a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2204      	movs	r2, #4
 8003182:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003186:	2b00      	cmp	r3, #0
 8003188:	d008      	beq.n	800319c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f867 	bl	800326a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800319c:	bf00      	nop
 800319e:	3728      	adds	r7, #40	@ 0x28
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr

080031b6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80031be:	bf00      	nop
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bc80      	pop	{r7}
 80031c6:	4770      	bx	lr

080031c8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr

080031da <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bc80      	pop	{r7}
 80031ea:	4770      	bx	lr

080031ec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr

08003210 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	bc80      	pop	{r7}
 8003220:	4770      	bx	lr

08003222 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr

08003234 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr

0800326a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr

0800327c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <__NVIC_SetPriorityGrouping+0x44>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003298:	4013      	ands	r3, r2
 800329a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ae:	4a04      	ldr	r2, [pc, #16]	@ (80032c0 <__NVIC_SetPriorityGrouping+0x44>)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	60d3      	str	r3, [r2, #12]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000ed00 	.word	0xe000ed00

080032c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032c8:	4b04      	ldr	r3, [pc, #16]	@ (80032dc <__NVIC_GetPriorityGrouping+0x18>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	0a1b      	lsrs	r3, r3, #8
 80032ce:	f003 0307 	and.w	r3, r3, #7
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	db0b      	blt.n	800330a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	f003 021f 	and.w	r2, r3, #31
 80032f8:	4906      	ldr	r1, [pc, #24]	@ (8003314 <__NVIC_EnableIRQ+0x34>)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	095b      	lsrs	r3, r3, #5
 8003300:	2001      	movs	r0, #1
 8003302:	fa00 f202 	lsl.w	r2, r0, r2
 8003306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800330a:	bf00      	nop
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	e000e100 	.word	0xe000e100

08003318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	4603      	mov	r3, r0
 8003320:	6039      	str	r1, [r7, #0]
 8003322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003328:	2b00      	cmp	r3, #0
 800332a:	db0a      	blt.n	8003342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	b2da      	uxtb	r2, r3
 8003330:	490c      	ldr	r1, [pc, #48]	@ (8003364 <__NVIC_SetPriority+0x4c>)
 8003332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003336:	0112      	lsls	r2, r2, #4
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	440b      	add	r3, r1
 800333c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003340:	e00a      	b.n	8003358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	b2da      	uxtb	r2, r3
 8003346:	4908      	ldr	r1, [pc, #32]	@ (8003368 <__NVIC_SetPriority+0x50>)
 8003348:	79fb      	ldrb	r3, [r7, #7]
 800334a:	f003 030f 	and.w	r3, r3, #15
 800334e:	3b04      	subs	r3, #4
 8003350:	0112      	lsls	r2, r2, #4
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	440b      	add	r3, r1
 8003356:	761a      	strb	r2, [r3, #24]
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	e000e100 	.word	0xe000e100
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800336c:	b480      	push	{r7}
 800336e:	b089      	sub	sp, #36	@ 0x24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f1c3 0307 	rsb	r3, r3, #7
 8003386:	2b04      	cmp	r3, #4
 8003388:	bf28      	it	cs
 800338a:	2304      	movcs	r3, #4
 800338c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	3304      	adds	r3, #4
 8003392:	2b06      	cmp	r3, #6
 8003394:	d902      	bls.n	800339c <NVIC_EncodePriority+0x30>
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	3b03      	subs	r3, #3
 800339a:	e000      	b.n	800339e <NVIC_EncodePriority+0x32>
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a0:	f04f 32ff 	mov.w	r2, #4294967295
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	43da      	mvns	r2, r3
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	401a      	ands	r2, r3
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b4:	f04f 31ff 	mov.w	r1, #4294967295
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	fa01 f303 	lsl.w	r3, r1, r3
 80033be:	43d9      	mvns	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c4:	4313      	orrs	r3, r2
         );
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3724      	adds	r7, #36	@ 0x24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr

080033d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	3b01      	subs	r3, #1
 80033dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033e0:	d301      	bcc.n	80033e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033e2:	2301      	movs	r3, #1
 80033e4:	e00f      	b.n	8003406 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003410 <SysTick_Config+0x40>)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ee:	210f      	movs	r1, #15
 80033f0:	f04f 30ff 	mov.w	r0, #4294967295
 80033f4:	f7ff ff90 	bl	8003318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <SysTick_Config+0x40>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033fe:	4b04      	ldr	r3, [pc, #16]	@ (8003410 <SysTick_Config+0x40>)
 8003400:	2207      	movs	r2, #7
 8003402:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	e000e010 	.word	0xe000e010

08003414 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff2d 	bl	800327c <__NVIC_SetPriorityGrouping>
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800342a:	b580      	push	{r7, lr}
 800342c:	b086      	sub	sp, #24
 800342e:	af00      	add	r7, sp, #0
 8003430:	4603      	mov	r3, r0
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	607a      	str	r2, [r7, #4]
 8003436:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800343c:	f7ff ff42 	bl	80032c4 <__NVIC_GetPriorityGrouping>
 8003440:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	68b9      	ldr	r1, [r7, #8]
 8003446:	6978      	ldr	r0, [r7, #20]
 8003448:	f7ff ff90 	bl	800336c <NVIC_EncodePriority>
 800344c:	4602      	mov	r2, r0
 800344e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003452:	4611      	mov	r1, r2
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff ff5f 	bl	8003318 <__NVIC_SetPriority>
}
 800345a:	bf00      	nop
 800345c:	3718      	adds	r7, #24
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b082      	sub	sp, #8
 8003466:	af00      	add	r7, sp, #0
 8003468:	4603      	mov	r3, r0
 800346a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800346c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff35 	bl	80032e0 <__NVIC_EnableIRQ>
}
 8003476:	bf00      	nop
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7ff ffa2 	bl	80033d0 <SysTick_Config>
 800348c:	4603      	mov	r3, r0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003498:	b480      	push	{r7}
 800349a:	b08b      	sub	sp, #44	@ 0x2c
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034a2:	2300      	movs	r3, #0
 80034a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034a6:	2300      	movs	r3, #0
 80034a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034aa:	e169      	b.n	8003780 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034ac:	2201      	movs	r2, #1
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	69fa      	ldr	r2, [r7, #28]
 80034bc:	4013      	ands	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	f040 8158 	bne.w	800377a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	4a9a      	ldr	r2, [pc, #616]	@ (8003738 <HAL_GPIO_Init+0x2a0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d05e      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
 80034d4:	4a98      	ldr	r2, [pc, #608]	@ (8003738 <HAL_GPIO_Init+0x2a0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d875      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 80034da:	4a98      	ldr	r2, [pc, #608]	@ (800373c <HAL_GPIO_Init+0x2a4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d058      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
 80034e0:	4a96      	ldr	r2, [pc, #600]	@ (800373c <HAL_GPIO_Init+0x2a4>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d86f      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 80034e6:	4a96      	ldr	r2, [pc, #600]	@ (8003740 <HAL_GPIO_Init+0x2a8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d052      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
 80034ec:	4a94      	ldr	r2, [pc, #592]	@ (8003740 <HAL_GPIO_Init+0x2a8>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d869      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 80034f2:	4a94      	ldr	r2, [pc, #592]	@ (8003744 <HAL_GPIO_Init+0x2ac>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d04c      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
 80034f8:	4a92      	ldr	r2, [pc, #584]	@ (8003744 <HAL_GPIO_Init+0x2ac>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d863      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 80034fe:	4a92      	ldr	r2, [pc, #584]	@ (8003748 <HAL_GPIO_Init+0x2b0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d046      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
 8003504:	4a90      	ldr	r2, [pc, #576]	@ (8003748 <HAL_GPIO_Init+0x2b0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d85d      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 800350a:	2b12      	cmp	r3, #18
 800350c:	d82a      	bhi.n	8003564 <HAL_GPIO_Init+0xcc>
 800350e:	2b12      	cmp	r3, #18
 8003510:	d859      	bhi.n	80035c6 <HAL_GPIO_Init+0x12e>
 8003512:	a201      	add	r2, pc, #4	@ (adr r2, 8003518 <HAL_GPIO_Init+0x80>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	08003593 	.word	0x08003593
 800351c:	0800356d 	.word	0x0800356d
 8003520:	0800357f 	.word	0x0800357f
 8003524:	080035c1 	.word	0x080035c1
 8003528:	080035c7 	.word	0x080035c7
 800352c:	080035c7 	.word	0x080035c7
 8003530:	080035c7 	.word	0x080035c7
 8003534:	080035c7 	.word	0x080035c7
 8003538:	080035c7 	.word	0x080035c7
 800353c:	080035c7 	.word	0x080035c7
 8003540:	080035c7 	.word	0x080035c7
 8003544:	080035c7 	.word	0x080035c7
 8003548:	080035c7 	.word	0x080035c7
 800354c:	080035c7 	.word	0x080035c7
 8003550:	080035c7 	.word	0x080035c7
 8003554:	080035c7 	.word	0x080035c7
 8003558:	080035c7 	.word	0x080035c7
 800355c:	08003575 	.word	0x08003575
 8003560:	08003589 	.word	0x08003589
 8003564:	4a79      	ldr	r2, [pc, #484]	@ (800374c <HAL_GPIO_Init+0x2b4>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800356a:	e02c      	b.n	80035c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	623b      	str	r3, [r7, #32]
          break;
 8003572:	e029      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	3304      	adds	r3, #4
 800357a:	623b      	str	r3, [r7, #32]
          break;
 800357c:	e024      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	3308      	adds	r3, #8
 8003584:	623b      	str	r3, [r7, #32]
          break;
 8003586:	e01f      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	330c      	adds	r3, #12
 800358e:	623b      	str	r3, [r7, #32]
          break;
 8003590:	e01a      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d102      	bne.n	80035a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800359a:	2304      	movs	r3, #4
 800359c:	623b      	str	r3, [r7, #32]
          break;
 800359e:	e013      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d105      	bne.n	80035b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035a8:	2308      	movs	r3, #8
 80035aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	611a      	str	r2, [r3, #16]
          break;
 80035b2:	e009      	b.n	80035c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035b4:	2308      	movs	r3, #8
 80035b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	69fa      	ldr	r2, [r7, #28]
 80035bc:	615a      	str	r2, [r3, #20]
          break;
 80035be:	e003      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035c0:	2300      	movs	r3, #0
 80035c2:	623b      	str	r3, [r7, #32]
          break;
 80035c4:	e000      	b.n	80035c8 <HAL_GPIO_Init+0x130>
          break;
 80035c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	2bff      	cmp	r3, #255	@ 0xff
 80035cc:	d801      	bhi.n	80035d2 <HAL_GPIO_Init+0x13a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	e001      	b.n	80035d6 <HAL_GPIO_Init+0x13e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3304      	adds	r3, #4
 80035d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2bff      	cmp	r3, #255	@ 0xff
 80035dc:	d802      	bhi.n	80035e4 <HAL_GPIO_Init+0x14c>
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	e002      	b.n	80035ea <HAL_GPIO_Init+0x152>
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	3b08      	subs	r3, #8
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	210f      	movs	r1, #15
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	fa01 f303 	lsl.w	r3, r1, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	401a      	ands	r2, r3
 80035fc:	6a39      	ldr	r1, [r7, #32]
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	fa01 f303 	lsl.w	r3, r1, r3
 8003604:	431a      	orrs	r2, r3
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 80b1 	beq.w	800377a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003618:	4b4d      	ldr	r3, [pc, #308]	@ (8003750 <HAL_GPIO_Init+0x2b8>)
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	4a4c      	ldr	r2, [pc, #304]	@ (8003750 <HAL_GPIO_Init+0x2b8>)
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	6193      	str	r3, [r2, #24]
 8003624:	4b4a      	ldr	r3, [pc, #296]	@ (8003750 <HAL_GPIO_Init+0x2b8>)
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003630:	4a48      	ldr	r2, [pc, #288]	@ (8003754 <HAL_GPIO_Init+0x2bc>)
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	089b      	lsrs	r3, r3, #2
 8003636:	3302      	adds	r3, #2
 8003638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800363c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	f003 0303 	and.w	r3, r3, #3
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	220f      	movs	r2, #15
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4013      	ands	r3, r2
 8003652:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a40      	ldr	r2, [pc, #256]	@ (8003758 <HAL_GPIO_Init+0x2c0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d013      	beq.n	8003684 <HAL_GPIO_Init+0x1ec>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a3f      	ldr	r2, [pc, #252]	@ (800375c <HAL_GPIO_Init+0x2c4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d00d      	beq.n	8003680 <HAL_GPIO_Init+0x1e8>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a3e      	ldr	r2, [pc, #248]	@ (8003760 <HAL_GPIO_Init+0x2c8>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d007      	beq.n	800367c <HAL_GPIO_Init+0x1e4>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a3d      	ldr	r2, [pc, #244]	@ (8003764 <HAL_GPIO_Init+0x2cc>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <HAL_GPIO_Init+0x1e0>
 8003674:	2303      	movs	r3, #3
 8003676:	e006      	b.n	8003686 <HAL_GPIO_Init+0x1ee>
 8003678:	2304      	movs	r3, #4
 800367a:	e004      	b.n	8003686 <HAL_GPIO_Init+0x1ee>
 800367c:	2302      	movs	r3, #2
 800367e:	e002      	b.n	8003686 <HAL_GPIO_Init+0x1ee>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <HAL_GPIO_Init+0x1ee>
 8003684:	2300      	movs	r3, #0
 8003686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003688:	f002 0203 	and.w	r2, r2, #3
 800368c:	0092      	lsls	r2, r2, #2
 800368e:	4093      	lsls	r3, r2
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003696:	492f      	ldr	r1, [pc, #188]	@ (8003754 <HAL_GPIO_Init+0x2bc>)
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	3302      	adds	r3, #2
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d006      	beq.n	80036be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	492c      	ldr	r1, [pc, #176]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	608b      	str	r3, [r1, #8]
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036be:	4b2a      	ldr	r3, [pc, #168]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	4928      	ldr	r1, [pc, #160]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036c8:	4013      	ands	r3, r2
 80036ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d006      	beq.n	80036e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80036d8:	4b23      	ldr	r3, [pc, #140]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	4922      	ldr	r1, [pc, #136]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60cb      	str	r3, [r1, #12]
 80036e4:	e006      	b.n	80036f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80036e6:	4b20      	ldr	r3, [pc, #128]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	491e      	ldr	r1, [pc, #120]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d006      	beq.n	800370e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003700:	4b19      	ldr	r3, [pc, #100]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	4918      	ldr	r1, [pc, #96]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	4313      	orrs	r3, r2
 800370a:	604b      	str	r3, [r1, #4]
 800370c:	e006      	b.n	800371c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800370e:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	43db      	mvns	r3, r3
 8003716:	4914      	ldr	r1, [pc, #80]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 8003718:	4013      	ands	r3, r2
 800371a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d021      	beq.n	800376c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003728:	4b0f      	ldr	r3, [pc, #60]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	490e      	ldr	r1, [pc, #56]	@ (8003768 <HAL_GPIO_Init+0x2d0>)
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	4313      	orrs	r3, r2
 8003732:	600b      	str	r3, [r1, #0]
 8003734:	e021      	b.n	800377a <HAL_GPIO_Init+0x2e2>
 8003736:	bf00      	nop
 8003738:	10320000 	.word	0x10320000
 800373c:	10310000 	.word	0x10310000
 8003740:	10220000 	.word	0x10220000
 8003744:	10210000 	.word	0x10210000
 8003748:	10120000 	.word	0x10120000
 800374c:	10110000 	.word	0x10110000
 8003750:	40021000 	.word	0x40021000
 8003754:	40010000 	.word	0x40010000
 8003758:	40010800 	.word	0x40010800
 800375c:	40010c00 	.word	0x40010c00
 8003760:	40011000 	.word	0x40011000
 8003764:	40011400 	.word	0x40011400
 8003768:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800376c:	4b0b      	ldr	r3, [pc, #44]	@ (800379c <HAL_GPIO_Init+0x304>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	43db      	mvns	r3, r3
 8003774:	4909      	ldr	r1, [pc, #36]	@ (800379c <HAL_GPIO_Init+0x304>)
 8003776:	4013      	ands	r3, r2
 8003778:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800377a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377c:	3301      	adds	r3, #1
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	fa22 f303 	lsr.w	r3, r2, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	f47f ae8e 	bne.w	80034ac <HAL_GPIO_Init+0x14>
  }
}
 8003790:	bf00      	nop
 8003792:	bf00      	nop
 8003794:	372c      	adds	r7, #44	@ 0x2c
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr
 800379c:	40010400 	.word	0x40010400

080037a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	887b      	ldrh	r3, [r7, #2]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	e001      	b.n	80037c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	460b      	mov	r3, r1
 80037d8:	807b      	strh	r3, [r7, #2]
 80037da:	4613      	mov	r3, r2
 80037dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037de:	787b      	ldrb	r3, [r7, #1]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037e4:	887a      	ldrh	r2, [r7, #2]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037ea:	e003      	b.n	80037f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037ec:	887b      	ldrh	r3, [r7, #2]
 80037ee:	041a      	lsls	r2, r3, #16
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	611a      	str	r2, [r3, #16]
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037fe:	b480      	push	{r7}
 8003800:	b085      	sub	sp, #20
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	460b      	mov	r3, r1
 8003808:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003810:	887a      	ldrh	r2, [r7, #2]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4013      	ands	r3, r2
 8003816:	041a      	lsls	r2, r3, #16
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	43d9      	mvns	r1, r3
 800381c:	887b      	ldrh	r3, [r7, #2]
 800381e:	400b      	ands	r3, r1
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	611a      	str	r2, [r3, #16]
}
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr

08003830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e12b      	b.n	8003a9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d106      	bne.n	800385c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7fe f932 	bl	8001ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2224      	movs	r2, #36	@ 0x24
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003882:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003892:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003894:	f001 fbfc 	bl	8005090 <HAL_RCC_GetPCLK1Freq>
 8003898:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	4a81      	ldr	r2, [pc, #516]	@ (8003aa4 <HAL_I2C_Init+0x274>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d807      	bhi.n	80038b4 <HAL_I2C_Init+0x84>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a80      	ldr	r2, [pc, #512]	@ (8003aa8 <HAL_I2C_Init+0x278>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	bf94      	ite	ls
 80038ac:	2301      	movls	r3, #1
 80038ae:	2300      	movhi	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	e006      	b.n	80038c2 <HAL_I2C_Init+0x92>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4a7d      	ldr	r2, [pc, #500]	@ (8003aac <HAL_I2C_Init+0x27c>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	bf94      	ite	ls
 80038bc:	2301      	movls	r3, #1
 80038be:	2300      	movhi	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e0e7      	b.n	8003a9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4a78      	ldr	r2, [pc, #480]	@ (8003ab0 <HAL_I2C_Init+0x280>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	0c9b      	lsrs	r3, r3, #18
 80038d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	4a6a      	ldr	r2, [pc, #424]	@ (8003aa4 <HAL_I2C_Init+0x274>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d802      	bhi.n	8003904 <HAL_I2C_Init+0xd4>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	3301      	adds	r3, #1
 8003902:	e009      	b.n	8003918 <HAL_I2C_Init+0xe8>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	4a69      	ldr	r2, [pc, #420]	@ (8003ab4 <HAL_I2C_Init+0x284>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	099b      	lsrs	r3, r3, #6
 8003916:	3301      	adds	r3, #1
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	6812      	ldr	r2, [r2, #0]
 800391c:	430b      	orrs	r3, r1
 800391e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800392a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	495c      	ldr	r1, [pc, #368]	@ (8003aa4 <HAL_I2C_Init+0x274>)
 8003934:	428b      	cmp	r3, r1
 8003936:	d819      	bhi.n	800396c <HAL_I2C_Init+0x13c>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	1e59      	subs	r1, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	005b      	lsls	r3, r3, #1
 8003942:	fbb1 f3f3 	udiv	r3, r1, r3
 8003946:	1c59      	adds	r1, r3, #1
 8003948:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800394c:	400b      	ands	r3, r1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_I2C_Init+0x138>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1e59      	subs	r1, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003960:	3301      	adds	r3, #1
 8003962:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003966:	e051      	b.n	8003a0c <HAL_I2C_Init+0x1dc>
 8003968:	2304      	movs	r3, #4
 800396a:	e04f      	b.n	8003a0c <HAL_I2C_Init+0x1dc>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d111      	bne.n	8003998 <HAL_I2C_Init+0x168>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	1e58      	subs	r0, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6859      	ldr	r1, [r3, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	440b      	add	r3, r1
 8003982:	fbb0 f3f3 	udiv	r3, r0, r3
 8003986:	3301      	adds	r3, #1
 8003988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	e012      	b.n	80039be <HAL_I2C_Init+0x18e>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1e58      	subs	r0, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6859      	ldr	r1, [r3, #4]
 80039a0:	460b      	mov	r3, r1
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	0099      	lsls	r1, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ae:	3301      	adds	r3, #1
 80039b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	bf0c      	ite	eq
 80039b8:	2301      	moveq	r3, #1
 80039ba:	2300      	movne	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_I2C_Init+0x196>
 80039c2:	2301      	movs	r3, #1
 80039c4:	e022      	b.n	8003a0c <HAL_I2C_Init+0x1dc>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10e      	bne.n	80039ec <HAL_I2C_Init+0x1bc>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1e58      	subs	r0, r3, #1
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6859      	ldr	r1, [r3, #4]
 80039d6:	460b      	mov	r3, r1
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	440b      	add	r3, r1
 80039dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80039e0:	3301      	adds	r3, #1
 80039e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ea:	e00f      	b.n	8003a0c <HAL_I2C_Init+0x1dc>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	1e58      	subs	r0, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	0099      	lsls	r1, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a02:	3301      	adds	r3, #1
 8003a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	6809      	ldr	r1, [r1, #0]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69da      	ldr	r2, [r3, #28]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6911      	ldr	r1, [r2, #16]
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68d2      	ldr	r2, [r2, #12]
 8003a46:	4311      	orrs	r1, r2
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	430b      	orrs	r3, r1
 8003a4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f042 0201 	orr.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	000186a0 	.word	0x000186a0
 8003aa8:	001e847f 	.word	0x001e847f
 8003aac:	003d08ff 	.word	0x003d08ff
 8003ab0:	431bde83 	.word	0x431bde83
 8003ab4:	10624dd3 	.word	0x10624dd3

08003ab8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	4608      	mov	r0, r1
 8003ac2:	4611      	mov	r1, r2
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	817b      	strh	r3, [r7, #10]
 8003aca:	460b      	mov	r3, r1
 8003acc:	813b      	strh	r3, [r7, #8]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ad2:	f7fe fd65 	bl	80025a0 <HAL_GetTick>
 8003ad6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b20      	cmp	r3, #32
 8003ae2:	f040 80d9 	bne.w	8003c98 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	2319      	movs	r3, #25
 8003aec:	2201      	movs	r2, #1
 8003aee:	496d      	ldr	r1, [pc, #436]	@ (8003ca4 <HAL_I2C_Mem_Write+0x1ec>)
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f000 fccd 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003afc:	2302      	movs	r3, #2
 8003afe:	e0cc      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d101      	bne.n	8003b0e <HAL_I2C_Mem_Write+0x56>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e0c5      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d007      	beq.n	8003b34 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b42:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2221      	movs	r2, #33	@ 0x21
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2240      	movs	r2, #64	@ 0x40
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a3a      	ldr	r2, [r7, #32]
 8003b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4a4d      	ldr	r2, [pc, #308]	@ (8003ca8 <HAL_I2C_Mem_Write+0x1f0>)
 8003b74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b76:	88f8      	ldrh	r0, [r7, #6]
 8003b78:	893a      	ldrh	r2, [r7, #8]
 8003b7a:	8979      	ldrh	r1, [r7, #10]
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b82:	9300      	str	r3, [sp, #0]
 8003b84:	4603      	mov	r3, r0
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 fb04 	bl	8004194 <I2C_RequestMemoryWrite>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d052      	beq.n	8003c38 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e081      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 fd92 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00d      	beq.n	8003bc2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	d107      	bne.n	8003bbe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e06b      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc6:	781a      	ldrb	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	1c5a      	adds	r2, r3, #1
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d11b      	bne.n	8003c38 <HAL_I2C_Mem_Write+0x180>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d017      	beq.n	8003c38 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1aa      	bne.n	8003b96 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 fd85 	bl	8004754 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00d      	beq.n	8003c6c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d107      	bne.n	8003c68 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c66:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e016      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c94:	2300      	movs	r3, #0
 8003c96:	e000      	b.n	8003c9a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c98:	2302      	movs	r3, #2
  }
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	00100002 	.word	0x00100002
 8003ca8:	ffff0000 	.word	0xffff0000

08003cac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08c      	sub	sp, #48	@ 0x30
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	4608      	mov	r0, r1
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4603      	mov	r3, r0
 8003cbc:	817b      	strh	r3, [r7, #10]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	813b      	strh	r3, [r7, #8]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cca:	f7fe fc69 	bl	80025a0 <HAL_GetTick>
 8003cce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	f040 8250 	bne.w	800417e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	2319      	movs	r3, #25
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	4982      	ldr	r1, [pc, #520]	@ (8003ef0 <HAL_I2C_Mem_Read+0x244>)
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fbd1 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	e243      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d101      	bne.n	8003d06 <HAL_I2C_Mem_Read+0x5a>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e23c      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d007      	beq.n	8003d2c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2222      	movs	r2, #34	@ 0x22
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2240      	movs	r2, #64	@ 0x40
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4a62      	ldr	r2, [pc, #392]	@ (8003ef4 <HAL_I2C_Mem_Read+0x248>)
 8003d6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d6e:	88f8      	ldrh	r0, [r7, #6]
 8003d70:	893a      	ldrh	r2, [r7, #8]
 8003d72:	8979      	ldrh	r1, [r7, #10]
 8003d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d76:	9301      	str	r3, [sp, #4]
 8003d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 fa9e 	bl	80042c0 <I2C_RequestMemoryRead>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e1f8      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d113      	bne.n	8003dbe <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	61fb      	str	r3, [r7, #28]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	61fb      	str	r3, [r7, #28]
 8003daa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e1cc      	b.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d11e      	bne.n	8003e04 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003dd6:	b672      	cpsid	i
}
 8003dd8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61bb      	str	r3, [r7, #24]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	61bb      	str	r3, [r7, #24]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dfe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003e00:	b662      	cpsie	i
}
 8003e02:	e035      	b.n	8003e70 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d11e      	bne.n	8003e4a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e1a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e1c:	b672      	cpsid	i
}
 8003e1e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e20:	2300      	movs	r3, #0
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	617b      	str	r3, [r7, #20]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003e46:	b662      	cpsie	i
}
 8003e48:	e012      	b.n	8003e70 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e58:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	613b      	str	r3, [r7, #16]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003e70:	e172      	b.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e76:	2b03      	cmp	r3, #3
 8003e78:	f200 811f 	bhi.w	80040ba <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d123      	bne.n	8003ecc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 fcab 	bl	80047e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e173      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	691a      	ldr	r2, [r3, #16]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003eca:	e145      	b.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d152      	bne.n	8003f7a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eda:	2200      	movs	r2, #0
 8003edc:	4906      	ldr	r1, [pc, #24]	@ (8003ef8 <HAL_I2C_Mem_Read+0x24c>)
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fad6 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e148      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
 8003eee:	bf00      	nop
 8003ef0:	00100002 	.word	0x00100002
 8003ef4:	ffff0000 	.word	0xffff0000
 8003ef8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003efc:	b672      	cpsid	i
}
 8003efe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f42:	b662      	cpsie	i
}
 8003f44:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	691a      	ldr	r2, [r3, #16]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f62:	3b01      	subs	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f78:	e0ee      	b.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f80:	2200      	movs	r2, #0
 8003f82:	4981      	ldr	r1, [pc, #516]	@ (8004188 <HAL_I2C_Mem_Read+0x4dc>)
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 fa83 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0f5      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fa2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003fa4:	b672      	cpsid	i
}
 8003fa6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fda:	4b6c      	ldr	r3, [pc, #432]	@ (800418c <HAL_I2C_Mem_Read+0x4e0>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	08db      	lsrs	r3, r3, #3
 8003fe0:	4a6b      	ldr	r2, [pc, #428]	@ (8004190 <HAL_I2C_Mem_Read+0x4e4>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	0a1a      	lsrs	r2, r3, #8
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	00da      	lsls	r2, r3, #3
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003ffa:	6a3b      	ldr	r3, [r7, #32]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d118      	bne.n	8004032 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	f043 0220 	orr.w	r2, r3, #32
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004022:	b662      	cpsie	i
}
 8004024:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e0a6      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b04      	cmp	r3, #4
 800403e:	d1d9      	bne.n	8003ff4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800404e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004078:	b29b      	uxth	r3, r3
 800407a:	3b01      	subs	r3, #1
 800407c:	b29a      	uxth	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004082:	b662      	cpsie	i
}
 8004084:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a2:	3b01      	subs	r3, #1
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80040b8:	e04e      	b.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 fb90 	bl	80047e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e058      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	b2d2      	uxtb	r2, r2
 80040da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ea:	3b01      	subs	r3, #1
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b04      	cmp	r3, #4
 800410c:	d124      	bne.n	8004158 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004112:	2b03      	cmp	r3, #3
 8004114:	d107      	bne.n	8004126 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004124:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	691a      	ldr	r2, [r3, #16]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	b2d2      	uxtb	r2, r2
 8004132:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004138:	1c5a      	adds	r2, r3, #1
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004142:	3b01      	subs	r3, #1
 8004144:	b29a      	uxth	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414e:	b29b      	uxth	r3, r3
 8004150:	3b01      	subs	r3, #1
 8004152:	b29a      	uxth	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415c:	2b00      	cmp	r3, #0
 800415e:	f47f ae88 	bne.w	8003e72 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2220      	movs	r2, #32
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	e000      	b.n	8004180 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800417e:	2302      	movs	r3, #2
  }
}
 8004180:	4618      	mov	r0, r3
 8004182:	3728      	adds	r7, #40	@ 0x28
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	00010004 	.word	0x00010004
 800418c:	20000000 	.word	0x20000000
 8004190:	14f8b589 	.word	0x14f8b589

08004194 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	4608      	mov	r0, r1
 800419e:	4611      	mov	r1, r2
 80041a0:	461a      	mov	r2, r3
 80041a2:	4603      	mov	r3, r0
 80041a4:	817b      	strh	r3, [r7, #10]
 80041a6:	460b      	mov	r3, r1
 80041a8:	813b      	strh	r3, [r7, #8]
 80041aa:	4613      	mov	r3, r2
 80041ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 f960 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00d      	beq.n	80041f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041e4:	d103      	bne.n	80041ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e05f      	b.n	80042b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041f2:	897b      	ldrh	r3, [r7, #10]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	461a      	mov	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004200:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	6a3a      	ldr	r2, [r7, #32]
 8004206:	492d      	ldr	r1, [pc, #180]	@ (80042bc <I2C_RequestMemoryWrite+0x128>)
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f9bb 	bl	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e04c      	b.n	80042b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	617b      	str	r3, [r7, #20]
 800422c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800422e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004230:	6a39      	ldr	r1, [r7, #32]
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 fa46 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00d      	beq.n	800425a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004242:	2b04      	cmp	r3, #4
 8004244:	d107      	bne.n	8004256 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004254:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e02b      	b.n	80042b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800425a:	88fb      	ldrh	r3, [r7, #6]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d105      	bne.n	800426c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004260:	893b      	ldrh	r3, [r7, #8]
 8004262:	b2da      	uxtb	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	611a      	str	r2, [r3, #16]
 800426a:	e021      	b.n	80042b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800426c:	893b      	ldrh	r3, [r7, #8]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	b29b      	uxth	r3, r3
 8004272:	b2da      	uxtb	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427c:	6a39      	ldr	r1, [r7, #32]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 fa20 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00d      	beq.n	80042a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	2b04      	cmp	r3, #4
 8004290:	d107      	bne.n	80042a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e005      	b.n	80042b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042a6:	893b      	ldrh	r3, [r7, #8]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	00010002 	.word	0x00010002

080042c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b088      	sub	sp, #32
 80042c4:	af02      	add	r7, sp, #8
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	4608      	mov	r0, r1
 80042ca:	4611      	mov	r1, r2
 80042cc:	461a      	mov	r2, r3
 80042ce:	4603      	mov	r3, r0
 80042d0:	817b      	strh	r3, [r7, #10]
 80042d2:	460b      	mov	r3, r1
 80042d4:	813b      	strh	r3, [r7, #8]
 80042d6:	4613      	mov	r3, r2
 80042d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	2200      	movs	r2, #0
 8004302:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 f8c2 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00d      	beq.n	800432e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004320:	d103      	bne.n	800432a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004328:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e0aa      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800432e:	897b      	ldrh	r3, [r7, #10]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	461a      	mov	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800433c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	6a3a      	ldr	r2, [r7, #32]
 8004342:	4952      	ldr	r1, [pc, #328]	@ (800448c <I2C_RequestMemoryRead+0x1cc>)
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 f91d 	bl	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e097      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	617b      	str	r3, [r7, #20]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800436a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800436c:	6a39      	ldr	r1, [r7, #32]
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f9a8 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00d      	beq.n	8004396 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437e:	2b04      	cmp	r3, #4
 8004380:	d107      	bne.n	8004392 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004390:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e076      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004396:	88fb      	ldrh	r3, [r7, #6]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d105      	bne.n	80043a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800439c:	893b      	ldrh	r3, [r7, #8]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	611a      	str	r2, [r3, #16]
 80043a6:	e021      	b.n	80043ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043a8:	893b      	ldrh	r3, [r7, #8]
 80043aa:	0a1b      	lsrs	r3, r3, #8
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b8:	6a39      	ldr	r1, [r7, #32]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f982 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00d      	beq.n	80043e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d107      	bne.n	80043de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e050      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043e2:	893b      	ldrh	r3, [r7, #8]
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ee:	6a39      	ldr	r1, [r7, #32]
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f967 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00d      	beq.n	8004418 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	2b04      	cmp	r3, #4
 8004402:	d107      	bne.n	8004414 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004412:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e035      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004426:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	2200      	movs	r2, #0
 8004430:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f82b 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d00d      	beq.n	800445c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800444e:	d103      	bne.n	8004458 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004456:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e013      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800445c:	897b      	ldrh	r3, [r7, #10]
 800445e:	b2db      	uxtb	r3, r3
 8004460:	f043 0301 	orr.w	r3, r3, #1
 8004464:	b2da      	uxtb	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	6a3a      	ldr	r2, [r7, #32]
 8004470:	4906      	ldr	r1, [pc, #24]	@ (800448c <I2C_RequestMemoryRead+0x1cc>)
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 f886 	bl	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e000      	b.n	8004484 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004482:	2300      	movs	r3, #0
}
 8004484:	4618      	mov	r0, r3
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	00010002 	.word	0x00010002

08004490 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	603b      	str	r3, [r7, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a0:	e048      	b.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a8:	d044      	beq.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044aa:	f7fe f879 	bl	80025a0 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d302      	bcc.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d139      	bne.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	0c1b      	lsrs	r3, r3, #16
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d10d      	bne.n	80044e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4013      	ands	r3, r2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf0c      	ite	eq
 80044dc:	2301      	moveq	r3, #1
 80044de:	2300      	movne	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	461a      	mov	r2, r3
 80044e4:	e00c      	b.n	8004500 <I2C_WaitOnFlagUntilTimeout+0x70>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	43da      	mvns	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	4013      	ands	r3, r2
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	bf0c      	ite	eq
 80044f8:	2301      	moveq	r3, #1
 80044fa:	2300      	movne	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	461a      	mov	r2, r3
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	429a      	cmp	r2, r3
 8004504:	d116      	bne.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	f043 0220 	orr.w	r2, r3, #32
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e023      	b.n	800457c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	0c1b      	lsrs	r3, r3, #16
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	d10d      	bne.n	800455a <I2C_WaitOnFlagUntilTimeout+0xca>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	43da      	mvns	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4013      	ands	r3, r2
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf0c      	ite	eq
 8004550:	2301      	moveq	r3, #1
 8004552:	2300      	movne	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	461a      	mov	r2, r3
 8004558:	e00c      	b.n	8004574 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	43da      	mvns	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4013      	ands	r3, r2
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	461a      	mov	r2, r3
 8004574:	79fb      	ldrb	r3, [r7, #7]
 8004576:	429a      	cmp	r2, r3
 8004578:	d093      	beq.n	80044a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004592:	e071      	b.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800459e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a2:	d123      	bne.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f043 0204 	orr.w	r2, r3, #4
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e067      	b.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f2:	d041      	beq.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f4:	f7fd ffd4 	bl	80025a0 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	429a      	cmp	r2, r3
 8004602:	d302      	bcc.n	800460a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d136      	bne.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b01      	cmp	r3, #1
 8004612:	d10c      	bne.n	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	43da      	mvns	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf14      	ite	ne
 8004626:	2301      	movne	r3, #1
 8004628:	2300      	moveq	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e00b      	b.n	8004646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	43da      	mvns	r2, r3
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	4013      	ands	r3, r2
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	bf14      	ite	ne
 8004640:	2301      	movne	r3, #1
 8004642:	2300      	moveq	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d016      	beq.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	f043 0220 	orr.w	r2, r3, #32
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e021      	b.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	0c1b      	lsrs	r3, r3, #16
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b01      	cmp	r3, #1
 8004680:	d10c      	bne.n	800469c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	43da      	mvns	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	4013      	ands	r3, r2
 800468e:	b29b      	uxth	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	e00b      	b.n	80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	43da      	mvns	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4013      	ands	r3, r2
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	bf14      	ite	ne
 80046ae:	2301      	movne	r3, #1
 80046b0:	2300      	moveq	r3, #0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f47f af6d 	bne.w	8004594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d0:	e034      	b.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 f8e3 	bl	800489e <I2C_IsAcknowledgeFailed>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e034      	b.n	800474c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e8:	d028      	beq.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fd ff59 	bl	80025a0 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d11d      	bne.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470a:	2b80      	cmp	r3, #128	@ 0x80
 800470c:	d016      	beq.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	f043 0220 	orr.w	r2, r3, #32
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e007      	b.n	800474c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004746:	2b80      	cmp	r3, #128	@ 0x80
 8004748:	d1c3      	bne.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004760:	e034      	b.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 f89b 	bl	800489e <I2C_IsAcknowledgeFailed>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e034      	b.n	80047dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004778:	d028      	beq.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fd ff11 	bl	80025a0 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	429a      	cmp	r2, r3
 8004788:	d302      	bcc.n	8004790 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d11d      	bne.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b04      	cmp	r3, #4
 800479c:	d016      	beq.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	f043 0220 	orr.w	r2, r3, #32
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e007      	b.n	80047dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	f003 0304 	and.w	r3, r3, #4
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d1c3      	bne.n	8004762 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047f0:	e049      	b.n	8004886 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	f003 0310 	and.w	r3, r3, #16
 80047fc:	2b10      	cmp	r3, #16
 80047fe:	d119      	bne.n	8004834 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f06f 0210 	mvn.w	r2, #16
 8004808:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2220      	movs	r2, #32
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e030      	b.n	8004896 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004834:	f7fd feb4 	bl	80025a0 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	429a      	cmp	r2, r3
 8004842:	d302      	bcc.n	800484a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d11d      	bne.n	8004886 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004854:	2b40      	cmp	r3, #64	@ 0x40
 8004856:	d016      	beq.n	8004886 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2220      	movs	r2, #32
 8004862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004872:	f043 0220 	orr.w	r2, r3, #32
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e007      	b.n	8004896 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004890:	2b40      	cmp	r3, #64	@ 0x40
 8004892:	d1ae      	bne.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b4:	d11b      	bne.n	80048ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2220      	movs	r2, #32
 80048ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	f043 0204 	orr.w	r2, r3, #4
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bc80      	pop	{r7}
 80048f8:	4770      	bx	lr
	...

080048fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e272      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 8087 	beq.w	8004a2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800491c:	4b92      	ldr	r3, [pc, #584]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 030c 	and.w	r3, r3, #12
 8004924:	2b04      	cmp	r3, #4
 8004926:	d00c      	beq.n	8004942 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004928:	4b8f      	ldr	r3, [pc, #572]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f003 030c 	and.w	r3, r3, #12
 8004930:	2b08      	cmp	r3, #8
 8004932:	d112      	bne.n	800495a <HAL_RCC_OscConfig+0x5e>
 8004934:	4b8c      	ldr	r3, [pc, #560]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004940:	d10b      	bne.n	800495a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004942:	4b89      	ldr	r3, [pc, #548]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d06c      	beq.n	8004a28 <HAL_RCC_OscConfig+0x12c>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d168      	bne.n	8004a28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e24c      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004962:	d106      	bne.n	8004972 <HAL_RCC_OscConfig+0x76>
 8004964:	4b80      	ldr	r3, [pc, #512]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a7f      	ldr	r2, [pc, #508]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 800496a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800496e:	6013      	str	r3, [r2, #0]
 8004970:	e02e      	b.n	80049d0 <HAL_RCC_OscConfig+0xd4>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10c      	bne.n	8004994 <HAL_RCC_OscConfig+0x98>
 800497a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a7a      	ldr	r2, [pc, #488]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	4b78      	ldr	r3, [pc, #480]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a77      	ldr	r2, [pc, #476]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 800498c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004990:	6013      	str	r3, [r2, #0]
 8004992:	e01d      	b.n	80049d0 <HAL_RCC_OscConfig+0xd4>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800499c:	d10c      	bne.n	80049b8 <HAL_RCC_OscConfig+0xbc>
 800499e:	4b72      	ldr	r3, [pc, #456]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a71      	ldr	r2, [pc, #452]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049a8:	6013      	str	r3, [r2, #0]
 80049aa:	4b6f      	ldr	r3, [pc, #444]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a6e      	ldr	r2, [pc, #440]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	e00b      	b.n	80049d0 <HAL_RCC_OscConfig+0xd4>
 80049b8:	4b6b      	ldr	r3, [pc, #428]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a6a      	ldr	r2, [pc, #424]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049c2:	6013      	str	r3, [r2, #0]
 80049c4:	4b68      	ldr	r3, [pc, #416]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a67      	ldr	r2, [pc, #412]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d013      	beq.n	8004a00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fd fde2 	bl	80025a0 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e0:	f7fd fdde 	bl	80025a0 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b64      	cmp	r3, #100	@ 0x64
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e200      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f0      	beq.n	80049e0 <HAL_RCC_OscConfig+0xe4>
 80049fe:	e014      	b.n	8004a2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a00:	f7fd fdce 	bl	80025a0 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a08:	f7fd fdca 	bl	80025a0 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b64      	cmp	r3, #100	@ 0x64
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e1ec      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a1a:	4b53      	ldr	r3, [pc, #332]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1f0      	bne.n	8004a08 <HAL_RCC_OscConfig+0x10c>
 8004a26:	e000      	b.n	8004a2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d063      	beq.n	8004afe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a36:	4b4c      	ldr	r3, [pc, #304]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f003 030c 	and.w	r3, r3, #12
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00b      	beq.n	8004a5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a42:	4b49      	ldr	r3, [pc, #292]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f003 030c 	and.w	r3, r3, #12
 8004a4a:	2b08      	cmp	r3, #8
 8004a4c:	d11c      	bne.n	8004a88 <HAL_RCC_OscConfig+0x18c>
 8004a4e:	4b46      	ldr	r3, [pc, #280]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d116      	bne.n	8004a88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a5a:	4b43      	ldr	r3, [pc, #268]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d005      	beq.n	8004a72 <HAL_RCC_OscConfig+0x176>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d001      	beq.n	8004a72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e1c0      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a72:	4b3d      	ldr	r3, [pc, #244]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	00db      	lsls	r3, r3, #3
 8004a80:	4939      	ldr	r1, [pc, #228]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a86:	e03a      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d020      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a90:	4b36      	ldr	r3, [pc, #216]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a92:	2201      	movs	r2, #1
 8004a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a96:	f7fd fd83 	bl	80025a0 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a9e:	f7fd fd7f 	bl	80025a0 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e1a1      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0f0      	beq.n	8004a9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004abc:	4b2a      	ldr	r3, [pc, #168]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	4927      	ldr	r1, [pc, #156]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	600b      	str	r3, [r1, #0]
 8004ad0:	e015      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ad2:	4b26      	ldr	r3, [pc, #152]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad8:	f7fd fd62 	bl	80025a0 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ae0:	f7fd fd5e 	bl	80025a0 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e180      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004af2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1f0      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d03a      	beq.n	8004b80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d019      	beq.n	8004b46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b12:	4b17      	ldr	r3, [pc, #92]	@ (8004b70 <HAL_RCC_OscConfig+0x274>)
 8004b14:	2201      	movs	r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b18:	f7fd fd42 	bl	80025a0 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b20:	f7fd fd3e 	bl	80025a0 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e160      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <HAL_RCC_OscConfig+0x26c>)
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004b3e:	2001      	movs	r0, #1
 8004b40:	f000 face 	bl	80050e0 <RCC_Delay>
 8004b44:	e01c      	b.n	8004b80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b46:	4b0a      	ldr	r3, [pc, #40]	@ (8004b70 <HAL_RCC_OscConfig+0x274>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b4c:	f7fd fd28 	bl	80025a0 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b52:	e00f      	b.n	8004b74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b54:	f7fd fd24 	bl	80025a0 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d908      	bls.n	8004b74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e146      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	42420000 	.word	0x42420000
 8004b70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b74:	4b92      	ldr	r3, [pc, #584]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1e9      	bne.n	8004b54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 80a6 	beq.w	8004cda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b92:	4b8b      	ldr	r3, [pc, #556]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10d      	bne.n	8004bba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b9e:	4b88      	ldr	r3, [pc, #544]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	4a87      	ldr	r2, [pc, #540]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	61d3      	str	r3, [r2, #28]
 8004baa:	4b85      	ldr	r3, [pc, #532]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bba:	4b82      	ldr	r3, [pc, #520]	@ (8004dc4 <HAL_RCC_OscConfig+0x4c8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d118      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bc6:	4b7f      	ldr	r3, [pc, #508]	@ (8004dc4 <HAL_RCC_OscConfig+0x4c8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a7e      	ldr	r2, [pc, #504]	@ (8004dc4 <HAL_RCC_OscConfig+0x4c8>)
 8004bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd2:	f7fd fce5 	bl	80025a0 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bda:	f7fd fce1 	bl	80025a0 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b64      	cmp	r3, #100	@ 0x64
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e103      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bec:	4b75      	ldr	r3, [pc, #468]	@ (8004dc4 <HAL_RCC_OscConfig+0x4c8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0f0      	beq.n	8004bda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d106      	bne.n	8004c0e <HAL_RCC_OscConfig+0x312>
 8004c00:	4b6f      	ldr	r3, [pc, #444]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	4a6e      	ldr	r2, [pc, #440]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6213      	str	r3, [r2, #32]
 8004c0c:	e02d      	b.n	8004c6a <HAL_RCC_OscConfig+0x36e>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10c      	bne.n	8004c30 <HAL_RCC_OscConfig+0x334>
 8004c16:	4b6a      	ldr	r3, [pc, #424]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	4a69      	ldr	r2, [pc, #420]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c1c:	f023 0301 	bic.w	r3, r3, #1
 8004c20:	6213      	str	r3, [r2, #32]
 8004c22:	4b67      	ldr	r3, [pc, #412]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	4a66      	ldr	r2, [pc, #408]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c28:	f023 0304 	bic.w	r3, r3, #4
 8004c2c:	6213      	str	r3, [r2, #32]
 8004c2e:	e01c      	b.n	8004c6a <HAL_RCC_OscConfig+0x36e>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	2b05      	cmp	r3, #5
 8004c36:	d10c      	bne.n	8004c52 <HAL_RCC_OscConfig+0x356>
 8004c38:	4b61      	ldr	r3, [pc, #388]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	4a60      	ldr	r2, [pc, #384]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c3e:	f043 0304 	orr.w	r3, r3, #4
 8004c42:	6213      	str	r3, [r2, #32]
 8004c44:	4b5e      	ldr	r3, [pc, #376]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	4a5d      	ldr	r2, [pc, #372]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	6213      	str	r3, [r2, #32]
 8004c50:	e00b      	b.n	8004c6a <HAL_RCC_OscConfig+0x36e>
 8004c52:	4b5b      	ldr	r3, [pc, #364]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	4a5a      	ldr	r2, [pc, #360]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c58:	f023 0301 	bic.w	r3, r3, #1
 8004c5c:	6213      	str	r3, [r2, #32]
 8004c5e:	4b58      	ldr	r3, [pc, #352]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	4a57      	ldr	r2, [pc, #348]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c64:	f023 0304 	bic.w	r3, r3, #4
 8004c68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d015      	beq.n	8004c9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c72:	f7fd fc95 	bl	80025a0 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c78:	e00a      	b.n	8004c90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7a:	f7fd fc91 	bl	80025a0 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e0b1      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c90:	4b4b      	ldr	r3, [pc, #300]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0ee      	beq.n	8004c7a <HAL_RCC_OscConfig+0x37e>
 8004c9c:	e014      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9e:	f7fd fc7f 	bl	80025a0 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca4:	e00a      	b.n	8004cbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca6:	f7fd fc7b 	bl	80025a0 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e09b      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cbc:	4b40      	ldr	r3, [pc, #256]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1ee      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cc8:	7dfb      	ldrb	r3, [r7, #23]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d105      	bne.n	8004cda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cce:	4b3c      	ldr	r3, [pc, #240]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	4a3b      	ldr	r2, [pc, #236]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004cd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 8087 	beq.w	8004df2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ce4:	4b36      	ldr	r3, [pc, #216]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f003 030c 	and.w	r3, r3, #12
 8004cec:	2b08      	cmp	r3, #8
 8004cee:	d061      	beq.n	8004db4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d146      	bne.n	8004d86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf8:	4b33      	ldr	r3, [pc, #204]	@ (8004dc8 <HAL_RCC_OscConfig+0x4cc>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfe:	f7fd fc4f 	bl	80025a0 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d04:	e008      	b.n	8004d18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d06:	f7fd fc4b 	bl	80025a0 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e06d      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d18:	4b29      	ldr	r3, [pc, #164]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f0      	bne.n	8004d06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d2c:	d108      	bne.n	8004d40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d2e:	4b24      	ldr	r3, [pc, #144]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	4921      	ldr	r1, [pc, #132]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d40:	4b1f      	ldr	r3, [pc, #124]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a19      	ldr	r1, [r3, #32]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d50:	430b      	orrs	r3, r1
 8004d52:	491b      	ldr	r1, [pc, #108]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d58:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc8 <HAL_RCC_OscConfig+0x4cc>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5e:	f7fd fc1f 	bl	80025a0 <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d64:	e008      	b.n	8004d78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d66:	f7fd fc1b 	bl	80025a0 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e03d      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d78:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0f0      	beq.n	8004d66 <HAL_RCC_OscConfig+0x46a>
 8004d84:	e035      	b.n	8004df2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d86:	4b10      	ldr	r3, [pc, #64]	@ (8004dc8 <HAL_RCC_OscConfig+0x4cc>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8c:	f7fd fc08 	bl	80025a0 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d94:	f7fd fc04 	bl	80025a0 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e026      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004da6:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <HAL_RCC_OscConfig+0x4c4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f0      	bne.n	8004d94 <HAL_RCC_OscConfig+0x498>
 8004db2:	e01e      	b.n	8004df2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	69db      	ldr	r3, [r3, #28]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d107      	bne.n	8004dcc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e019      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <HAL_RCC_OscConfig+0x500>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d106      	bne.n	8004dee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d001      	beq.n	8004df2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40021000 	.word	0x40021000

08004e00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e0d0      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e14:	4b6a      	ldr	r3, [pc, #424]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d910      	bls.n	8004e44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e22:	4b67      	ldr	r3, [pc, #412]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f023 0207 	bic.w	r2, r3, #7
 8004e2a:	4965      	ldr	r1, [pc, #404]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e32:	4b63      	ldr	r3, [pc, #396]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d001      	beq.n	8004e44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e0b8      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d020      	beq.n	8004e92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0304 	and.w	r3, r3, #4
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e5c:	4b59      	ldr	r3, [pc, #356]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	4a58      	ldr	r2, [pc, #352]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e74:	4b53      	ldr	r3, [pc, #332]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	4a52      	ldr	r2, [pc, #328]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004e7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e80:	4b50      	ldr	r3, [pc, #320]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	494d      	ldr	r1, [pc, #308]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d040      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d107      	bne.n	8004eb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ea6:	4b47      	ldr	r3, [pc, #284]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d115      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e07f      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d107      	bne.n	8004ece <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ebe:	4b41      	ldr	r3, [pc, #260]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d109      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e073      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ece:	4b3d      	ldr	r3, [pc, #244]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e06b      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ede:	4b39      	ldr	r3, [pc, #228]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f023 0203 	bic.w	r2, r3, #3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	4936      	ldr	r1, [pc, #216]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ef0:	f7fd fb56 	bl	80025a0 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef6:	e00a      	b.n	8004f0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ef8:	f7fd fb52 	bl	80025a0 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e053      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f0e:	4b2d      	ldr	r3, [pc, #180]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f003 020c 	and.w	r2, r3, #12
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d1eb      	bne.n	8004ef8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f20:	4b27      	ldr	r3, [pc, #156]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d210      	bcs.n	8004f50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b24      	ldr	r3, [pc, #144]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f023 0207 	bic.w	r2, r3, #7
 8004f36:	4922      	ldr	r1, [pc, #136]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3e:	4b20      	ldr	r3, [pc, #128]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e032      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d008      	beq.n	8004f6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f5c:	4b19      	ldr	r3, [pc, #100]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	4916      	ldr	r1, [pc, #88]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d009      	beq.n	8004f8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f7a:	4b12      	ldr	r3, [pc, #72]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	490e      	ldr	r1, [pc, #56]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f8e:	f000 f821 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 8004f92:	4602      	mov	r2, r0
 8004f94:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	091b      	lsrs	r3, r3, #4
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	490a      	ldr	r1, [pc, #40]	@ (8004fc8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fa0:	5ccb      	ldrb	r3, [r1, r3]
 8004fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa6:	4a09      	ldr	r2, [pc, #36]	@ (8004fcc <HAL_RCC_ClockConfig+0x1cc>)
 8004fa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004faa:	4b09      	ldr	r3, [pc, #36]	@ (8004fd0 <HAL_RCC_ClockConfig+0x1d0>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fd fab4 	bl	800251c <HAL_InitTick>

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	40022000 	.word	0x40022000
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	08008a30 	.word	0x08008a30
 8004fcc:	20000000 	.word	0x20000000
 8004fd0:	20000004 	.word	0x20000004

08004fd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60fb      	str	r3, [r7, #12]
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60bb      	str	r3, [r7, #8]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	617b      	str	r3, [r7, #20]
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004fea:	2300      	movs	r3, #0
 8004fec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004fee:	4b1e      	ldr	r3, [pc, #120]	@ (8005068 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 030c 	and.w	r3, r3, #12
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	d002      	beq.n	8005004 <HAL_RCC_GetSysClockFreq+0x30>
 8004ffe:	2b08      	cmp	r3, #8
 8005000:	d003      	beq.n	800500a <HAL_RCC_GetSysClockFreq+0x36>
 8005002:	e027      	b.n	8005054 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005004:	4b19      	ldr	r3, [pc, #100]	@ (800506c <HAL_RCC_GetSysClockFreq+0x98>)
 8005006:	613b      	str	r3, [r7, #16]
      break;
 8005008:	e027      	b.n	800505a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	0c9b      	lsrs	r3, r3, #18
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	4a17      	ldr	r2, [pc, #92]	@ (8005070 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005014:	5cd3      	ldrb	r3, [r2, r3]
 8005016:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d010      	beq.n	8005044 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005022:	4b11      	ldr	r3, [pc, #68]	@ (8005068 <HAL_RCC_GetSysClockFreq+0x94>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	0c5b      	lsrs	r3, r3, #17
 8005028:	f003 0301 	and.w	r3, r3, #1
 800502c:	4a11      	ldr	r2, [pc, #68]	@ (8005074 <HAL_RCC_GetSysClockFreq+0xa0>)
 800502e:	5cd3      	ldrb	r3, [r2, r3]
 8005030:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a0d      	ldr	r2, [pc, #52]	@ (800506c <HAL_RCC_GetSysClockFreq+0x98>)
 8005036:	fb03 f202 	mul.w	r2, r3, r2
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	e004      	b.n	800504e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a0c      	ldr	r2, [pc, #48]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005048:	fb02 f303 	mul.w	r3, r2, r3
 800504c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	613b      	str	r3, [r7, #16]
      break;
 8005052:	e002      	b.n	800505a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005054:	4b05      	ldr	r3, [pc, #20]	@ (800506c <HAL_RCC_GetSysClockFreq+0x98>)
 8005056:	613b      	str	r3, [r7, #16]
      break;
 8005058:	bf00      	nop
    }
  }
  return sysclockfreq;
 800505a:	693b      	ldr	r3, [r7, #16]
}
 800505c:	4618      	mov	r0, r3
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	bc80      	pop	{r7}
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	40021000 	.word	0x40021000
 800506c:	007a1200 	.word	0x007a1200
 8005070:	08008a48 	.word	0x08008a48
 8005074:	08008a58 	.word	0x08008a58
 8005078:	003d0900 	.word	0x003d0900

0800507c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005080:	4b02      	ldr	r3, [pc, #8]	@ (800508c <HAL_RCC_GetHCLKFreq+0x10>)
 8005082:	681b      	ldr	r3, [r3, #0]
}
 8005084:	4618      	mov	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr
 800508c:	20000000 	.word	0x20000000

08005090 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005094:	f7ff fff2 	bl	800507c <HAL_RCC_GetHCLKFreq>
 8005098:	4602      	mov	r2, r0
 800509a:	4b05      	ldr	r3, [pc, #20]	@ (80050b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	0a1b      	lsrs	r3, r3, #8
 80050a0:	f003 0307 	and.w	r3, r3, #7
 80050a4:	4903      	ldr	r1, [pc, #12]	@ (80050b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050a6:	5ccb      	ldrb	r3, [r1, r3]
 80050a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40021000 	.word	0x40021000
 80050b4:	08008a40 	.word	0x08008a40

080050b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050bc:	f7ff ffde 	bl	800507c <HAL_RCC_GetHCLKFreq>
 80050c0:	4602      	mov	r2, r0
 80050c2:	4b05      	ldr	r3, [pc, #20]	@ (80050d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	0adb      	lsrs	r3, r3, #11
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	4903      	ldr	r1, [pc, #12]	@ (80050dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ce:	5ccb      	ldrb	r3, [r1, r3]
 80050d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40021000 	.word	0x40021000
 80050dc:	08008a40 	.word	0x08008a40

080050e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80050e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005114 <RCC_Delay+0x34>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005118 <RCC_Delay+0x38>)
 80050ee:	fba2 2303 	umull	r2, r3, r2, r3
 80050f2:	0a5b      	lsrs	r3, r3, #9
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	fb02 f303 	mul.w	r3, r2, r3
 80050fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80050fc:	bf00      	nop
  }
  while (Delay --);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	1e5a      	subs	r2, r3, #1
 8005102:	60fa      	str	r2, [r7, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1f9      	bne.n	80050fc <RCC_Delay+0x1c>
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr
 8005114:	20000000 	.word	0x20000000
 8005118:	10624dd3 	.word	0x10624dd3

0800511c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e041      	b.n	80051b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d106      	bne.n	8005148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fc fd44 	bl	8001bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3304      	adds	r3, #4
 8005158:	4619      	mov	r1, r3
 800515a:	4610      	mov	r0, r2
 800515c:	f000 f940 	bl	80053e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
	...

080051bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d001      	beq.n	80051d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e032      	b.n	800523a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <HAL_TIM_Base_Start+0x88>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00e      	beq.n	8005204 <HAL_TIM_Base_Start+0x48>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ee:	d009      	beq.n	8005204 <HAL_TIM_Base_Start+0x48>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a14      	ldr	r2, [pc, #80]	@ (8005248 <HAL_TIM_Base_Start+0x8c>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d004      	beq.n	8005204 <HAL_TIM_Base_Start+0x48>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a13      	ldr	r2, [pc, #76]	@ (800524c <HAL_TIM_Base_Start+0x90>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d111      	bne.n	8005228 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0307 	and.w	r3, r3, #7
 800520e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2b06      	cmp	r3, #6
 8005214:	d010      	beq.n	8005238 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 0201 	orr.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005226:	e007      	b.n	8005238 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr
 8005244:	40012c00 	.word	0x40012c00
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800

08005250 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800525a:	2300      	movs	r3, #0
 800525c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005264:	2b01      	cmp	r3, #1
 8005266:	d101      	bne.n	800526c <HAL_TIM_ConfigClockSource+0x1c>
 8005268:	2302      	movs	r3, #2
 800526a:	e0b4      	b.n	80053d6 <HAL_TIM_ConfigClockSource+0x186>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800528a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005292:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052a4:	d03e      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0xd4>
 80052a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052aa:	f200 8087 	bhi.w	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b2:	f000 8086 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x172>
 80052b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ba:	d87f      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052bc:	2b70      	cmp	r3, #112	@ 0x70
 80052be:	d01a      	beq.n	80052f6 <HAL_TIM_ConfigClockSource+0xa6>
 80052c0:	2b70      	cmp	r3, #112	@ 0x70
 80052c2:	d87b      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052c4:	2b60      	cmp	r3, #96	@ 0x60
 80052c6:	d050      	beq.n	800536a <HAL_TIM_ConfigClockSource+0x11a>
 80052c8:	2b60      	cmp	r3, #96	@ 0x60
 80052ca:	d877      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052cc:	2b50      	cmp	r3, #80	@ 0x50
 80052ce:	d03c      	beq.n	800534a <HAL_TIM_ConfigClockSource+0xfa>
 80052d0:	2b50      	cmp	r3, #80	@ 0x50
 80052d2:	d873      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052d4:	2b40      	cmp	r3, #64	@ 0x40
 80052d6:	d058      	beq.n	800538a <HAL_TIM_ConfigClockSource+0x13a>
 80052d8:	2b40      	cmp	r3, #64	@ 0x40
 80052da:	d86f      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052dc:	2b30      	cmp	r3, #48	@ 0x30
 80052de:	d064      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x15a>
 80052e0:	2b30      	cmp	r3, #48	@ 0x30
 80052e2:	d86b      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052e4:	2b20      	cmp	r3, #32
 80052e6:	d060      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x15a>
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d867      	bhi.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d05c      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x15a>
 80052f0:	2b10      	cmp	r3, #16
 80052f2:	d05a      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x15a>
 80052f4:	e062      	b.n	80053bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005306:	f000 f950 	bl	80055aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005318:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	609a      	str	r2, [r3, #8]
      break;
 8005322:	e04f      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005334:	f000 f939 	bl	80055aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005346:	609a      	str	r2, [r3, #8]
      break;
 8005348:	e03c      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005356:	461a      	mov	r2, r3
 8005358:	f000 f8b0 	bl	80054bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2150      	movs	r1, #80	@ 0x50
 8005362:	4618      	mov	r0, r3
 8005364:	f000 f907 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8005368:	e02c      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005376:	461a      	mov	r2, r3
 8005378:	f000 f8ce 	bl	8005518 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2160      	movs	r1, #96	@ 0x60
 8005382:	4618      	mov	r0, r3
 8005384:	f000 f8f7 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8005388:	e01c      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005396:	461a      	mov	r2, r3
 8005398:	f000 f890 	bl	80054bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2140      	movs	r1, #64	@ 0x40
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 f8e7 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 80053a8:	e00c      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4619      	mov	r1, r3
 80053b4:	4610      	mov	r0, r2
 80053b6:	f000 f8de 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 80053ba:	e003      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	73fb      	strb	r3, [r7, #15]
      break;
 80053c0:	e000      	b.n	80053c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a2f      	ldr	r2, [pc, #188]	@ (80054b0 <TIM_Base_SetConfig+0xd0>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00b      	beq.n	8005410 <TIM_Base_SetConfig+0x30>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053fe:	d007      	beq.n	8005410 <TIM_Base_SetConfig+0x30>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a2c      	ldr	r2, [pc, #176]	@ (80054b4 <TIM_Base_SetConfig+0xd4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d003      	beq.n	8005410 <TIM_Base_SetConfig+0x30>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a2b      	ldr	r2, [pc, #172]	@ (80054b8 <TIM_Base_SetConfig+0xd8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d108      	bne.n	8005422 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a22      	ldr	r2, [pc, #136]	@ (80054b0 <TIM_Base_SetConfig+0xd0>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d00b      	beq.n	8005442 <TIM_Base_SetConfig+0x62>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005430:	d007      	beq.n	8005442 <TIM_Base_SetConfig+0x62>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a1f      	ldr	r2, [pc, #124]	@ (80054b4 <TIM_Base_SetConfig+0xd4>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d003      	beq.n	8005442 <TIM_Base_SetConfig+0x62>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a1e      	ldr	r2, [pc, #120]	@ (80054b8 <TIM_Base_SetConfig+0xd8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d108      	bne.n	8005454 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	4313      	orrs	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	689a      	ldr	r2, [r3, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a0d      	ldr	r2, [pc, #52]	@ (80054b0 <TIM_Base_SetConfig+0xd0>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d103      	bne.n	8005488 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	691a      	ldr	r2, [r3, #16]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d005      	beq.n	80054a6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	f023 0201 	bic.w	r2, r3, #1
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	611a      	str	r2, [r3, #16]
  }
}
 80054a6:	bf00      	nop
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bc80      	pop	{r7}
 80054ae:	4770      	bx	lr
 80054b0:	40012c00 	.word	0x40012c00
 80054b4:	40000400 	.word	0x40000400
 80054b8:	40000800 	.word	0x40000800

080054bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f023 0201 	bic.w	r2, r3, #1
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f023 030a 	bic.w	r3, r3, #10
 80054f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	621a      	str	r2, [r3, #32]
}
 800550e:	bf00      	nop
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f023 0210 	bic.w	r2, r3, #16
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	031b      	lsls	r3, r3, #12
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005554:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	621a      	str	r2, [r3, #32]
}
 800556c:	bf00      	nop
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr

08005576 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005576:	b480      	push	{r7}
 8005578:	b085      	sub	sp, #20
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800558c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	f043 0307 	orr.w	r3, r3, #7
 8005598:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	609a      	str	r2, [r3, #8]
}
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr

080055aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b087      	sub	sp, #28
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	607a      	str	r2, [r7, #4]
 80055b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	021a      	lsls	r2, r3, #8
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	431a      	orrs	r2, r3
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	609a      	str	r2, [r3, #8]
}
 80055de:	bf00      	nop
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bc80      	pop	{r7}
 80055e6:	4770      	bx	lr

080055e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d101      	bne.n	8005600 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055fc:	2302      	movs	r3, #2
 80055fe:	e046      	b.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2202      	movs	r2, #2
 800560c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005626:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a16      	ldr	r2, [pc, #88]	@ (8005698 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00e      	beq.n	8005662 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800564c:	d009      	beq.n	8005662 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a12      	ldr	r2, [pc, #72]	@ (800569c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d004      	beq.n	8005662 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a10      	ldr	r2, [pc, #64]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d10c      	bne.n	800567c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005668:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	68ba      	ldr	r2, [r7, #8]
 8005670:	4313      	orrs	r3, r2
 8005672:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3714      	adds	r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40000400 	.word	0x40000400
 80056a0:	40000800 	.word	0x40000800

080056a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e042      	b.n	800573c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fc fa36 	bl	8001b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2224      	movs	r2, #36	@ 0x24
 80056d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f971 	bl	80059d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	691a      	ldr	r2, [r3, #16]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800570c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800571c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2220      	movs	r2, #32
 8005730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b08a      	sub	sp, #40	@ 0x28
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	603b      	str	r3, [r7, #0]
 8005750:	4613      	mov	r3, r2
 8005752:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b20      	cmp	r3, #32
 8005762:	d175      	bne.n	8005850 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <HAL_UART_Transmit+0x2c>
 800576a:	88fb      	ldrh	r3, [r7, #6]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e06e      	b.n	8005852 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2221      	movs	r2, #33	@ 0x21
 800577e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005782:	f7fc ff0d 	bl	80025a0 <HAL_GetTick>
 8005786:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	88fa      	ldrh	r2, [r7, #6]
 800578c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	88fa      	ldrh	r2, [r7, #6]
 8005792:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800579c:	d108      	bne.n	80057b0 <HAL_UART_Transmit+0x6c>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d104      	bne.n	80057b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	61bb      	str	r3, [r7, #24]
 80057ae:	e003      	b.n	80057b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057b8:	e02e      	b.n	8005818 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2200      	movs	r2, #0
 80057c2:	2180      	movs	r1, #128	@ 0x80
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 f848 	bl	800585a <UART_WaitOnFlagUntilTimeout>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e03a      	b.n	8005852 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10b      	bne.n	80057fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	461a      	mov	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	3302      	adds	r3, #2
 80057f6:	61bb      	str	r3, [r7, #24]
 80057f8:	e007      	b.n	800580a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	781a      	ldrb	r2, [r3, #0]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	3301      	adds	r3, #1
 8005808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d1cb      	bne.n	80057ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2200      	movs	r2, #0
 800582a:	2140      	movs	r1, #64	@ 0x40
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f814 	bl	800585a <UART_WaitOnFlagUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e006      	b.n	8005852 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800584c:	2300      	movs	r3, #0
 800584e:	e000      	b.n	8005852 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005850:	2302      	movs	r3, #2
  }
}
 8005852:	4618      	mov	r0, r3
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b086      	sub	sp, #24
 800585e:	af00      	add	r7, sp, #0
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	4613      	mov	r3, r2
 8005868:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800586a:	e03b      	b.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005872:	d037      	beq.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005874:	f7fc fe94 	bl	80025a0 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	6a3a      	ldr	r2, [r7, #32]
 8005880:	429a      	cmp	r2, r3
 8005882:	d302      	bcc.n	800588a <UART_WaitOnFlagUntilTimeout+0x30>
 8005884:	6a3b      	ldr	r3, [r7, #32]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e03a      	b.n	8005904 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d023      	beq.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b80      	cmp	r3, #128	@ 0x80
 80058a0:	d020      	beq.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	2b40      	cmp	r3, #64	@ 0x40
 80058a6:	d01d      	beq.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0308 	and.w	r3, r3, #8
 80058b2:	2b08      	cmp	r3, #8
 80058b4:	d116      	bne.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058b6:	2300      	movs	r3, #0
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	617b      	str	r3, [r7, #20]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	617b      	str	r3, [r7, #20]
 80058ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f81d 	bl	800590c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2208      	movs	r2, #8
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e00f      	b.n	8005904 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	4013      	ands	r3, r2
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	461a      	mov	r2, r3
 80058fc:	79fb      	ldrb	r3, [r7, #7]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d0b4      	beq.n	800586c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3718      	adds	r7, #24
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800590c:	b480      	push	{r7}
 800590e:	b095      	sub	sp, #84	@ 0x54
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800591e:	e853 3f00 	ldrex	r3, [r3]
 8005922:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005926:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800592a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005934:	643a      	str	r2, [r7, #64]	@ 0x40
 8005936:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800593a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800593c:	e841 2300 	strex	r3, r2, [r1]
 8005940:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1e5      	bne.n	8005914 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3314      	adds	r3, #20
 800594e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	61fb      	str	r3, [r7, #28]
   return(result);
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f023 0301 	bic.w	r3, r3, #1
 800595e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3314      	adds	r3, #20
 8005966:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005968:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800596a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800596e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e5      	bne.n	8005948 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005980:	2b01      	cmp	r3, #1
 8005982:	d119      	bne.n	80059b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	330c      	adds	r3, #12
 800598a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	60bb      	str	r3, [r7, #8]
   return(result);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f023 0310 	bic.w	r3, r3, #16
 800599a:	647b      	str	r3, [r7, #68]	@ 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	330c      	adds	r3, #12
 80059a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059a4:	61ba      	str	r2, [r7, #24]
 80059a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6979      	ldr	r1, [r7, #20]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	613b      	str	r3, [r7, #16]
   return(result);
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e5      	bne.n	8005984 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059c6:	bf00      	nop
 80059c8:	3754      	adds	r7, #84	@ 0x54
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bc80      	pop	{r7}
 80059ce:	4770      	bx	lr

080059d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68da      	ldr	r2, [r3, #12]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689a      	ldr	r2, [r3, #8]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005a0a:	f023 030c 	bic.w	r3, r3, #12
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6812      	ldr	r2, [r2, #0]
 8005a12:	68b9      	ldr	r1, [r7, #8]
 8005a14:	430b      	orrs	r3, r1
 8005a16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <UART_SetConfig+0x114>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d103      	bne.n	8005a40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a38:	f7ff fb3e 	bl	80050b8 <HAL_RCC_GetPCLK2Freq>
 8005a3c:	60f8      	str	r0, [r7, #12]
 8005a3e:	e002      	b.n	8005a46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a40:	f7ff fb26 	bl	8005090 <HAL_RCC_GetPCLK1Freq>
 8005a44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	009a      	lsls	r2, r3, #2
 8005a50:	441a      	add	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ae8 <UART_SetConfig+0x118>)
 8005a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a62:	095b      	lsrs	r3, r3, #5
 8005a64:	0119      	lsls	r1, r3, #4
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	4413      	add	r3, r2
 8005a6e:	009a      	lsls	r2, r3, #2
 8005a70:	441a      	add	r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae8 <UART_SetConfig+0x118>)
 8005a7e:	fba3 0302 	umull	r0, r3, r3, r2
 8005a82:	095b      	lsrs	r3, r3, #5
 8005a84:	2064      	movs	r0, #100	@ 0x64
 8005a86:	fb00 f303 	mul.w	r3, r0, r3
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	3332      	adds	r3, #50	@ 0x32
 8005a90:	4a15      	ldr	r2, [pc, #84]	@ (8005ae8 <UART_SetConfig+0x118>)
 8005a92:	fba2 2303 	umull	r2, r3, r2, r3
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a9c:	4419      	add	r1, r3
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4413      	add	r3, r2
 8005aa6:	009a      	lsls	r2, r3, #2
 8005aa8:	441a      	add	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae8 <UART_SetConfig+0x118>)
 8005ab6:	fba3 0302 	umull	r0, r3, r3, r2
 8005aba:	095b      	lsrs	r3, r3, #5
 8005abc:	2064      	movs	r0, #100	@ 0x64
 8005abe:	fb00 f303 	mul.w	r3, r0, r3
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	3332      	adds	r3, #50	@ 0x32
 8005ac8:	4a07      	ldr	r2, [pc, #28]	@ (8005ae8 <UART_SetConfig+0x118>)
 8005aca:	fba2 2303 	umull	r2, r3, r2, r3
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	f003 020f 	and.w	r2, r3, #15
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	440a      	add	r2, r1
 8005ada:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005adc:	bf00      	nop
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	40013800 	.word	0x40013800
 8005ae8:	51eb851f 	.word	0x51eb851f

08005aec <__cvt>:
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af2:	461d      	mov	r5, r3
 8005af4:	bfbb      	ittet	lt
 8005af6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005afa:	461d      	movlt	r5, r3
 8005afc:	2300      	movge	r3, #0
 8005afe:	232d      	movlt	r3, #45	@ 0x2d
 8005b00:	b088      	sub	sp, #32
 8005b02:	4614      	mov	r4, r2
 8005b04:	bfb8      	it	lt
 8005b06:	4614      	movlt	r4, r2
 8005b08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005b0a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005b0c:	7013      	strb	r3, [r2, #0]
 8005b0e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b10:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005b14:	f023 0820 	bic.w	r8, r3, #32
 8005b18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b1c:	d005      	beq.n	8005b2a <__cvt+0x3e>
 8005b1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b22:	d100      	bne.n	8005b26 <__cvt+0x3a>
 8005b24:	3601      	adds	r6, #1
 8005b26:	2302      	movs	r3, #2
 8005b28:	e000      	b.n	8005b2c <__cvt+0x40>
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	aa07      	add	r2, sp, #28
 8005b2e:	9204      	str	r2, [sp, #16]
 8005b30:	aa06      	add	r2, sp, #24
 8005b32:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005b36:	e9cd 3600 	strd	r3, r6, [sp]
 8005b3a:	4622      	mov	r2, r4
 8005b3c:	462b      	mov	r3, r5
 8005b3e:	f000 fea3 	bl	8006888 <_dtoa_r>
 8005b42:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b46:	4607      	mov	r7, r0
 8005b48:	d119      	bne.n	8005b7e <__cvt+0x92>
 8005b4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005b4c:	07db      	lsls	r3, r3, #31
 8005b4e:	d50e      	bpl.n	8005b6e <__cvt+0x82>
 8005b50:	eb00 0906 	add.w	r9, r0, r6
 8005b54:	2200      	movs	r2, #0
 8005b56:	2300      	movs	r3, #0
 8005b58:	4620      	mov	r0, r4
 8005b5a:	4629      	mov	r1, r5
 8005b5c:	f7fa ff24 	bl	80009a8 <__aeabi_dcmpeq>
 8005b60:	b108      	cbz	r0, 8005b66 <__cvt+0x7a>
 8005b62:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b66:	2230      	movs	r2, #48	@ 0x30
 8005b68:	9b07      	ldr	r3, [sp, #28]
 8005b6a:	454b      	cmp	r3, r9
 8005b6c:	d31e      	bcc.n	8005bac <__cvt+0xc0>
 8005b6e:	4638      	mov	r0, r7
 8005b70:	9b07      	ldr	r3, [sp, #28]
 8005b72:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005b74:	1bdb      	subs	r3, r3, r7
 8005b76:	6013      	str	r3, [r2, #0]
 8005b78:	b008      	add	sp, #32
 8005b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b7e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b82:	eb00 0906 	add.w	r9, r0, r6
 8005b86:	d1e5      	bne.n	8005b54 <__cvt+0x68>
 8005b88:	7803      	ldrb	r3, [r0, #0]
 8005b8a:	2b30      	cmp	r3, #48	@ 0x30
 8005b8c:	d10a      	bne.n	8005ba4 <__cvt+0xb8>
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2300      	movs	r3, #0
 8005b92:	4620      	mov	r0, r4
 8005b94:	4629      	mov	r1, r5
 8005b96:	f7fa ff07 	bl	80009a8 <__aeabi_dcmpeq>
 8005b9a:	b918      	cbnz	r0, 8005ba4 <__cvt+0xb8>
 8005b9c:	f1c6 0601 	rsb	r6, r6, #1
 8005ba0:	f8ca 6000 	str.w	r6, [sl]
 8005ba4:	f8da 3000 	ldr.w	r3, [sl]
 8005ba8:	4499      	add	r9, r3
 8005baa:	e7d3      	b.n	8005b54 <__cvt+0x68>
 8005bac:	1c59      	adds	r1, r3, #1
 8005bae:	9107      	str	r1, [sp, #28]
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	e7d9      	b.n	8005b68 <__cvt+0x7c>

08005bb4 <__exponent>:
 8005bb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bb6:	2900      	cmp	r1, #0
 8005bb8:	bfb6      	itet	lt
 8005bba:	232d      	movlt	r3, #45	@ 0x2d
 8005bbc:	232b      	movge	r3, #43	@ 0x2b
 8005bbe:	4249      	neglt	r1, r1
 8005bc0:	2909      	cmp	r1, #9
 8005bc2:	7002      	strb	r2, [r0, #0]
 8005bc4:	7043      	strb	r3, [r0, #1]
 8005bc6:	dd29      	ble.n	8005c1c <__exponent+0x68>
 8005bc8:	f10d 0307 	add.w	r3, sp, #7
 8005bcc:	461d      	mov	r5, r3
 8005bce:	270a      	movs	r7, #10
 8005bd0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	fb07 1416 	mls	r4, r7, r6, r1
 8005bda:	3430      	adds	r4, #48	@ 0x30
 8005bdc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005be0:	460c      	mov	r4, r1
 8005be2:	2c63      	cmp	r4, #99	@ 0x63
 8005be4:	4631      	mov	r1, r6
 8005be6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bea:	dcf1      	bgt.n	8005bd0 <__exponent+0x1c>
 8005bec:	3130      	adds	r1, #48	@ 0x30
 8005bee:	1e94      	subs	r4, r2, #2
 8005bf0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005bf4:	4623      	mov	r3, r4
 8005bf6:	1c41      	adds	r1, r0, #1
 8005bf8:	42ab      	cmp	r3, r5
 8005bfa:	d30a      	bcc.n	8005c12 <__exponent+0x5e>
 8005bfc:	f10d 0309 	add.w	r3, sp, #9
 8005c00:	1a9b      	subs	r3, r3, r2
 8005c02:	42ac      	cmp	r4, r5
 8005c04:	bf88      	it	hi
 8005c06:	2300      	movhi	r3, #0
 8005c08:	3302      	adds	r3, #2
 8005c0a:	4403      	add	r3, r0
 8005c0c:	1a18      	subs	r0, r3, r0
 8005c0e:	b003      	add	sp, #12
 8005c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c12:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c16:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c1a:	e7ed      	b.n	8005bf8 <__exponent+0x44>
 8005c1c:	2330      	movs	r3, #48	@ 0x30
 8005c1e:	3130      	adds	r1, #48	@ 0x30
 8005c20:	7083      	strb	r3, [r0, #2]
 8005c22:	70c1      	strb	r1, [r0, #3]
 8005c24:	1d03      	adds	r3, r0, #4
 8005c26:	e7f1      	b.n	8005c0c <__exponent+0x58>

08005c28 <_printf_float>:
 8005c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c2c:	b091      	sub	sp, #68	@ 0x44
 8005c2e:	460c      	mov	r4, r1
 8005c30:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005c34:	4616      	mov	r6, r2
 8005c36:	461f      	mov	r7, r3
 8005c38:	4605      	mov	r5, r0
 8005c3a:	f000 fd07 	bl	800664c <_localeconv_r>
 8005c3e:	6803      	ldr	r3, [r0, #0]
 8005c40:	4618      	mov	r0, r3
 8005c42:	9308      	str	r3, [sp, #32]
 8005c44:	f7fa fa84 	bl	8000150 <strlen>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c4c:	f8d8 3000 	ldr.w	r3, [r8]
 8005c50:	9009      	str	r0, [sp, #36]	@ 0x24
 8005c52:	3307      	adds	r3, #7
 8005c54:	f023 0307 	bic.w	r3, r3, #7
 8005c58:	f103 0208 	add.w	r2, r3, #8
 8005c5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c60:	f8d4 b000 	ldr.w	fp, [r4]
 8005c64:	f8c8 2000 	str.w	r2, [r8]
 8005c68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c72:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005c76:	f04f 32ff 	mov.w	r2, #4294967295
 8005c7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c82:	4b9c      	ldr	r3, [pc, #624]	@ (8005ef4 <_printf_float+0x2cc>)
 8005c84:	f7fa fec2 	bl	8000a0c <__aeabi_dcmpun>
 8005c88:	bb70      	cbnz	r0, 8005ce8 <_printf_float+0xc0>
 8005c8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c92:	4b98      	ldr	r3, [pc, #608]	@ (8005ef4 <_printf_float+0x2cc>)
 8005c94:	f7fa fe9c 	bl	80009d0 <__aeabi_dcmple>
 8005c98:	bb30      	cbnz	r0, 8005ce8 <_printf_float+0xc0>
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	4649      	mov	r1, r9
 8005ca2:	f7fa fe8b 	bl	80009bc <__aeabi_dcmplt>
 8005ca6:	b110      	cbz	r0, 8005cae <_printf_float+0x86>
 8005ca8:	232d      	movs	r3, #45	@ 0x2d
 8005caa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cae:	4a92      	ldr	r2, [pc, #584]	@ (8005ef8 <_printf_float+0x2d0>)
 8005cb0:	4b92      	ldr	r3, [pc, #584]	@ (8005efc <_printf_float+0x2d4>)
 8005cb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cb6:	bf8c      	ite	hi
 8005cb8:	4690      	movhi	r8, r2
 8005cba:	4698      	movls	r8, r3
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	f04f 0900 	mov.w	r9, #0
 8005cc2:	6123      	str	r3, [r4, #16]
 8005cc4:	f02b 0304 	bic.w	r3, fp, #4
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	4633      	mov	r3, r6
 8005ccc:	4621      	mov	r1, r4
 8005cce:	4628      	mov	r0, r5
 8005cd0:	9700      	str	r7, [sp, #0]
 8005cd2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005cd4:	f000 f9d4 	bl	8006080 <_printf_common>
 8005cd8:	3001      	adds	r0, #1
 8005cda:	f040 8090 	bne.w	8005dfe <_printf_float+0x1d6>
 8005cde:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce2:	b011      	add	sp, #68	@ 0x44
 8005ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce8:	4642      	mov	r2, r8
 8005cea:	464b      	mov	r3, r9
 8005cec:	4640      	mov	r0, r8
 8005cee:	4649      	mov	r1, r9
 8005cf0:	f7fa fe8c 	bl	8000a0c <__aeabi_dcmpun>
 8005cf4:	b148      	cbz	r0, 8005d0a <_printf_float+0xe2>
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	bfb8      	it	lt
 8005cfc:	232d      	movlt	r3, #45	@ 0x2d
 8005cfe:	4a80      	ldr	r2, [pc, #512]	@ (8005f00 <_printf_float+0x2d8>)
 8005d00:	bfb8      	it	lt
 8005d02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d06:	4b7f      	ldr	r3, [pc, #508]	@ (8005f04 <_printf_float+0x2dc>)
 8005d08:	e7d3      	b.n	8005cb2 <_printf_float+0x8a>
 8005d0a:	6863      	ldr	r3, [r4, #4]
 8005d0c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005d10:	1c5a      	adds	r2, r3, #1
 8005d12:	d13f      	bne.n	8005d94 <_printf_float+0x16c>
 8005d14:	2306      	movs	r3, #6
 8005d16:	6063      	str	r3, [r4, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	9206      	str	r2, [sp, #24]
 8005d22:	aa0e      	add	r2, sp, #56	@ 0x38
 8005d24:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005d28:	aa0d      	add	r2, sp, #52	@ 0x34
 8005d2a:	9203      	str	r2, [sp, #12]
 8005d2c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005d30:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005d34:	6863      	ldr	r3, [r4, #4]
 8005d36:	4642      	mov	r2, r8
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005d40:	f7ff fed4 	bl	8005aec <__cvt>
 8005d44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d46:	4680      	mov	r8, r0
 8005d48:	2947      	cmp	r1, #71	@ 0x47
 8005d4a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005d4c:	d128      	bne.n	8005da0 <_printf_float+0x178>
 8005d4e:	1cc8      	adds	r0, r1, #3
 8005d50:	db02      	blt.n	8005d58 <_printf_float+0x130>
 8005d52:	6863      	ldr	r3, [r4, #4]
 8005d54:	4299      	cmp	r1, r3
 8005d56:	dd40      	ble.n	8005dda <_printf_float+0x1b2>
 8005d58:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d5c:	fa5f fa8a 	uxtb.w	sl, sl
 8005d60:	4652      	mov	r2, sl
 8005d62:	3901      	subs	r1, #1
 8005d64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d68:	910d      	str	r1, [sp, #52]	@ 0x34
 8005d6a:	f7ff ff23 	bl	8005bb4 <__exponent>
 8005d6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d70:	4681      	mov	r9, r0
 8005d72:	1813      	adds	r3, r2, r0
 8005d74:	2a01      	cmp	r2, #1
 8005d76:	6123      	str	r3, [r4, #16]
 8005d78:	dc02      	bgt.n	8005d80 <_printf_float+0x158>
 8005d7a:	6822      	ldr	r2, [r4, #0]
 8005d7c:	07d2      	lsls	r2, r2, #31
 8005d7e:	d501      	bpl.n	8005d84 <_printf_float+0x15c>
 8005d80:	3301      	adds	r3, #1
 8005d82:	6123      	str	r3, [r4, #16]
 8005d84:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d09e      	beq.n	8005cca <_printf_float+0xa2>
 8005d8c:	232d      	movs	r3, #45	@ 0x2d
 8005d8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d92:	e79a      	b.n	8005cca <_printf_float+0xa2>
 8005d94:	2947      	cmp	r1, #71	@ 0x47
 8005d96:	d1bf      	bne.n	8005d18 <_printf_float+0xf0>
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1bd      	bne.n	8005d18 <_printf_float+0xf0>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e7ba      	b.n	8005d16 <_printf_float+0xee>
 8005da0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005da4:	d9dc      	bls.n	8005d60 <_printf_float+0x138>
 8005da6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005daa:	d118      	bne.n	8005dde <_printf_float+0x1b6>
 8005dac:	2900      	cmp	r1, #0
 8005dae:	6863      	ldr	r3, [r4, #4]
 8005db0:	dd0b      	ble.n	8005dca <_printf_float+0x1a2>
 8005db2:	6121      	str	r1, [r4, #16]
 8005db4:	b913      	cbnz	r3, 8005dbc <_printf_float+0x194>
 8005db6:	6822      	ldr	r2, [r4, #0]
 8005db8:	07d0      	lsls	r0, r2, #31
 8005dba:	d502      	bpl.n	8005dc2 <_printf_float+0x19a>
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	440b      	add	r3, r1
 8005dc0:	6123      	str	r3, [r4, #16]
 8005dc2:	f04f 0900 	mov.w	r9, #0
 8005dc6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dc8:	e7dc      	b.n	8005d84 <_printf_float+0x15c>
 8005dca:	b913      	cbnz	r3, 8005dd2 <_printf_float+0x1aa>
 8005dcc:	6822      	ldr	r2, [r4, #0]
 8005dce:	07d2      	lsls	r2, r2, #31
 8005dd0:	d501      	bpl.n	8005dd6 <_printf_float+0x1ae>
 8005dd2:	3302      	adds	r3, #2
 8005dd4:	e7f4      	b.n	8005dc0 <_printf_float+0x198>
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e7f2      	b.n	8005dc0 <_printf_float+0x198>
 8005dda:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005dde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005de0:	4299      	cmp	r1, r3
 8005de2:	db05      	blt.n	8005df0 <_printf_float+0x1c8>
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	6121      	str	r1, [r4, #16]
 8005de8:	07d8      	lsls	r0, r3, #31
 8005dea:	d5ea      	bpl.n	8005dc2 <_printf_float+0x19a>
 8005dec:	1c4b      	adds	r3, r1, #1
 8005dee:	e7e7      	b.n	8005dc0 <_printf_float+0x198>
 8005df0:	2900      	cmp	r1, #0
 8005df2:	bfcc      	ite	gt
 8005df4:	2201      	movgt	r2, #1
 8005df6:	f1c1 0202 	rsble	r2, r1, #2
 8005dfa:	4413      	add	r3, r2
 8005dfc:	e7e0      	b.n	8005dc0 <_printf_float+0x198>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	055a      	lsls	r2, r3, #21
 8005e02:	d407      	bmi.n	8005e14 <_printf_float+0x1ec>
 8005e04:	6923      	ldr	r3, [r4, #16]
 8005e06:	4642      	mov	r2, r8
 8005e08:	4631      	mov	r1, r6
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	47b8      	blx	r7
 8005e0e:	3001      	adds	r0, #1
 8005e10:	d12b      	bne.n	8005e6a <_printf_float+0x242>
 8005e12:	e764      	b.n	8005cde <_printf_float+0xb6>
 8005e14:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e18:	f240 80dc 	bls.w	8005fd4 <_printf_float+0x3ac>
 8005e1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e20:	2200      	movs	r2, #0
 8005e22:	2300      	movs	r3, #0
 8005e24:	f7fa fdc0 	bl	80009a8 <__aeabi_dcmpeq>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	d033      	beq.n	8005e94 <_printf_float+0x26c>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	4631      	mov	r1, r6
 8005e30:	4628      	mov	r0, r5
 8005e32:	4a35      	ldr	r2, [pc, #212]	@ (8005f08 <_printf_float+0x2e0>)
 8005e34:	47b8      	blx	r7
 8005e36:	3001      	adds	r0, #1
 8005e38:	f43f af51 	beq.w	8005cde <_printf_float+0xb6>
 8005e3c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005e40:	4543      	cmp	r3, r8
 8005e42:	db02      	blt.n	8005e4a <_printf_float+0x222>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	07d8      	lsls	r0, r3, #31
 8005e48:	d50f      	bpl.n	8005e6a <_printf_float+0x242>
 8005e4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e4e:	4631      	mov	r1, r6
 8005e50:	4628      	mov	r0, r5
 8005e52:	47b8      	blx	r7
 8005e54:	3001      	adds	r0, #1
 8005e56:	f43f af42 	beq.w	8005cde <_printf_float+0xb6>
 8005e5a:	f04f 0900 	mov.w	r9, #0
 8005e5e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e62:	f104 0a1a 	add.w	sl, r4, #26
 8005e66:	45c8      	cmp	r8, r9
 8005e68:	dc09      	bgt.n	8005e7e <_printf_float+0x256>
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	079b      	lsls	r3, r3, #30
 8005e6e:	f100 8102 	bmi.w	8006076 <_printf_float+0x44e>
 8005e72:	68e0      	ldr	r0, [r4, #12]
 8005e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e76:	4298      	cmp	r0, r3
 8005e78:	bfb8      	it	lt
 8005e7a:	4618      	movlt	r0, r3
 8005e7c:	e731      	b.n	8005ce2 <_printf_float+0xba>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	4652      	mov	r2, sl
 8005e82:	4631      	mov	r1, r6
 8005e84:	4628      	mov	r0, r5
 8005e86:	47b8      	blx	r7
 8005e88:	3001      	adds	r0, #1
 8005e8a:	f43f af28 	beq.w	8005cde <_printf_float+0xb6>
 8005e8e:	f109 0901 	add.w	r9, r9, #1
 8005e92:	e7e8      	b.n	8005e66 <_printf_float+0x23e>
 8005e94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	dc38      	bgt.n	8005f0c <_printf_float+0x2e4>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	4a19      	ldr	r2, [pc, #100]	@ (8005f08 <_printf_float+0x2e0>)
 8005ea2:	47b8      	blx	r7
 8005ea4:	3001      	adds	r0, #1
 8005ea6:	f43f af1a 	beq.w	8005cde <_printf_float+0xb6>
 8005eaa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005eae:	ea59 0303 	orrs.w	r3, r9, r3
 8005eb2:	d102      	bne.n	8005eba <_printf_float+0x292>
 8005eb4:	6823      	ldr	r3, [r4, #0]
 8005eb6:	07d9      	lsls	r1, r3, #31
 8005eb8:	d5d7      	bpl.n	8005e6a <_printf_float+0x242>
 8005eba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	47b8      	blx	r7
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	f43f af0a 	beq.w	8005cde <_printf_float+0xb6>
 8005eca:	f04f 0a00 	mov.w	sl, #0
 8005ece:	f104 0b1a 	add.w	fp, r4, #26
 8005ed2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ed4:	425b      	negs	r3, r3
 8005ed6:	4553      	cmp	r3, sl
 8005ed8:	dc01      	bgt.n	8005ede <_printf_float+0x2b6>
 8005eda:	464b      	mov	r3, r9
 8005edc:	e793      	b.n	8005e06 <_printf_float+0x1de>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	465a      	mov	r2, fp
 8005ee2:	4631      	mov	r1, r6
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	47b8      	blx	r7
 8005ee8:	3001      	adds	r0, #1
 8005eea:	f43f aef8 	beq.w	8005cde <_printf_float+0xb6>
 8005eee:	f10a 0a01 	add.w	sl, sl, #1
 8005ef2:	e7ee      	b.n	8005ed2 <_printf_float+0x2aa>
 8005ef4:	7fefffff 	.word	0x7fefffff
 8005ef8:	08008a5e 	.word	0x08008a5e
 8005efc:	08008a5a 	.word	0x08008a5a
 8005f00:	08008a66 	.word	0x08008a66
 8005f04:	08008a62 	.word	0x08008a62
 8005f08:	08008a6a 	.word	0x08008a6a
 8005f0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f0e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005f12:	4553      	cmp	r3, sl
 8005f14:	bfa8      	it	ge
 8005f16:	4653      	movge	r3, sl
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	4699      	mov	r9, r3
 8005f1c:	dc36      	bgt.n	8005f8c <_printf_float+0x364>
 8005f1e:	f04f 0b00 	mov.w	fp, #0
 8005f22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f26:	f104 021a 	add.w	r2, r4, #26
 8005f2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f2e:	eba3 0309 	sub.w	r3, r3, r9
 8005f32:	455b      	cmp	r3, fp
 8005f34:	dc31      	bgt.n	8005f9a <_printf_float+0x372>
 8005f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f38:	459a      	cmp	sl, r3
 8005f3a:	dc3a      	bgt.n	8005fb2 <_printf_float+0x38a>
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	07da      	lsls	r2, r3, #31
 8005f40:	d437      	bmi.n	8005fb2 <_printf_float+0x38a>
 8005f42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f44:	ebaa 0903 	sub.w	r9, sl, r3
 8005f48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f4a:	ebaa 0303 	sub.w	r3, sl, r3
 8005f4e:	4599      	cmp	r9, r3
 8005f50:	bfa8      	it	ge
 8005f52:	4699      	movge	r9, r3
 8005f54:	f1b9 0f00 	cmp.w	r9, #0
 8005f58:	dc33      	bgt.n	8005fc2 <_printf_float+0x39a>
 8005f5a:	f04f 0800 	mov.w	r8, #0
 8005f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f62:	f104 0b1a 	add.w	fp, r4, #26
 8005f66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f68:	ebaa 0303 	sub.w	r3, sl, r3
 8005f6c:	eba3 0309 	sub.w	r3, r3, r9
 8005f70:	4543      	cmp	r3, r8
 8005f72:	f77f af7a 	ble.w	8005e6a <_printf_float+0x242>
 8005f76:	2301      	movs	r3, #1
 8005f78:	465a      	mov	r2, fp
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	47b8      	blx	r7
 8005f80:	3001      	adds	r0, #1
 8005f82:	f43f aeac 	beq.w	8005cde <_printf_float+0xb6>
 8005f86:	f108 0801 	add.w	r8, r8, #1
 8005f8a:	e7ec      	b.n	8005f66 <_printf_float+0x33e>
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	d1c2      	bne.n	8005f1e <_printf_float+0x2f6>
 8005f98:	e6a1      	b.n	8005cde <_printf_float+0xb6>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	920a      	str	r2, [sp, #40]	@ 0x28
 8005fa2:	47b8      	blx	r7
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	f43f ae9a 	beq.w	8005cde <_printf_float+0xb6>
 8005faa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fac:	f10b 0b01 	add.w	fp, fp, #1
 8005fb0:	e7bb      	b.n	8005f2a <_printf_float+0x302>
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fb8:	4628      	mov	r0, r5
 8005fba:	47b8      	blx	r7
 8005fbc:	3001      	adds	r0, #1
 8005fbe:	d1c0      	bne.n	8005f42 <_printf_float+0x31a>
 8005fc0:	e68d      	b.n	8005cde <_printf_float+0xb6>
 8005fc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fc4:	464b      	mov	r3, r9
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4628      	mov	r0, r5
 8005fca:	4442      	add	r2, r8
 8005fcc:	47b8      	blx	r7
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d1c3      	bne.n	8005f5a <_printf_float+0x332>
 8005fd2:	e684      	b.n	8005cde <_printf_float+0xb6>
 8005fd4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005fd8:	f1ba 0f01 	cmp.w	sl, #1
 8005fdc:	dc01      	bgt.n	8005fe2 <_printf_float+0x3ba>
 8005fde:	07db      	lsls	r3, r3, #31
 8005fe0:	d536      	bpl.n	8006050 <_printf_float+0x428>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4642      	mov	r2, r8
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	4628      	mov	r0, r5
 8005fea:	47b8      	blx	r7
 8005fec:	3001      	adds	r0, #1
 8005fee:	f43f ae76 	beq.w	8005cde <_printf_float+0xb6>
 8005ff2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	47b8      	blx	r7
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	f43f ae6e 	beq.w	8005cde <_printf_float+0xb6>
 8006002:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006006:	2200      	movs	r2, #0
 8006008:	2300      	movs	r3, #0
 800600a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800600e:	f7fa fccb 	bl	80009a8 <__aeabi_dcmpeq>
 8006012:	b9c0      	cbnz	r0, 8006046 <_printf_float+0x41e>
 8006014:	4653      	mov	r3, sl
 8006016:	f108 0201 	add.w	r2, r8, #1
 800601a:	4631      	mov	r1, r6
 800601c:	4628      	mov	r0, r5
 800601e:	47b8      	blx	r7
 8006020:	3001      	adds	r0, #1
 8006022:	d10c      	bne.n	800603e <_printf_float+0x416>
 8006024:	e65b      	b.n	8005cde <_printf_float+0xb6>
 8006026:	2301      	movs	r3, #1
 8006028:	465a      	mov	r2, fp
 800602a:	4631      	mov	r1, r6
 800602c:	4628      	mov	r0, r5
 800602e:	47b8      	blx	r7
 8006030:	3001      	adds	r0, #1
 8006032:	f43f ae54 	beq.w	8005cde <_printf_float+0xb6>
 8006036:	f108 0801 	add.w	r8, r8, #1
 800603a:	45d0      	cmp	r8, sl
 800603c:	dbf3      	blt.n	8006026 <_printf_float+0x3fe>
 800603e:	464b      	mov	r3, r9
 8006040:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006044:	e6e0      	b.n	8005e08 <_printf_float+0x1e0>
 8006046:	f04f 0800 	mov.w	r8, #0
 800604a:	f104 0b1a 	add.w	fp, r4, #26
 800604e:	e7f4      	b.n	800603a <_printf_float+0x412>
 8006050:	2301      	movs	r3, #1
 8006052:	4642      	mov	r2, r8
 8006054:	e7e1      	b.n	800601a <_printf_float+0x3f2>
 8006056:	2301      	movs	r3, #1
 8006058:	464a      	mov	r2, r9
 800605a:	4631      	mov	r1, r6
 800605c:	4628      	mov	r0, r5
 800605e:	47b8      	blx	r7
 8006060:	3001      	adds	r0, #1
 8006062:	f43f ae3c 	beq.w	8005cde <_printf_float+0xb6>
 8006066:	f108 0801 	add.w	r8, r8, #1
 800606a:	68e3      	ldr	r3, [r4, #12]
 800606c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800606e:	1a5b      	subs	r3, r3, r1
 8006070:	4543      	cmp	r3, r8
 8006072:	dcf0      	bgt.n	8006056 <_printf_float+0x42e>
 8006074:	e6fd      	b.n	8005e72 <_printf_float+0x24a>
 8006076:	f04f 0800 	mov.w	r8, #0
 800607a:	f104 0919 	add.w	r9, r4, #25
 800607e:	e7f4      	b.n	800606a <_printf_float+0x442>

08006080 <_printf_common>:
 8006080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006084:	4616      	mov	r6, r2
 8006086:	4698      	mov	r8, r3
 8006088:	688a      	ldr	r2, [r1, #8]
 800608a:	690b      	ldr	r3, [r1, #16]
 800608c:	4607      	mov	r7, r0
 800608e:	4293      	cmp	r3, r2
 8006090:	bfb8      	it	lt
 8006092:	4613      	movlt	r3, r2
 8006094:	6033      	str	r3, [r6, #0]
 8006096:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800609a:	460c      	mov	r4, r1
 800609c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060a0:	b10a      	cbz	r2, 80060a6 <_printf_common+0x26>
 80060a2:	3301      	adds	r3, #1
 80060a4:	6033      	str	r3, [r6, #0]
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	0699      	lsls	r1, r3, #26
 80060aa:	bf42      	ittt	mi
 80060ac:	6833      	ldrmi	r3, [r6, #0]
 80060ae:	3302      	addmi	r3, #2
 80060b0:	6033      	strmi	r3, [r6, #0]
 80060b2:	6825      	ldr	r5, [r4, #0]
 80060b4:	f015 0506 	ands.w	r5, r5, #6
 80060b8:	d106      	bne.n	80060c8 <_printf_common+0x48>
 80060ba:	f104 0a19 	add.w	sl, r4, #25
 80060be:	68e3      	ldr	r3, [r4, #12]
 80060c0:	6832      	ldr	r2, [r6, #0]
 80060c2:	1a9b      	subs	r3, r3, r2
 80060c4:	42ab      	cmp	r3, r5
 80060c6:	dc2b      	bgt.n	8006120 <_printf_common+0xa0>
 80060c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060cc:	6822      	ldr	r2, [r4, #0]
 80060ce:	3b00      	subs	r3, #0
 80060d0:	bf18      	it	ne
 80060d2:	2301      	movne	r3, #1
 80060d4:	0692      	lsls	r2, r2, #26
 80060d6:	d430      	bmi.n	800613a <_printf_common+0xba>
 80060d8:	4641      	mov	r1, r8
 80060da:	4638      	mov	r0, r7
 80060dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060e0:	47c8      	blx	r9
 80060e2:	3001      	adds	r0, #1
 80060e4:	d023      	beq.n	800612e <_printf_common+0xae>
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	6922      	ldr	r2, [r4, #16]
 80060ea:	f003 0306 	and.w	r3, r3, #6
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	bf14      	ite	ne
 80060f2:	2500      	movne	r5, #0
 80060f4:	6833      	ldreq	r3, [r6, #0]
 80060f6:	f04f 0600 	mov.w	r6, #0
 80060fa:	bf08      	it	eq
 80060fc:	68e5      	ldreq	r5, [r4, #12]
 80060fe:	f104 041a 	add.w	r4, r4, #26
 8006102:	bf08      	it	eq
 8006104:	1aed      	subeq	r5, r5, r3
 8006106:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800610a:	bf08      	it	eq
 800610c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006110:	4293      	cmp	r3, r2
 8006112:	bfc4      	itt	gt
 8006114:	1a9b      	subgt	r3, r3, r2
 8006116:	18ed      	addgt	r5, r5, r3
 8006118:	42b5      	cmp	r5, r6
 800611a:	d11a      	bne.n	8006152 <_printf_common+0xd2>
 800611c:	2000      	movs	r0, #0
 800611e:	e008      	b.n	8006132 <_printf_common+0xb2>
 8006120:	2301      	movs	r3, #1
 8006122:	4652      	mov	r2, sl
 8006124:	4641      	mov	r1, r8
 8006126:	4638      	mov	r0, r7
 8006128:	47c8      	blx	r9
 800612a:	3001      	adds	r0, #1
 800612c:	d103      	bne.n	8006136 <_printf_common+0xb6>
 800612e:	f04f 30ff 	mov.w	r0, #4294967295
 8006132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006136:	3501      	adds	r5, #1
 8006138:	e7c1      	b.n	80060be <_printf_common+0x3e>
 800613a:	2030      	movs	r0, #48	@ 0x30
 800613c:	18e1      	adds	r1, r4, r3
 800613e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006148:	4422      	add	r2, r4
 800614a:	3302      	adds	r3, #2
 800614c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006150:	e7c2      	b.n	80060d8 <_printf_common+0x58>
 8006152:	2301      	movs	r3, #1
 8006154:	4622      	mov	r2, r4
 8006156:	4641      	mov	r1, r8
 8006158:	4638      	mov	r0, r7
 800615a:	47c8      	blx	r9
 800615c:	3001      	adds	r0, #1
 800615e:	d0e6      	beq.n	800612e <_printf_common+0xae>
 8006160:	3601      	adds	r6, #1
 8006162:	e7d9      	b.n	8006118 <_printf_common+0x98>

08006164 <_printf_i>:
 8006164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006168:	7e0f      	ldrb	r7, [r1, #24]
 800616a:	4691      	mov	r9, r2
 800616c:	2f78      	cmp	r7, #120	@ 0x78
 800616e:	4680      	mov	r8, r0
 8006170:	460c      	mov	r4, r1
 8006172:	469a      	mov	sl, r3
 8006174:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800617a:	d807      	bhi.n	800618c <_printf_i+0x28>
 800617c:	2f62      	cmp	r7, #98	@ 0x62
 800617e:	d80a      	bhi.n	8006196 <_printf_i+0x32>
 8006180:	2f00      	cmp	r7, #0
 8006182:	f000 80d1 	beq.w	8006328 <_printf_i+0x1c4>
 8006186:	2f58      	cmp	r7, #88	@ 0x58
 8006188:	f000 80b8 	beq.w	80062fc <_printf_i+0x198>
 800618c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006194:	e03a      	b.n	800620c <_printf_i+0xa8>
 8006196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800619a:	2b15      	cmp	r3, #21
 800619c:	d8f6      	bhi.n	800618c <_printf_i+0x28>
 800619e:	a101      	add	r1, pc, #4	@ (adr r1, 80061a4 <_printf_i+0x40>)
 80061a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061a4:	080061fd 	.word	0x080061fd
 80061a8:	08006211 	.word	0x08006211
 80061ac:	0800618d 	.word	0x0800618d
 80061b0:	0800618d 	.word	0x0800618d
 80061b4:	0800618d 	.word	0x0800618d
 80061b8:	0800618d 	.word	0x0800618d
 80061bc:	08006211 	.word	0x08006211
 80061c0:	0800618d 	.word	0x0800618d
 80061c4:	0800618d 	.word	0x0800618d
 80061c8:	0800618d 	.word	0x0800618d
 80061cc:	0800618d 	.word	0x0800618d
 80061d0:	0800630f 	.word	0x0800630f
 80061d4:	0800623b 	.word	0x0800623b
 80061d8:	080062c9 	.word	0x080062c9
 80061dc:	0800618d 	.word	0x0800618d
 80061e0:	0800618d 	.word	0x0800618d
 80061e4:	08006331 	.word	0x08006331
 80061e8:	0800618d 	.word	0x0800618d
 80061ec:	0800623b 	.word	0x0800623b
 80061f0:	0800618d 	.word	0x0800618d
 80061f4:	0800618d 	.word	0x0800618d
 80061f8:	080062d1 	.word	0x080062d1
 80061fc:	6833      	ldr	r3, [r6, #0]
 80061fe:	1d1a      	adds	r2, r3, #4
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6032      	str	r2, [r6, #0]
 8006204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800620c:	2301      	movs	r3, #1
 800620e:	e09c      	b.n	800634a <_printf_i+0x1e6>
 8006210:	6833      	ldr	r3, [r6, #0]
 8006212:	6820      	ldr	r0, [r4, #0]
 8006214:	1d19      	adds	r1, r3, #4
 8006216:	6031      	str	r1, [r6, #0]
 8006218:	0606      	lsls	r6, r0, #24
 800621a:	d501      	bpl.n	8006220 <_printf_i+0xbc>
 800621c:	681d      	ldr	r5, [r3, #0]
 800621e:	e003      	b.n	8006228 <_printf_i+0xc4>
 8006220:	0645      	lsls	r5, r0, #25
 8006222:	d5fb      	bpl.n	800621c <_printf_i+0xb8>
 8006224:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006228:	2d00      	cmp	r5, #0
 800622a:	da03      	bge.n	8006234 <_printf_i+0xd0>
 800622c:	232d      	movs	r3, #45	@ 0x2d
 800622e:	426d      	negs	r5, r5
 8006230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006234:	230a      	movs	r3, #10
 8006236:	4858      	ldr	r0, [pc, #352]	@ (8006398 <_printf_i+0x234>)
 8006238:	e011      	b.n	800625e <_printf_i+0xfa>
 800623a:	6821      	ldr	r1, [r4, #0]
 800623c:	6833      	ldr	r3, [r6, #0]
 800623e:	0608      	lsls	r0, r1, #24
 8006240:	f853 5b04 	ldr.w	r5, [r3], #4
 8006244:	d402      	bmi.n	800624c <_printf_i+0xe8>
 8006246:	0649      	lsls	r1, r1, #25
 8006248:	bf48      	it	mi
 800624a:	b2ad      	uxthmi	r5, r5
 800624c:	2f6f      	cmp	r7, #111	@ 0x6f
 800624e:	6033      	str	r3, [r6, #0]
 8006250:	bf14      	ite	ne
 8006252:	230a      	movne	r3, #10
 8006254:	2308      	moveq	r3, #8
 8006256:	4850      	ldr	r0, [pc, #320]	@ (8006398 <_printf_i+0x234>)
 8006258:	2100      	movs	r1, #0
 800625a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800625e:	6866      	ldr	r6, [r4, #4]
 8006260:	2e00      	cmp	r6, #0
 8006262:	60a6      	str	r6, [r4, #8]
 8006264:	db05      	blt.n	8006272 <_printf_i+0x10e>
 8006266:	6821      	ldr	r1, [r4, #0]
 8006268:	432e      	orrs	r6, r5
 800626a:	f021 0104 	bic.w	r1, r1, #4
 800626e:	6021      	str	r1, [r4, #0]
 8006270:	d04b      	beq.n	800630a <_printf_i+0x1a6>
 8006272:	4616      	mov	r6, r2
 8006274:	fbb5 f1f3 	udiv	r1, r5, r3
 8006278:	fb03 5711 	mls	r7, r3, r1, r5
 800627c:	5dc7      	ldrb	r7, [r0, r7]
 800627e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006282:	462f      	mov	r7, r5
 8006284:	42bb      	cmp	r3, r7
 8006286:	460d      	mov	r5, r1
 8006288:	d9f4      	bls.n	8006274 <_printf_i+0x110>
 800628a:	2b08      	cmp	r3, #8
 800628c:	d10b      	bne.n	80062a6 <_printf_i+0x142>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	07df      	lsls	r7, r3, #31
 8006292:	d508      	bpl.n	80062a6 <_printf_i+0x142>
 8006294:	6923      	ldr	r3, [r4, #16]
 8006296:	6861      	ldr	r1, [r4, #4]
 8006298:	4299      	cmp	r1, r3
 800629a:	bfde      	ittt	le
 800629c:	2330      	movle	r3, #48	@ 0x30
 800629e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062a6:	1b92      	subs	r2, r2, r6
 80062a8:	6122      	str	r2, [r4, #16]
 80062aa:	464b      	mov	r3, r9
 80062ac:	4621      	mov	r1, r4
 80062ae:	4640      	mov	r0, r8
 80062b0:	f8cd a000 	str.w	sl, [sp]
 80062b4:	aa03      	add	r2, sp, #12
 80062b6:	f7ff fee3 	bl	8006080 <_printf_common>
 80062ba:	3001      	adds	r0, #1
 80062bc:	d14a      	bne.n	8006354 <_printf_i+0x1f0>
 80062be:	f04f 30ff 	mov.w	r0, #4294967295
 80062c2:	b004      	add	sp, #16
 80062c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	f043 0320 	orr.w	r3, r3, #32
 80062ce:	6023      	str	r3, [r4, #0]
 80062d0:	2778      	movs	r7, #120	@ 0x78
 80062d2:	4832      	ldr	r0, [pc, #200]	@ (800639c <_printf_i+0x238>)
 80062d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	6831      	ldr	r1, [r6, #0]
 80062dc:	061f      	lsls	r7, r3, #24
 80062de:	f851 5b04 	ldr.w	r5, [r1], #4
 80062e2:	d402      	bmi.n	80062ea <_printf_i+0x186>
 80062e4:	065f      	lsls	r7, r3, #25
 80062e6:	bf48      	it	mi
 80062e8:	b2ad      	uxthmi	r5, r5
 80062ea:	6031      	str	r1, [r6, #0]
 80062ec:	07d9      	lsls	r1, r3, #31
 80062ee:	bf44      	itt	mi
 80062f0:	f043 0320 	orrmi.w	r3, r3, #32
 80062f4:	6023      	strmi	r3, [r4, #0]
 80062f6:	b11d      	cbz	r5, 8006300 <_printf_i+0x19c>
 80062f8:	2310      	movs	r3, #16
 80062fa:	e7ad      	b.n	8006258 <_printf_i+0xf4>
 80062fc:	4826      	ldr	r0, [pc, #152]	@ (8006398 <_printf_i+0x234>)
 80062fe:	e7e9      	b.n	80062d4 <_printf_i+0x170>
 8006300:	6823      	ldr	r3, [r4, #0]
 8006302:	f023 0320 	bic.w	r3, r3, #32
 8006306:	6023      	str	r3, [r4, #0]
 8006308:	e7f6      	b.n	80062f8 <_printf_i+0x194>
 800630a:	4616      	mov	r6, r2
 800630c:	e7bd      	b.n	800628a <_printf_i+0x126>
 800630e:	6833      	ldr	r3, [r6, #0]
 8006310:	6825      	ldr	r5, [r4, #0]
 8006312:	1d18      	adds	r0, r3, #4
 8006314:	6961      	ldr	r1, [r4, #20]
 8006316:	6030      	str	r0, [r6, #0]
 8006318:	062e      	lsls	r6, r5, #24
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	d501      	bpl.n	8006322 <_printf_i+0x1be>
 800631e:	6019      	str	r1, [r3, #0]
 8006320:	e002      	b.n	8006328 <_printf_i+0x1c4>
 8006322:	0668      	lsls	r0, r5, #25
 8006324:	d5fb      	bpl.n	800631e <_printf_i+0x1ba>
 8006326:	8019      	strh	r1, [r3, #0]
 8006328:	2300      	movs	r3, #0
 800632a:	4616      	mov	r6, r2
 800632c:	6123      	str	r3, [r4, #16]
 800632e:	e7bc      	b.n	80062aa <_printf_i+0x146>
 8006330:	6833      	ldr	r3, [r6, #0]
 8006332:	2100      	movs	r1, #0
 8006334:	1d1a      	adds	r2, r3, #4
 8006336:	6032      	str	r2, [r6, #0]
 8006338:	681e      	ldr	r6, [r3, #0]
 800633a:	6862      	ldr	r2, [r4, #4]
 800633c:	4630      	mov	r0, r6
 800633e:	f000 f9fc 	bl	800673a <memchr>
 8006342:	b108      	cbz	r0, 8006348 <_printf_i+0x1e4>
 8006344:	1b80      	subs	r0, r0, r6
 8006346:	6060      	str	r0, [r4, #4]
 8006348:	6863      	ldr	r3, [r4, #4]
 800634a:	6123      	str	r3, [r4, #16]
 800634c:	2300      	movs	r3, #0
 800634e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006352:	e7aa      	b.n	80062aa <_printf_i+0x146>
 8006354:	4632      	mov	r2, r6
 8006356:	4649      	mov	r1, r9
 8006358:	4640      	mov	r0, r8
 800635a:	6923      	ldr	r3, [r4, #16]
 800635c:	47d0      	blx	sl
 800635e:	3001      	adds	r0, #1
 8006360:	d0ad      	beq.n	80062be <_printf_i+0x15a>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	079b      	lsls	r3, r3, #30
 8006366:	d413      	bmi.n	8006390 <_printf_i+0x22c>
 8006368:	68e0      	ldr	r0, [r4, #12]
 800636a:	9b03      	ldr	r3, [sp, #12]
 800636c:	4298      	cmp	r0, r3
 800636e:	bfb8      	it	lt
 8006370:	4618      	movlt	r0, r3
 8006372:	e7a6      	b.n	80062c2 <_printf_i+0x15e>
 8006374:	2301      	movs	r3, #1
 8006376:	4632      	mov	r2, r6
 8006378:	4649      	mov	r1, r9
 800637a:	4640      	mov	r0, r8
 800637c:	47d0      	blx	sl
 800637e:	3001      	adds	r0, #1
 8006380:	d09d      	beq.n	80062be <_printf_i+0x15a>
 8006382:	3501      	adds	r5, #1
 8006384:	68e3      	ldr	r3, [r4, #12]
 8006386:	9903      	ldr	r1, [sp, #12]
 8006388:	1a5b      	subs	r3, r3, r1
 800638a:	42ab      	cmp	r3, r5
 800638c:	dcf2      	bgt.n	8006374 <_printf_i+0x210>
 800638e:	e7eb      	b.n	8006368 <_printf_i+0x204>
 8006390:	2500      	movs	r5, #0
 8006392:	f104 0619 	add.w	r6, r4, #25
 8006396:	e7f5      	b.n	8006384 <_printf_i+0x220>
 8006398:	08008a6c 	.word	0x08008a6c
 800639c:	08008a7d 	.word	0x08008a7d

080063a0 <std>:
 80063a0:	2300      	movs	r3, #0
 80063a2:	b510      	push	{r4, lr}
 80063a4:	4604      	mov	r4, r0
 80063a6:	e9c0 3300 	strd	r3, r3, [r0]
 80063aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ae:	6083      	str	r3, [r0, #8]
 80063b0:	8181      	strh	r1, [r0, #12]
 80063b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80063b4:	81c2      	strh	r2, [r0, #14]
 80063b6:	6183      	str	r3, [r0, #24]
 80063b8:	4619      	mov	r1, r3
 80063ba:	2208      	movs	r2, #8
 80063bc:	305c      	adds	r0, #92	@ 0x5c
 80063be:	f000 f93c 	bl	800663a <memset>
 80063c2:	4b0d      	ldr	r3, [pc, #52]	@ (80063f8 <std+0x58>)
 80063c4:	6224      	str	r4, [r4, #32]
 80063c6:	6263      	str	r3, [r4, #36]	@ 0x24
 80063c8:	4b0c      	ldr	r3, [pc, #48]	@ (80063fc <std+0x5c>)
 80063ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006400 <std+0x60>)
 80063ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006404 <std+0x64>)
 80063d2:	6323      	str	r3, [r4, #48]	@ 0x30
 80063d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006408 <std+0x68>)
 80063d6:	429c      	cmp	r4, r3
 80063d8:	d006      	beq.n	80063e8 <std+0x48>
 80063da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063de:	4294      	cmp	r4, r2
 80063e0:	d002      	beq.n	80063e8 <std+0x48>
 80063e2:	33d0      	adds	r3, #208	@ 0xd0
 80063e4:	429c      	cmp	r4, r3
 80063e6:	d105      	bne.n	80063f4 <std+0x54>
 80063e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f0:	f000 b9a0 	b.w	8006734 <__retarget_lock_init_recursive>
 80063f4:	bd10      	pop	{r4, pc}
 80063f6:	bf00      	nop
 80063f8:	080065b5 	.word	0x080065b5
 80063fc:	080065d7 	.word	0x080065d7
 8006400:	0800660f 	.word	0x0800660f
 8006404:	08006633 	.word	0x08006633
 8006408:	20000354 	.word	0x20000354

0800640c <stdio_exit_handler>:
 800640c:	4a02      	ldr	r2, [pc, #8]	@ (8006418 <stdio_exit_handler+0xc>)
 800640e:	4903      	ldr	r1, [pc, #12]	@ (800641c <stdio_exit_handler+0x10>)
 8006410:	4803      	ldr	r0, [pc, #12]	@ (8006420 <stdio_exit_handler+0x14>)
 8006412:	f000 b869 	b.w	80064e8 <_fwalk_sglue>
 8006416:	bf00      	nop
 8006418:	2000000c 	.word	0x2000000c
 800641c:	08008351 	.word	0x08008351
 8006420:	2000001c 	.word	0x2000001c

08006424 <cleanup_stdio>:
 8006424:	6841      	ldr	r1, [r0, #4]
 8006426:	4b0c      	ldr	r3, [pc, #48]	@ (8006458 <cleanup_stdio+0x34>)
 8006428:	b510      	push	{r4, lr}
 800642a:	4299      	cmp	r1, r3
 800642c:	4604      	mov	r4, r0
 800642e:	d001      	beq.n	8006434 <cleanup_stdio+0x10>
 8006430:	f001 ff8e 	bl	8008350 <_fflush_r>
 8006434:	68a1      	ldr	r1, [r4, #8]
 8006436:	4b09      	ldr	r3, [pc, #36]	@ (800645c <cleanup_stdio+0x38>)
 8006438:	4299      	cmp	r1, r3
 800643a:	d002      	beq.n	8006442 <cleanup_stdio+0x1e>
 800643c:	4620      	mov	r0, r4
 800643e:	f001 ff87 	bl	8008350 <_fflush_r>
 8006442:	68e1      	ldr	r1, [r4, #12]
 8006444:	4b06      	ldr	r3, [pc, #24]	@ (8006460 <cleanup_stdio+0x3c>)
 8006446:	4299      	cmp	r1, r3
 8006448:	d004      	beq.n	8006454 <cleanup_stdio+0x30>
 800644a:	4620      	mov	r0, r4
 800644c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006450:	f001 bf7e 	b.w	8008350 <_fflush_r>
 8006454:	bd10      	pop	{r4, pc}
 8006456:	bf00      	nop
 8006458:	20000354 	.word	0x20000354
 800645c:	200003bc 	.word	0x200003bc
 8006460:	20000424 	.word	0x20000424

08006464 <global_stdio_init.part.0>:
 8006464:	b510      	push	{r4, lr}
 8006466:	4b0b      	ldr	r3, [pc, #44]	@ (8006494 <global_stdio_init.part.0+0x30>)
 8006468:	4c0b      	ldr	r4, [pc, #44]	@ (8006498 <global_stdio_init.part.0+0x34>)
 800646a:	4a0c      	ldr	r2, [pc, #48]	@ (800649c <global_stdio_init.part.0+0x38>)
 800646c:	4620      	mov	r0, r4
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	2104      	movs	r1, #4
 8006472:	2200      	movs	r2, #0
 8006474:	f7ff ff94 	bl	80063a0 <std>
 8006478:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800647c:	2201      	movs	r2, #1
 800647e:	2109      	movs	r1, #9
 8006480:	f7ff ff8e 	bl	80063a0 <std>
 8006484:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006488:	2202      	movs	r2, #2
 800648a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800648e:	2112      	movs	r1, #18
 8006490:	f7ff bf86 	b.w	80063a0 <std>
 8006494:	2000048c 	.word	0x2000048c
 8006498:	20000354 	.word	0x20000354
 800649c:	0800640d 	.word	0x0800640d

080064a0 <__sfp_lock_acquire>:
 80064a0:	4801      	ldr	r0, [pc, #4]	@ (80064a8 <__sfp_lock_acquire+0x8>)
 80064a2:	f000 b948 	b.w	8006736 <__retarget_lock_acquire_recursive>
 80064a6:	bf00      	nop
 80064a8:	20000495 	.word	0x20000495

080064ac <__sfp_lock_release>:
 80064ac:	4801      	ldr	r0, [pc, #4]	@ (80064b4 <__sfp_lock_release+0x8>)
 80064ae:	f000 b943 	b.w	8006738 <__retarget_lock_release_recursive>
 80064b2:	bf00      	nop
 80064b4:	20000495 	.word	0x20000495

080064b8 <__sinit>:
 80064b8:	b510      	push	{r4, lr}
 80064ba:	4604      	mov	r4, r0
 80064bc:	f7ff fff0 	bl	80064a0 <__sfp_lock_acquire>
 80064c0:	6a23      	ldr	r3, [r4, #32]
 80064c2:	b11b      	cbz	r3, 80064cc <__sinit+0x14>
 80064c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064c8:	f7ff bff0 	b.w	80064ac <__sfp_lock_release>
 80064cc:	4b04      	ldr	r3, [pc, #16]	@ (80064e0 <__sinit+0x28>)
 80064ce:	6223      	str	r3, [r4, #32]
 80064d0:	4b04      	ldr	r3, [pc, #16]	@ (80064e4 <__sinit+0x2c>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1f5      	bne.n	80064c4 <__sinit+0xc>
 80064d8:	f7ff ffc4 	bl	8006464 <global_stdio_init.part.0>
 80064dc:	e7f2      	b.n	80064c4 <__sinit+0xc>
 80064de:	bf00      	nop
 80064e0:	08006425 	.word	0x08006425
 80064e4:	2000048c 	.word	0x2000048c

080064e8 <_fwalk_sglue>:
 80064e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ec:	4607      	mov	r7, r0
 80064ee:	4688      	mov	r8, r1
 80064f0:	4614      	mov	r4, r2
 80064f2:	2600      	movs	r6, #0
 80064f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064f8:	f1b9 0901 	subs.w	r9, r9, #1
 80064fc:	d505      	bpl.n	800650a <_fwalk_sglue+0x22>
 80064fe:	6824      	ldr	r4, [r4, #0]
 8006500:	2c00      	cmp	r4, #0
 8006502:	d1f7      	bne.n	80064f4 <_fwalk_sglue+0xc>
 8006504:	4630      	mov	r0, r6
 8006506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800650a:	89ab      	ldrh	r3, [r5, #12]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d907      	bls.n	8006520 <_fwalk_sglue+0x38>
 8006510:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006514:	3301      	adds	r3, #1
 8006516:	d003      	beq.n	8006520 <_fwalk_sglue+0x38>
 8006518:	4629      	mov	r1, r5
 800651a:	4638      	mov	r0, r7
 800651c:	47c0      	blx	r8
 800651e:	4306      	orrs	r6, r0
 8006520:	3568      	adds	r5, #104	@ 0x68
 8006522:	e7e9      	b.n	80064f8 <_fwalk_sglue+0x10>

08006524 <iprintf>:
 8006524:	b40f      	push	{r0, r1, r2, r3}
 8006526:	b507      	push	{r0, r1, r2, lr}
 8006528:	4906      	ldr	r1, [pc, #24]	@ (8006544 <iprintf+0x20>)
 800652a:	ab04      	add	r3, sp, #16
 800652c:	6808      	ldr	r0, [r1, #0]
 800652e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006532:	6881      	ldr	r1, [r0, #8]
 8006534:	9301      	str	r3, [sp, #4]
 8006536:	f001 fd73 	bl	8008020 <_vfiprintf_r>
 800653a:	b003      	add	sp, #12
 800653c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006540:	b004      	add	sp, #16
 8006542:	4770      	bx	lr
 8006544:	20000018 	.word	0x20000018

08006548 <sniprintf>:
 8006548:	b40c      	push	{r2, r3}
 800654a:	b530      	push	{r4, r5, lr}
 800654c:	4b18      	ldr	r3, [pc, #96]	@ (80065b0 <sniprintf+0x68>)
 800654e:	1e0c      	subs	r4, r1, #0
 8006550:	681d      	ldr	r5, [r3, #0]
 8006552:	b09d      	sub	sp, #116	@ 0x74
 8006554:	da08      	bge.n	8006568 <sniprintf+0x20>
 8006556:	238b      	movs	r3, #139	@ 0x8b
 8006558:	f04f 30ff 	mov.w	r0, #4294967295
 800655c:	602b      	str	r3, [r5, #0]
 800655e:	b01d      	add	sp, #116	@ 0x74
 8006560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006564:	b002      	add	sp, #8
 8006566:	4770      	bx	lr
 8006568:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800656c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006570:	f04f 0300 	mov.w	r3, #0
 8006574:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006576:	bf0c      	ite	eq
 8006578:	4623      	moveq	r3, r4
 800657a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800657e:	9304      	str	r3, [sp, #16]
 8006580:	9307      	str	r3, [sp, #28]
 8006582:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006586:	9002      	str	r0, [sp, #8]
 8006588:	9006      	str	r0, [sp, #24]
 800658a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800658e:	4628      	mov	r0, r5
 8006590:	ab21      	add	r3, sp, #132	@ 0x84
 8006592:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006594:	a902      	add	r1, sp, #8
 8006596:	9301      	str	r3, [sp, #4]
 8006598:	f001 fc1e 	bl	8007dd8 <_svfiprintf_r>
 800659c:	1c43      	adds	r3, r0, #1
 800659e:	bfbc      	itt	lt
 80065a0:	238b      	movlt	r3, #139	@ 0x8b
 80065a2:	602b      	strlt	r3, [r5, #0]
 80065a4:	2c00      	cmp	r4, #0
 80065a6:	d0da      	beq.n	800655e <sniprintf+0x16>
 80065a8:	2200      	movs	r2, #0
 80065aa:	9b02      	ldr	r3, [sp, #8]
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	e7d6      	b.n	800655e <sniprintf+0x16>
 80065b0:	20000018 	.word	0x20000018

080065b4 <__sread>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	460c      	mov	r4, r1
 80065b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065bc:	f000 f86c 	bl	8006698 <_read_r>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	bfab      	itete	ge
 80065c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065c6:	89a3      	ldrhlt	r3, [r4, #12]
 80065c8:	181b      	addge	r3, r3, r0
 80065ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065ce:	bfac      	ite	ge
 80065d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065d2:	81a3      	strhlt	r3, [r4, #12]
 80065d4:	bd10      	pop	{r4, pc}

080065d6 <__swrite>:
 80065d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065da:	461f      	mov	r7, r3
 80065dc:	898b      	ldrh	r3, [r1, #12]
 80065de:	4605      	mov	r5, r0
 80065e0:	05db      	lsls	r3, r3, #23
 80065e2:	460c      	mov	r4, r1
 80065e4:	4616      	mov	r6, r2
 80065e6:	d505      	bpl.n	80065f4 <__swrite+0x1e>
 80065e8:	2302      	movs	r3, #2
 80065ea:	2200      	movs	r2, #0
 80065ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065f0:	f000 f840 	bl	8006674 <_lseek_r>
 80065f4:	89a3      	ldrh	r3, [r4, #12]
 80065f6:	4632      	mov	r2, r6
 80065f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065fc:	81a3      	strh	r3, [r4, #12]
 80065fe:	4628      	mov	r0, r5
 8006600:	463b      	mov	r3, r7
 8006602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800660a:	f000 b857 	b.w	80066bc <_write_r>

0800660e <__sseek>:
 800660e:	b510      	push	{r4, lr}
 8006610:	460c      	mov	r4, r1
 8006612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006616:	f000 f82d 	bl	8006674 <_lseek_r>
 800661a:	1c43      	adds	r3, r0, #1
 800661c:	89a3      	ldrh	r3, [r4, #12]
 800661e:	bf15      	itete	ne
 8006620:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006622:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006626:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800662a:	81a3      	strheq	r3, [r4, #12]
 800662c:	bf18      	it	ne
 800662e:	81a3      	strhne	r3, [r4, #12]
 8006630:	bd10      	pop	{r4, pc}

08006632 <__sclose>:
 8006632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006636:	f000 b80d 	b.w	8006654 <_close_r>

0800663a <memset>:
 800663a:	4603      	mov	r3, r0
 800663c:	4402      	add	r2, r0
 800663e:	4293      	cmp	r3, r2
 8006640:	d100      	bne.n	8006644 <memset+0xa>
 8006642:	4770      	bx	lr
 8006644:	f803 1b01 	strb.w	r1, [r3], #1
 8006648:	e7f9      	b.n	800663e <memset+0x4>
	...

0800664c <_localeconv_r>:
 800664c:	4800      	ldr	r0, [pc, #0]	@ (8006650 <_localeconv_r+0x4>)
 800664e:	4770      	bx	lr
 8006650:	20000158 	.word	0x20000158

08006654 <_close_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	2300      	movs	r3, #0
 8006658:	4d05      	ldr	r5, [pc, #20]	@ (8006670 <_close_r+0x1c>)
 800665a:	4604      	mov	r4, r0
 800665c:	4608      	mov	r0, r1
 800665e:	602b      	str	r3, [r5, #0]
 8006660:	f7fb fb65 	bl	8001d2e <_close>
 8006664:	1c43      	adds	r3, r0, #1
 8006666:	d102      	bne.n	800666e <_close_r+0x1a>
 8006668:	682b      	ldr	r3, [r5, #0]
 800666a:	b103      	cbz	r3, 800666e <_close_r+0x1a>
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	bd38      	pop	{r3, r4, r5, pc}
 8006670:	20000490 	.word	0x20000490

08006674 <_lseek_r>:
 8006674:	b538      	push	{r3, r4, r5, lr}
 8006676:	4604      	mov	r4, r0
 8006678:	4608      	mov	r0, r1
 800667a:	4611      	mov	r1, r2
 800667c:	2200      	movs	r2, #0
 800667e:	4d05      	ldr	r5, [pc, #20]	@ (8006694 <_lseek_r+0x20>)
 8006680:	602a      	str	r2, [r5, #0]
 8006682:	461a      	mov	r2, r3
 8006684:	f7fb fb77 	bl	8001d76 <_lseek>
 8006688:	1c43      	adds	r3, r0, #1
 800668a:	d102      	bne.n	8006692 <_lseek_r+0x1e>
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	b103      	cbz	r3, 8006692 <_lseek_r+0x1e>
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	20000490 	.word	0x20000490

08006698 <_read_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	4611      	mov	r1, r2
 80066a0:	2200      	movs	r2, #0
 80066a2:	4d05      	ldr	r5, [pc, #20]	@ (80066b8 <_read_r+0x20>)
 80066a4:	602a      	str	r2, [r5, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	f7fb fb08 	bl	8001cbc <_read>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	d102      	bne.n	80066b6 <_read_r+0x1e>
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	b103      	cbz	r3, 80066b6 <_read_r+0x1e>
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	bd38      	pop	{r3, r4, r5, pc}
 80066b8:	20000490 	.word	0x20000490

080066bc <_write_r>:
 80066bc:	b538      	push	{r3, r4, r5, lr}
 80066be:	4604      	mov	r4, r0
 80066c0:	4608      	mov	r0, r1
 80066c2:	4611      	mov	r1, r2
 80066c4:	2200      	movs	r2, #0
 80066c6:	4d05      	ldr	r5, [pc, #20]	@ (80066dc <_write_r+0x20>)
 80066c8:	602a      	str	r2, [r5, #0]
 80066ca:	461a      	mov	r2, r3
 80066cc:	f7fb fb13 	bl	8001cf6 <_write>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	d102      	bne.n	80066da <_write_r+0x1e>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	b103      	cbz	r3, 80066da <_write_r+0x1e>
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	bd38      	pop	{r3, r4, r5, pc}
 80066dc:	20000490 	.word	0x20000490

080066e0 <__errno>:
 80066e0:	4b01      	ldr	r3, [pc, #4]	@ (80066e8 <__errno+0x8>)
 80066e2:	6818      	ldr	r0, [r3, #0]
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	20000018 	.word	0x20000018

080066ec <__libc_init_array>:
 80066ec:	b570      	push	{r4, r5, r6, lr}
 80066ee:	2600      	movs	r6, #0
 80066f0:	4d0c      	ldr	r5, [pc, #48]	@ (8006724 <__libc_init_array+0x38>)
 80066f2:	4c0d      	ldr	r4, [pc, #52]	@ (8006728 <__libc_init_array+0x3c>)
 80066f4:	1b64      	subs	r4, r4, r5
 80066f6:	10a4      	asrs	r4, r4, #2
 80066f8:	42a6      	cmp	r6, r4
 80066fa:	d109      	bne.n	8006710 <__libc_init_array+0x24>
 80066fc:	f002 f8a8 	bl	8008850 <_init>
 8006700:	2600      	movs	r6, #0
 8006702:	4d0a      	ldr	r5, [pc, #40]	@ (800672c <__libc_init_array+0x40>)
 8006704:	4c0a      	ldr	r4, [pc, #40]	@ (8006730 <__libc_init_array+0x44>)
 8006706:	1b64      	subs	r4, r4, r5
 8006708:	10a4      	asrs	r4, r4, #2
 800670a:	42a6      	cmp	r6, r4
 800670c:	d105      	bne.n	800671a <__libc_init_array+0x2e>
 800670e:	bd70      	pop	{r4, r5, r6, pc}
 8006710:	f855 3b04 	ldr.w	r3, [r5], #4
 8006714:	4798      	blx	r3
 8006716:	3601      	adds	r6, #1
 8006718:	e7ee      	b.n	80066f8 <__libc_init_array+0xc>
 800671a:	f855 3b04 	ldr.w	r3, [r5], #4
 800671e:	4798      	blx	r3
 8006720:	3601      	adds	r6, #1
 8006722:	e7f2      	b.n	800670a <__libc_init_array+0x1e>
 8006724:	08008dd4 	.word	0x08008dd4
 8006728:	08008dd4 	.word	0x08008dd4
 800672c:	08008dd4 	.word	0x08008dd4
 8006730:	08008dd8 	.word	0x08008dd8

08006734 <__retarget_lock_init_recursive>:
 8006734:	4770      	bx	lr

08006736 <__retarget_lock_acquire_recursive>:
 8006736:	4770      	bx	lr

08006738 <__retarget_lock_release_recursive>:
 8006738:	4770      	bx	lr

0800673a <memchr>:
 800673a:	4603      	mov	r3, r0
 800673c:	b510      	push	{r4, lr}
 800673e:	b2c9      	uxtb	r1, r1
 8006740:	4402      	add	r2, r0
 8006742:	4293      	cmp	r3, r2
 8006744:	4618      	mov	r0, r3
 8006746:	d101      	bne.n	800674c <memchr+0x12>
 8006748:	2000      	movs	r0, #0
 800674a:	e003      	b.n	8006754 <memchr+0x1a>
 800674c:	7804      	ldrb	r4, [r0, #0]
 800674e:	3301      	adds	r3, #1
 8006750:	428c      	cmp	r4, r1
 8006752:	d1f6      	bne.n	8006742 <memchr+0x8>
 8006754:	bd10      	pop	{r4, pc}

08006756 <memcpy>:
 8006756:	440a      	add	r2, r1
 8006758:	4291      	cmp	r1, r2
 800675a:	f100 33ff 	add.w	r3, r0, #4294967295
 800675e:	d100      	bne.n	8006762 <memcpy+0xc>
 8006760:	4770      	bx	lr
 8006762:	b510      	push	{r4, lr}
 8006764:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006768:	4291      	cmp	r1, r2
 800676a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800676e:	d1f9      	bne.n	8006764 <memcpy+0xe>
 8006770:	bd10      	pop	{r4, pc}

08006772 <quorem>:
 8006772:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006776:	6903      	ldr	r3, [r0, #16]
 8006778:	690c      	ldr	r4, [r1, #16]
 800677a:	4607      	mov	r7, r0
 800677c:	42a3      	cmp	r3, r4
 800677e:	db7e      	blt.n	800687e <quorem+0x10c>
 8006780:	3c01      	subs	r4, #1
 8006782:	00a3      	lsls	r3, r4, #2
 8006784:	f100 0514 	add.w	r5, r0, #20
 8006788:	f101 0814 	add.w	r8, r1, #20
 800678c:	9300      	str	r3, [sp, #0]
 800678e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006792:	9301      	str	r3, [sp, #4]
 8006794:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006798:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800679c:	3301      	adds	r3, #1
 800679e:	429a      	cmp	r2, r3
 80067a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80067a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067a8:	d32e      	bcc.n	8006808 <quorem+0x96>
 80067aa:	f04f 0a00 	mov.w	sl, #0
 80067ae:	46c4      	mov	ip, r8
 80067b0:	46ae      	mov	lr, r5
 80067b2:	46d3      	mov	fp, sl
 80067b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80067b8:	b298      	uxth	r0, r3
 80067ba:	fb06 a000 	mla	r0, r6, r0, sl
 80067be:	0c1b      	lsrs	r3, r3, #16
 80067c0:	0c02      	lsrs	r2, r0, #16
 80067c2:	fb06 2303 	mla	r3, r6, r3, r2
 80067c6:	f8de 2000 	ldr.w	r2, [lr]
 80067ca:	b280      	uxth	r0, r0
 80067cc:	b292      	uxth	r2, r2
 80067ce:	1a12      	subs	r2, r2, r0
 80067d0:	445a      	add	r2, fp
 80067d2:	f8de 0000 	ldr.w	r0, [lr]
 80067d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067da:	b29b      	uxth	r3, r3
 80067dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80067e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80067e4:	b292      	uxth	r2, r2
 80067e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80067ea:	45e1      	cmp	r9, ip
 80067ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80067f0:	f84e 2b04 	str.w	r2, [lr], #4
 80067f4:	d2de      	bcs.n	80067b4 <quorem+0x42>
 80067f6:	9b00      	ldr	r3, [sp, #0]
 80067f8:	58eb      	ldr	r3, [r5, r3]
 80067fa:	b92b      	cbnz	r3, 8006808 <quorem+0x96>
 80067fc:	9b01      	ldr	r3, [sp, #4]
 80067fe:	3b04      	subs	r3, #4
 8006800:	429d      	cmp	r5, r3
 8006802:	461a      	mov	r2, r3
 8006804:	d32f      	bcc.n	8006866 <quorem+0xf4>
 8006806:	613c      	str	r4, [r7, #16]
 8006808:	4638      	mov	r0, r7
 800680a:	f001 f981 	bl	8007b10 <__mcmp>
 800680e:	2800      	cmp	r0, #0
 8006810:	db25      	blt.n	800685e <quorem+0xec>
 8006812:	4629      	mov	r1, r5
 8006814:	2000      	movs	r0, #0
 8006816:	f858 2b04 	ldr.w	r2, [r8], #4
 800681a:	f8d1 c000 	ldr.w	ip, [r1]
 800681e:	fa1f fe82 	uxth.w	lr, r2
 8006822:	fa1f f38c 	uxth.w	r3, ip
 8006826:	eba3 030e 	sub.w	r3, r3, lr
 800682a:	4403      	add	r3, r0
 800682c:	0c12      	lsrs	r2, r2, #16
 800682e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006832:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006836:	b29b      	uxth	r3, r3
 8006838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800683c:	45c1      	cmp	r9, r8
 800683e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006842:	f841 3b04 	str.w	r3, [r1], #4
 8006846:	d2e6      	bcs.n	8006816 <quorem+0xa4>
 8006848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800684c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006850:	b922      	cbnz	r2, 800685c <quorem+0xea>
 8006852:	3b04      	subs	r3, #4
 8006854:	429d      	cmp	r5, r3
 8006856:	461a      	mov	r2, r3
 8006858:	d30b      	bcc.n	8006872 <quorem+0x100>
 800685a:	613c      	str	r4, [r7, #16]
 800685c:	3601      	adds	r6, #1
 800685e:	4630      	mov	r0, r6
 8006860:	b003      	add	sp, #12
 8006862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006866:	6812      	ldr	r2, [r2, #0]
 8006868:	3b04      	subs	r3, #4
 800686a:	2a00      	cmp	r2, #0
 800686c:	d1cb      	bne.n	8006806 <quorem+0x94>
 800686e:	3c01      	subs	r4, #1
 8006870:	e7c6      	b.n	8006800 <quorem+0x8e>
 8006872:	6812      	ldr	r2, [r2, #0]
 8006874:	3b04      	subs	r3, #4
 8006876:	2a00      	cmp	r2, #0
 8006878:	d1ef      	bne.n	800685a <quorem+0xe8>
 800687a:	3c01      	subs	r4, #1
 800687c:	e7ea      	b.n	8006854 <quorem+0xe2>
 800687e:	2000      	movs	r0, #0
 8006880:	e7ee      	b.n	8006860 <quorem+0xee>
 8006882:	0000      	movs	r0, r0
 8006884:	0000      	movs	r0, r0
	...

08006888 <_dtoa_r>:
 8006888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	4614      	mov	r4, r2
 800688e:	461d      	mov	r5, r3
 8006890:	69c7      	ldr	r7, [r0, #28]
 8006892:	b097      	sub	sp, #92	@ 0x5c
 8006894:	4681      	mov	r9, r0
 8006896:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800689a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800689c:	b97f      	cbnz	r7, 80068be <_dtoa_r+0x36>
 800689e:	2010      	movs	r0, #16
 80068a0:	f000 fe0e 	bl	80074c0 <malloc>
 80068a4:	4602      	mov	r2, r0
 80068a6:	f8c9 001c 	str.w	r0, [r9, #28]
 80068aa:	b920      	cbnz	r0, 80068b6 <_dtoa_r+0x2e>
 80068ac:	21ef      	movs	r1, #239	@ 0xef
 80068ae:	4bac      	ldr	r3, [pc, #688]	@ (8006b60 <_dtoa_r+0x2d8>)
 80068b0:	48ac      	ldr	r0, [pc, #688]	@ (8006b64 <_dtoa_r+0x2dc>)
 80068b2:	f001 fe33 	bl	800851c <__assert_func>
 80068b6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80068ba:	6007      	str	r7, [r0, #0]
 80068bc:	60c7      	str	r7, [r0, #12]
 80068be:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068c2:	6819      	ldr	r1, [r3, #0]
 80068c4:	b159      	cbz	r1, 80068de <_dtoa_r+0x56>
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	2301      	movs	r3, #1
 80068ca:	4093      	lsls	r3, r2
 80068cc:	604a      	str	r2, [r1, #4]
 80068ce:	608b      	str	r3, [r1, #8]
 80068d0:	4648      	mov	r0, r9
 80068d2:	f000 feeb 	bl	80076ac <_Bfree>
 80068d6:	2200      	movs	r2, #0
 80068d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068dc:	601a      	str	r2, [r3, #0]
 80068de:	1e2b      	subs	r3, r5, #0
 80068e0:	bfaf      	iteee	ge
 80068e2:	2300      	movge	r3, #0
 80068e4:	2201      	movlt	r2, #1
 80068e6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80068ea:	9307      	strlt	r3, [sp, #28]
 80068ec:	bfa8      	it	ge
 80068ee:	6033      	strge	r3, [r6, #0]
 80068f0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80068f4:	4b9c      	ldr	r3, [pc, #624]	@ (8006b68 <_dtoa_r+0x2e0>)
 80068f6:	bfb8      	it	lt
 80068f8:	6032      	strlt	r2, [r6, #0]
 80068fa:	ea33 0308 	bics.w	r3, r3, r8
 80068fe:	d112      	bne.n	8006926 <_dtoa_r+0x9e>
 8006900:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006904:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006906:	6013      	str	r3, [r2, #0]
 8006908:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800690c:	4323      	orrs	r3, r4
 800690e:	f000 855e 	beq.w	80073ce <_dtoa_r+0xb46>
 8006912:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006914:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006b6c <_dtoa_r+0x2e4>
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 8560 	beq.w	80073de <_dtoa_r+0xb56>
 800691e:	f10a 0303 	add.w	r3, sl, #3
 8006922:	f000 bd5a 	b.w	80073da <_dtoa_r+0xb52>
 8006926:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800692a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800692e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006932:	2200      	movs	r2, #0
 8006934:	2300      	movs	r3, #0
 8006936:	f7fa f837 	bl	80009a8 <__aeabi_dcmpeq>
 800693a:	4607      	mov	r7, r0
 800693c:	b158      	cbz	r0, 8006956 <_dtoa_r+0xce>
 800693e:	2301      	movs	r3, #1
 8006940:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006942:	6013      	str	r3, [r2, #0]
 8006944:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006946:	b113      	cbz	r3, 800694e <_dtoa_r+0xc6>
 8006948:	4b89      	ldr	r3, [pc, #548]	@ (8006b70 <_dtoa_r+0x2e8>)
 800694a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006b74 <_dtoa_r+0x2ec>
 8006952:	f000 bd44 	b.w	80073de <_dtoa_r+0xb56>
 8006956:	ab14      	add	r3, sp, #80	@ 0x50
 8006958:	9301      	str	r3, [sp, #4]
 800695a:	ab15      	add	r3, sp, #84	@ 0x54
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	4648      	mov	r0, r9
 8006960:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006964:	f001 f984 	bl	8007c70 <__d2b>
 8006968:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800696c:	9003      	str	r0, [sp, #12]
 800696e:	2e00      	cmp	r6, #0
 8006970:	d078      	beq.n	8006a64 <_dtoa_r+0x1dc>
 8006972:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006976:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006978:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800697c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006980:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006984:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006988:	9712      	str	r7, [sp, #72]	@ 0x48
 800698a:	4619      	mov	r1, r3
 800698c:	2200      	movs	r2, #0
 800698e:	4b7a      	ldr	r3, [pc, #488]	@ (8006b78 <_dtoa_r+0x2f0>)
 8006990:	f7f9 fbea 	bl	8000168 <__aeabi_dsub>
 8006994:	a36c      	add	r3, pc, #432	@ (adr r3, 8006b48 <_dtoa_r+0x2c0>)
 8006996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699a:	f7f9 fd9d 	bl	80004d8 <__aeabi_dmul>
 800699e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006b50 <_dtoa_r+0x2c8>)
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	f7f9 fbe2 	bl	800016c <__adddf3>
 80069a8:	4604      	mov	r4, r0
 80069aa:	4630      	mov	r0, r6
 80069ac:	460d      	mov	r5, r1
 80069ae:	f7f9 fd29 	bl	8000404 <__aeabi_i2d>
 80069b2:	a369      	add	r3, pc, #420	@ (adr r3, 8006b58 <_dtoa_r+0x2d0>)
 80069b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b8:	f7f9 fd8e 	bl	80004d8 <__aeabi_dmul>
 80069bc:	4602      	mov	r2, r0
 80069be:	460b      	mov	r3, r1
 80069c0:	4620      	mov	r0, r4
 80069c2:	4629      	mov	r1, r5
 80069c4:	f7f9 fbd2 	bl	800016c <__adddf3>
 80069c8:	4604      	mov	r4, r0
 80069ca:	460d      	mov	r5, r1
 80069cc:	f7fa f834 	bl	8000a38 <__aeabi_d2iz>
 80069d0:	2200      	movs	r2, #0
 80069d2:	4607      	mov	r7, r0
 80069d4:	2300      	movs	r3, #0
 80069d6:	4620      	mov	r0, r4
 80069d8:	4629      	mov	r1, r5
 80069da:	f7f9 ffef 	bl	80009bc <__aeabi_dcmplt>
 80069de:	b140      	cbz	r0, 80069f2 <_dtoa_r+0x16a>
 80069e0:	4638      	mov	r0, r7
 80069e2:	f7f9 fd0f 	bl	8000404 <__aeabi_i2d>
 80069e6:	4622      	mov	r2, r4
 80069e8:	462b      	mov	r3, r5
 80069ea:	f7f9 ffdd 	bl	80009a8 <__aeabi_dcmpeq>
 80069ee:	b900      	cbnz	r0, 80069f2 <_dtoa_r+0x16a>
 80069f0:	3f01      	subs	r7, #1
 80069f2:	2f16      	cmp	r7, #22
 80069f4:	d854      	bhi.n	8006aa0 <_dtoa_r+0x218>
 80069f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069fa:	4b60      	ldr	r3, [pc, #384]	@ (8006b7c <_dtoa_r+0x2f4>)
 80069fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	f7f9 ffda 	bl	80009bc <__aeabi_dcmplt>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d04b      	beq.n	8006aa4 <_dtoa_r+0x21c>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	3f01      	subs	r7, #1
 8006a10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a14:	1b9b      	subs	r3, r3, r6
 8006a16:	1e5a      	subs	r2, r3, #1
 8006a18:	bf49      	itett	mi
 8006a1a:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a1e:	2300      	movpl	r3, #0
 8006a20:	9304      	strmi	r3, [sp, #16]
 8006a22:	2300      	movmi	r3, #0
 8006a24:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a26:	bf54      	ite	pl
 8006a28:	9304      	strpl	r3, [sp, #16]
 8006a2a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006a2c:	2f00      	cmp	r7, #0
 8006a2e:	db3b      	blt.n	8006aa8 <_dtoa_r+0x220>
 8006a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a32:	970e      	str	r7, [sp, #56]	@ 0x38
 8006a34:	443b      	add	r3, r7
 8006a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a38:	2300      	movs	r3, #0
 8006a3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a3e:	2b09      	cmp	r3, #9
 8006a40:	d865      	bhi.n	8006b0e <_dtoa_r+0x286>
 8006a42:	2b05      	cmp	r3, #5
 8006a44:	bfc4      	itt	gt
 8006a46:	3b04      	subgt	r3, #4
 8006a48:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006a4a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a4c:	bfc8      	it	gt
 8006a4e:	2400      	movgt	r4, #0
 8006a50:	f1a3 0302 	sub.w	r3, r3, #2
 8006a54:	bfd8      	it	le
 8006a56:	2401      	movle	r4, #1
 8006a58:	2b03      	cmp	r3, #3
 8006a5a:	d864      	bhi.n	8006b26 <_dtoa_r+0x29e>
 8006a5c:	e8df f003 	tbb	[pc, r3]
 8006a60:	2c385553 	.word	0x2c385553
 8006a64:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006a68:	441e      	add	r6, r3
 8006a6a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006a6e:	2b20      	cmp	r3, #32
 8006a70:	bfc1      	itttt	gt
 8006a72:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a76:	fa08 f803 	lslgt.w	r8, r8, r3
 8006a7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a82:	bfd6      	itet	le
 8006a84:	f1c3 0320 	rsble	r3, r3, #32
 8006a88:	ea48 0003 	orrgt.w	r0, r8, r3
 8006a8c:	fa04 f003 	lslle.w	r0, r4, r3
 8006a90:	f7f9 fca8 	bl	80003e4 <__aeabi_ui2d>
 8006a94:	2201      	movs	r2, #1
 8006a96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a9a:	3e01      	subs	r6, #1
 8006a9c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a9e:	e774      	b.n	800698a <_dtoa_r+0x102>
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	e7b5      	b.n	8006a10 <_dtoa_r+0x188>
 8006aa4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006aa6:	e7b4      	b.n	8006a12 <_dtoa_r+0x18a>
 8006aa8:	9b04      	ldr	r3, [sp, #16]
 8006aaa:	1bdb      	subs	r3, r3, r7
 8006aac:	9304      	str	r3, [sp, #16]
 8006aae:	427b      	negs	r3, r7
 8006ab0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ab6:	e7c1      	b.n	8006a3c <_dtoa_r+0x1b4>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006abc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006abe:	eb07 0b03 	add.w	fp, r7, r3
 8006ac2:	f10b 0301 	add.w	r3, fp, #1
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	9308      	str	r3, [sp, #32]
 8006aca:	bfb8      	it	lt
 8006acc:	2301      	movlt	r3, #1
 8006ace:	e006      	b.n	8006ade <_dtoa_r+0x256>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ad4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	dd28      	ble.n	8006b2c <_dtoa_r+0x2a4>
 8006ada:	469b      	mov	fp, r3
 8006adc:	9308      	str	r3, [sp, #32]
 8006ade:	2100      	movs	r1, #0
 8006ae0:	2204      	movs	r2, #4
 8006ae2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006ae6:	f102 0514 	add.w	r5, r2, #20
 8006aea:	429d      	cmp	r5, r3
 8006aec:	d926      	bls.n	8006b3c <_dtoa_r+0x2b4>
 8006aee:	6041      	str	r1, [r0, #4]
 8006af0:	4648      	mov	r0, r9
 8006af2:	f000 fd9b 	bl	800762c <_Balloc>
 8006af6:	4682      	mov	sl, r0
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d143      	bne.n	8006b84 <_dtoa_r+0x2fc>
 8006afc:	4602      	mov	r2, r0
 8006afe:	f240 11af 	movw	r1, #431	@ 0x1af
 8006b02:	4b1f      	ldr	r3, [pc, #124]	@ (8006b80 <_dtoa_r+0x2f8>)
 8006b04:	e6d4      	b.n	80068b0 <_dtoa_r+0x28>
 8006b06:	2300      	movs	r3, #0
 8006b08:	e7e3      	b.n	8006ad2 <_dtoa_r+0x24a>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	e7d5      	b.n	8006aba <_dtoa_r+0x232>
 8006b0e:	2401      	movs	r4, #1
 8006b10:	2300      	movs	r3, #0
 8006b12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006b14:	9320      	str	r3, [sp, #128]	@ 0x80
 8006b16:	f04f 3bff 	mov.w	fp, #4294967295
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2312      	movs	r3, #18
 8006b1e:	f8cd b020 	str.w	fp, [sp, #32]
 8006b22:	9221      	str	r2, [sp, #132]	@ 0x84
 8006b24:	e7db      	b.n	8006ade <_dtoa_r+0x256>
 8006b26:	2301      	movs	r3, #1
 8006b28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b2a:	e7f4      	b.n	8006b16 <_dtoa_r+0x28e>
 8006b2c:	f04f 0b01 	mov.w	fp, #1
 8006b30:	465b      	mov	r3, fp
 8006b32:	f8cd b020 	str.w	fp, [sp, #32]
 8006b36:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006b3a:	e7d0      	b.n	8006ade <_dtoa_r+0x256>
 8006b3c:	3101      	adds	r1, #1
 8006b3e:	0052      	lsls	r2, r2, #1
 8006b40:	e7d1      	b.n	8006ae6 <_dtoa_r+0x25e>
 8006b42:	bf00      	nop
 8006b44:	f3af 8000 	nop.w
 8006b48:	636f4361 	.word	0x636f4361
 8006b4c:	3fd287a7 	.word	0x3fd287a7
 8006b50:	8b60c8b3 	.word	0x8b60c8b3
 8006b54:	3fc68a28 	.word	0x3fc68a28
 8006b58:	509f79fb 	.word	0x509f79fb
 8006b5c:	3fd34413 	.word	0x3fd34413
 8006b60:	08008a9b 	.word	0x08008a9b
 8006b64:	08008ab2 	.word	0x08008ab2
 8006b68:	7ff00000 	.word	0x7ff00000
 8006b6c:	08008a97 	.word	0x08008a97
 8006b70:	08008a6b 	.word	0x08008a6b
 8006b74:	08008a6a 	.word	0x08008a6a
 8006b78:	3ff80000 	.word	0x3ff80000
 8006b7c:	08008c00 	.word	0x08008c00
 8006b80:	08008b0a 	.word	0x08008b0a
 8006b84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b88:	6018      	str	r0, [r3, #0]
 8006b8a:	9b08      	ldr	r3, [sp, #32]
 8006b8c:	2b0e      	cmp	r3, #14
 8006b8e:	f200 80a1 	bhi.w	8006cd4 <_dtoa_r+0x44c>
 8006b92:	2c00      	cmp	r4, #0
 8006b94:	f000 809e 	beq.w	8006cd4 <_dtoa_r+0x44c>
 8006b98:	2f00      	cmp	r7, #0
 8006b9a:	dd33      	ble.n	8006c04 <_dtoa_r+0x37c>
 8006b9c:	4b9c      	ldr	r3, [pc, #624]	@ (8006e10 <_dtoa_r+0x588>)
 8006b9e:	f007 020f 	and.w	r2, r7, #15
 8006ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ba6:	05f8      	lsls	r0, r7, #23
 8006ba8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006bac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006bb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006bb4:	d516      	bpl.n	8006be4 <_dtoa_r+0x35c>
 8006bb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bba:	4b96      	ldr	r3, [pc, #600]	@ (8006e14 <_dtoa_r+0x58c>)
 8006bbc:	2603      	movs	r6, #3
 8006bbe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bc2:	f7f9 fdb3 	bl	800072c <__aeabi_ddiv>
 8006bc6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006bca:	f004 040f 	and.w	r4, r4, #15
 8006bce:	4d91      	ldr	r5, [pc, #580]	@ (8006e14 <_dtoa_r+0x58c>)
 8006bd0:	b954      	cbnz	r4, 8006be8 <_dtoa_r+0x360>
 8006bd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bda:	f7f9 fda7 	bl	800072c <__aeabi_ddiv>
 8006bde:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006be2:	e028      	b.n	8006c36 <_dtoa_r+0x3ae>
 8006be4:	2602      	movs	r6, #2
 8006be6:	e7f2      	b.n	8006bce <_dtoa_r+0x346>
 8006be8:	07e1      	lsls	r1, r4, #31
 8006bea:	d508      	bpl.n	8006bfe <_dtoa_r+0x376>
 8006bec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006bf0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bf4:	f7f9 fc70 	bl	80004d8 <__aeabi_dmul>
 8006bf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bfc:	3601      	adds	r6, #1
 8006bfe:	1064      	asrs	r4, r4, #1
 8006c00:	3508      	adds	r5, #8
 8006c02:	e7e5      	b.n	8006bd0 <_dtoa_r+0x348>
 8006c04:	f000 80af 	beq.w	8006d66 <_dtoa_r+0x4de>
 8006c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c0c:	427c      	negs	r4, r7
 8006c0e:	4b80      	ldr	r3, [pc, #512]	@ (8006e10 <_dtoa_r+0x588>)
 8006c10:	f004 020f 	and.w	r2, r4, #15
 8006c14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1c:	f7f9 fc5c 	bl	80004d8 <__aeabi_dmul>
 8006c20:	2602      	movs	r6, #2
 8006c22:	2300      	movs	r3, #0
 8006c24:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c28:	4d7a      	ldr	r5, [pc, #488]	@ (8006e14 <_dtoa_r+0x58c>)
 8006c2a:	1124      	asrs	r4, r4, #4
 8006c2c:	2c00      	cmp	r4, #0
 8006c2e:	f040 808f 	bne.w	8006d50 <_dtoa_r+0x4c8>
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1d3      	bne.n	8006bde <_dtoa_r+0x356>
 8006c36:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006c3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 8094 	beq.w	8006d6a <_dtoa_r+0x4e2>
 8006c42:	2200      	movs	r2, #0
 8006c44:	4620      	mov	r0, r4
 8006c46:	4629      	mov	r1, r5
 8006c48:	4b73      	ldr	r3, [pc, #460]	@ (8006e18 <_dtoa_r+0x590>)
 8006c4a:	f7f9 feb7 	bl	80009bc <__aeabi_dcmplt>
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	f000 808b 	beq.w	8006d6a <_dtoa_r+0x4e2>
 8006c54:	9b08      	ldr	r3, [sp, #32]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f000 8087 	beq.w	8006d6a <_dtoa_r+0x4e2>
 8006c5c:	f1bb 0f00 	cmp.w	fp, #0
 8006c60:	dd34      	ble.n	8006ccc <_dtoa_r+0x444>
 8006c62:	4620      	mov	r0, r4
 8006c64:	2200      	movs	r2, #0
 8006c66:	4629      	mov	r1, r5
 8006c68:	4b6c      	ldr	r3, [pc, #432]	@ (8006e1c <_dtoa_r+0x594>)
 8006c6a:	f7f9 fc35 	bl	80004d8 <__aeabi_dmul>
 8006c6e:	465c      	mov	r4, fp
 8006c70:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c74:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c78:	3601      	adds	r6, #1
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	f7f9 fbc2 	bl	8000404 <__aeabi_i2d>
 8006c80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c84:	f7f9 fc28 	bl	80004d8 <__aeabi_dmul>
 8006c88:	2200      	movs	r2, #0
 8006c8a:	4b65      	ldr	r3, [pc, #404]	@ (8006e20 <_dtoa_r+0x598>)
 8006c8c:	f7f9 fa6e 	bl	800016c <__adddf3>
 8006c90:	4605      	mov	r5, r0
 8006c92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c96:	2c00      	cmp	r4, #0
 8006c98:	d16a      	bne.n	8006d70 <_dtoa_r+0x4e8>
 8006c9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	4b60      	ldr	r3, [pc, #384]	@ (8006e24 <_dtoa_r+0x59c>)
 8006ca2:	f7f9 fa61 	bl	8000168 <__aeabi_dsub>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006cae:	462a      	mov	r2, r5
 8006cb0:	4633      	mov	r3, r6
 8006cb2:	f7f9 fea1 	bl	80009f8 <__aeabi_dcmpgt>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	f040 8298 	bne.w	80071ec <_dtoa_r+0x964>
 8006cbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cc0:	462a      	mov	r2, r5
 8006cc2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006cc6:	f7f9 fe79 	bl	80009bc <__aeabi_dcmplt>
 8006cca:	bb38      	cbnz	r0, 8006d1c <_dtoa_r+0x494>
 8006ccc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006cd0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006cd4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f2c0 8157 	blt.w	8006f8a <_dtoa_r+0x702>
 8006cdc:	2f0e      	cmp	r7, #14
 8006cde:	f300 8154 	bgt.w	8006f8a <_dtoa_r+0x702>
 8006ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8006e10 <_dtoa_r+0x588>)
 8006ce4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ce8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006cec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006cf0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f280 80e5 	bge.w	8006ec2 <_dtoa_r+0x63a>
 8006cf8:	9b08      	ldr	r3, [sp, #32]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f300 80e1 	bgt.w	8006ec2 <_dtoa_r+0x63a>
 8006d00:	d10c      	bne.n	8006d1c <_dtoa_r+0x494>
 8006d02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d06:	2200      	movs	r2, #0
 8006d08:	4b46      	ldr	r3, [pc, #280]	@ (8006e24 <_dtoa_r+0x59c>)
 8006d0a:	f7f9 fbe5 	bl	80004d8 <__aeabi_dmul>
 8006d0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d12:	f7f9 fe67 	bl	80009e4 <__aeabi_dcmpge>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f000 8266 	beq.w	80071e8 <_dtoa_r+0x960>
 8006d1c:	2400      	movs	r4, #0
 8006d1e:	4625      	mov	r5, r4
 8006d20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d22:	4656      	mov	r6, sl
 8006d24:	ea6f 0803 	mvn.w	r8, r3
 8006d28:	2700      	movs	r7, #0
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	4648      	mov	r0, r9
 8006d2e:	f000 fcbd 	bl	80076ac <_Bfree>
 8006d32:	2d00      	cmp	r5, #0
 8006d34:	f000 80bd 	beq.w	8006eb2 <_dtoa_r+0x62a>
 8006d38:	b12f      	cbz	r7, 8006d46 <_dtoa_r+0x4be>
 8006d3a:	42af      	cmp	r7, r5
 8006d3c:	d003      	beq.n	8006d46 <_dtoa_r+0x4be>
 8006d3e:	4639      	mov	r1, r7
 8006d40:	4648      	mov	r0, r9
 8006d42:	f000 fcb3 	bl	80076ac <_Bfree>
 8006d46:	4629      	mov	r1, r5
 8006d48:	4648      	mov	r0, r9
 8006d4a:	f000 fcaf 	bl	80076ac <_Bfree>
 8006d4e:	e0b0      	b.n	8006eb2 <_dtoa_r+0x62a>
 8006d50:	07e2      	lsls	r2, r4, #31
 8006d52:	d505      	bpl.n	8006d60 <_dtoa_r+0x4d8>
 8006d54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d58:	f7f9 fbbe 	bl	80004d8 <__aeabi_dmul>
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	3601      	adds	r6, #1
 8006d60:	1064      	asrs	r4, r4, #1
 8006d62:	3508      	adds	r5, #8
 8006d64:	e762      	b.n	8006c2c <_dtoa_r+0x3a4>
 8006d66:	2602      	movs	r6, #2
 8006d68:	e765      	b.n	8006c36 <_dtoa_r+0x3ae>
 8006d6a:	46b8      	mov	r8, r7
 8006d6c:	9c08      	ldr	r4, [sp, #32]
 8006d6e:	e784      	b.n	8006c7a <_dtoa_r+0x3f2>
 8006d70:	4b27      	ldr	r3, [pc, #156]	@ (8006e10 <_dtoa_r+0x588>)
 8006d72:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d7c:	4454      	add	r4, sl
 8006d7e:	2900      	cmp	r1, #0
 8006d80:	d054      	beq.n	8006e2c <_dtoa_r+0x5a4>
 8006d82:	2000      	movs	r0, #0
 8006d84:	4928      	ldr	r1, [pc, #160]	@ (8006e28 <_dtoa_r+0x5a0>)
 8006d86:	f7f9 fcd1 	bl	800072c <__aeabi_ddiv>
 8006d8a:	4633      	mov	r3, r6
 8006d8c:	462a      	mov	r2, r5
 8006d8e:	f7f9 f9eb 	bl	8000168 <__aeabi_dsub>
 8006d92:	4656      	mov	r6, sl
 8006d94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d9c:	f7f9 fe4c 	bl	8000a38 <__aeabi_d2iz>
 8006da0:	4605      	mov	r5, r0
 8006da2:	f7f9 fb2f 	bl	8000404 <__aeabi_i2d>
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dae:	f7f9 f9db 	bl	8000168 <__aeabi_dsub>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	3530      	adds	r5, #48	@ 0x30
 8006db8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006dbc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006dc0:	f806 5b01 	strb.w	r5, [r6], #1
 8006dc4:	f7f9 fdfa 	bl	80009bc <__aeabi_dcmplt>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d172      	bne.n	8006eb2 <_dtoa_r+0x62a>
 8006dcc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	4911      	ldr	r1, [pc, #68]	@ (8006e18 <_dtoa_r+0x590>)
 8006dd4:	f7f9 f9c8 	bl	8000168 <__aeabi_dsub>
 8006dd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ddc:	f7f9 fdee 	bl	80009bc <__aeabi_dcmplt>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	f040 80b4 	bne.w	8006f4e <_dtoa_r+0x6c6>
 8006de6:	42a6      	cmp	r6, r4
 8006de8:	f43f af70 	beq.w	8006ccc <_dtoa_r+0x444>
 8006dec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006df0:	2200      	movs	r2, #0
 8006df2:	4b0a      	ldr	r3, [pc, #40]	@ (8006e1c <_dtoa_r+0x594>)
 8006df4:	f7f9 fb70 	bl	80004d8 <__aeabi_dmul>
 8006df8:	2200      	movs	r2, #0
 8006dfa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e02:	4b06      	ldr	r3, [pc, #24]	@ (8006e1c <_dtoa_r+0x594>)
 8006e04:	f7f9 fb68 	bl	80004d8 <__aeabi_dmul>
 8006e08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e0c:	e7c4      	b.n	8006d98 <_dtoa_r+0x510>
 8006e0e:	bf00      	nop
 8006e10:	08008c00 	.word	0x08008c00
 8006e14:	08008bd8 	.word	0x08008bd8
 8006e18:	3ff00000 	.word	0x3ff00000
 8006e1c:	40240000 	.word	0x40240000
 8006e20:	401c0000 	.word	0x401c0000
 8006e24:	40140000 	.word	0x40140000
 8006e28:	3fe00000 	.word	0x3fe00000
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f7f9 fb52 	bl	80004d8 <__aeabi_dmul>
 8006e34:	4656      	mov	r6, sl
 8006e36:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e3a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006e3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e40:	f7f9 fdfa 	bl	8000a38 <__aeabi_d2iz>
 8006e44:	4605      	mov	r5, r0
 8006e46:	f7f9 fadd 	bl	8000404 <__aeabi_i2d>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e52:	f7f9 f989 	bl	8000168 <__aeabi_dsub>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	3530      	adds	r5, #48	@ 0x30
 8006e5c:	f806 5b01 	strb.w	r5, [r6], #1
 8006e60:	42a6      	cmp	r6, r4
 8006e62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	d124      	bne.n	8006eb6 <_dtoa_r+0x62e>
 8006e6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e70:	4bae      	ldr	r3, [pc, #696]	@ (800712c <_dtoa_r+0x8a4>)
 8006e72:	f7f9 f97b 	bl	800016c <__adddf3>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e7e:	f7f9 fdbb 	bl	80009f8 <__aeabi_dcmpgt>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d163      	bne.n	8006f4e <_dtoa_r+0x6c6>
 8006e86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	49a7      	ldr	r1, [pc, #668]	@ (800712c <_dtoa_r+0x8a4>)
 8006e8e:	f7f9 f96b 	bl	8000168 <__aeabi_dsub>
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e9a:	f7f9 fd8f 	bl	80009bc <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	f43f af14 	beq.w	8006ccc <_dtoa_r+0x444>
 8006ea4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006ea6:	1e73      	subs	r3, r6, #1
 8006ea8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006eaa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006eae:	2b30      	cmp	r3, #48	@ 0x30
 8006eb0:	d0f8      	beq.n	8006ea4 <_dtoa_r+0x61c>
 8006eb2:	4647      	mov	r7, r8
 8006eb4:	e03b      	b.n	8006f2e <_dtoa_r+0x6a6>
 8006eb6:	4b9e      	ldr	r3, [pc, #632]	@ (8007130 <_dtoa_r+0x8a8>)
 8006eb8:	f7f9 fb0e 	bl	80004d8 <__aeabi_dmul>
 8006ebc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ec0:	e7bc      	b.n	8006e3c <_dtoa_r+0x5b4>
 8006ec2:	4656      	mov	r6, sl
 8006ec4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ecc:	4620      	mov	r0, r4
 8006ece:	4629      	mov	r1, r5
 8006ed0:	f7f9 fc2c 	bl	800072c <__aeabi_ddiv>
 8006ed4:	f7f9 fdb0 	bl	8000a38 <__aeabi_d2iz>
 8006ed8:	4680      	mov	r8, r0
 8006eda:	f7f9 fa93 	bl	8000404 <__aeabi_i2d>
 8006ede:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ee2:	f7f9 faf9 	bl	80004d8 <__aeabi_dmul>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	460b      	mov	r3, r1
 8006eea:	4620      	mov	r0, r4
 8006eec:	4629      	mov	r1, r5
 8006eee:	f7f9 f93b 	bl	8000168 <__aeabi_dsub>
 8006ef2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006ef6:	9d08      	ldr	r5, [sp, #32]
 8006ef8:	f806 4b01 	strb.w	r4, [r6], #1
 8006efc:	eba6 040a 	sub.w	r4, r6, sl
 8006f00:	42a5      	cmp	r5, r4
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	d133      	bne.n	8006f70 <_dtoa_r+0x6e8>
 8006f08:	f7f9 f930 	bl	800016c <__adddf3>
 8006f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f10:	4604      	mov	r4, r0
 8006f12:	460d      	mov	r5, r1
 8006f14:	f7f9 fd70 	bl	80009f8 <__aeabi_dcmpgt>
 8006f18:	b9c0      	cbnz	r0, 8006f4c <_dtoa_r+0x6c4>
 8006f1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f1e:	4620      	mov	r0, r4
 8006f20:	4629      	mov	r1, r5
 8006f22:	f7f9 fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8006f26:	b110      	cbz	r0, 8006f2e <_dtoa_r+0x6a6>
 8006f28:	f018 0f01 	tst.w	r8, #1
 8006f2c:	d10e      	bne.n	8006f4c <_dtoa_r+0x6c4>
 8006f2e:	4648      	mov	r0, r9
 8006f30:	9903      	ldr	r1, [sp, #12]
 8006f32:	f000 fbbb 	bl	80076ac <_Bfree>
 8006f36:	2300      	movs	r3, #0
 8006f38:	7033      	strb	r3, [r6, #0]
 8006f3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006f3c:	3701      	adds	r7, #1
 8006f3e:	601f      	str	r7, [r3, #0]
 8006f40:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f000 824b 	beq.w	80073de <_dtoa_r+0xb56>
 8006f48:	601e      	str	r6, [r3, #0]
 8006f4a:	e248      	b.n	80073de <_dtoa_r+0xb56>
 8006f4c:	46b8      	mov	r8, r7
 8006f4e:	4633      	mov	r3, r6
 8006f50:	461e      	mov	r6, r3
 8006f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f56:	2a39      	cmp	r2, #57	@ 0x39
 8006f58:	d106      	bne.n	8006f68 <_dtoa_r+0x6e0>
 8006f5a:	459a      	cmp	sl, r3
 8006f5c:	d1f8      	bne.n	8006f50 <_dtoa_r+0x6c8>
 8006f5e:	2230      	movs	r2, #48	@ 0x30
 8006f60:	f108 0801 	add.w	r8, r8, #1
 8006f64:	f88a 2000 	strb.w	r2, [sl]
 8006f68:	781a      	ldrb	r2, [r3, #0]
 8006f6a:	3201      	adds	r2, #1
 8006f6c:	701a      	strb	r2, [r3, #0]
 8006f6e:	e7a0      	b.n	8006eb2 <_dtoa_r+0x62a>
 8006f70:	2200      	movs	r2, #0
 8006f72:	4b6f      	ldr	r3, [pc, #444]	@ (8007130 <_dtoa_r+0x8a8>)
 8006f74:	f7f9 fab0 	bl	80004d8 <__aeabi_dmul>
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	460d      	mov	r5, r1
 8006f80:	f7f9 fd12 	bl	80009a8 <__aeabi_dcmpeq>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d09f      	beq.n	8006ec8 <_dtoa_r+0x640>
 8006f88:	e7d1      	b.n	8006f2e <_dtoa_r+0x6a6>
 8006f8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006f8c:	2a00      	cmp	r2, #0
 8006f8e:	f000 80ea 	beq.w	8007166 <_dtoa_r+0x8de>
 8006f92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f94:	2a01      	cmp	r2, #1
 8006f96:	f300 80cd 	bgt.w	8007134 <_dtoa_r+0x8ac>
 8006f9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f9c:	2a00      	cmp	r2, #0
 8006f9e:	f000 80c1 	beq.w	8007124 <_dtoa_r+0x89c>
 8006fa2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006fa6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006fa8:	9e04      	ldr	r6, [sp, #16]
 8006faa:	9a04      	ldr	r2, [sp, #16]
 8006fac:	2101      	movs	r1, #1
 8006fae:	441a      	add	r2, r3
 8006fb0:	9204      	str	r2, [sp, #16]
 8006fb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fb4:	4648      	mov	r0, r9
 8006fb6:	441a      	add	r2, r3
 8006fb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fba:	f000 fc2b 	bl	8007814 <__i2b>
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	b166      	cbz	r6, 8006fdc <_dtoa_r+0x754>
 8006fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	dd09      	ble.n	8006fdc <_dtoa_r+0x754>
 8006fc8:	42b3      	cmp	r3, r6
 8006fca:	bfa8      	it	ge
 8006fcc:	4633      	movge	r3, r6
 8006fce:	9a04      	ldr	r2, [sp, #16]
 8006fd0:	1af6      	subs	r6, r6, r3
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	9204      	str	r2, [sp, #16]
 8006fd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fde:	b30b      	cbz	r3, 8007024 <_dtoa_r+0x79c>
 8006fe0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80c6 	beq.w	8007174 <_dtoa_r+0x8ec>
 8006fe8:	2c00      	cmp	r4, #0
 8006fea:	f000 80c0 	beq.w	800716e <_dtoa_r+0x8e6>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	4622      	mov	r2, r4
 8006ff2:	4648      	mov	r0, r9
 8006ff4:	f000 fcc6 	bl	8007984 <__pow5mult>
 8006ff8:	9a03      	ldr	r2, [sp, #12]
 8006ffa:	4601      	mov	r1, r0
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	4648      	mov	r0, r9
 8007000:	f000 fc1e 	bl	8007840 <__multiply>
 8007004:	9903      	ldr	r1, [sp, #12]
 8007006:	4680      	mov	r8, r0
 8007008:	4648      	mov	r0, r9
 800700a:	f000 fb4f 	bl	80076ac <_Bfree>
 800700e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007010:	1b1b      	subs	r3, r3, r4
 8007012:	930a      	str	r3, [sp, #40]	@ 0x28
 8007014:	f000 80b1 	beq.w	800717a <_dtoa_r+0x8f2>
 8007018:	4641      	mov	r1, r8
 800701a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800701c:	4648      	mov	r0, r9
 800701e:	f000 fcb1 	bl	8007984 <__pow5mult>
 8007022:	9003      	str	r0, [sp, #12]
 8007024:	2101      	movs	r1, #1
 8007026:	4648      	mov	r0, r9
 8007028:	f000 fbf4 	bl	8007814 <__i2b>
 800702c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800702e:	4604      	mov	r4, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 81d8 	beq.w	80073e6 <_dtoa_r+0xb5e>
 8007036:	461a      	mov	r2, r3
 8007038:	4601      	mov	r1, r0
 800703a:	4648      	mov	r0, r9
 800703c:	f000 fca2 	bl	8007984 <__pow5mult>
 8007040:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007042:	4604      	mov	r4, r0
 8007044:	2b01      	cmp	r3, #1
 8007046:	f300 809f 	bgt.w	8007188 <_dtoa_r+0x900>
 800704a:	9b06      	ldr	r3, [sp, #24]
 800704c:	2b00      	cmp	r3, #0
 800704e:	f040 8097 	bne.w	8007180 <_dtoa_r+0x8f8>
 8007052:	9b07      	ldr	r3, [sp, #28]
 8007054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007058:	2b00      	cmp	r3, #0
 800705a:	f040 8093 	bne.w	8007184 <_dtoa_r+0x8fc>
 800705e:	9b07      	ldr	r3, [sp, #28]
 8007060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007064:	0d1b      	lsrs	r3, r3, #20
 8007066:	051b      	lsls	r3, r3, #20
 8007068:	b133      	cbz	r3, 8007078 <_dtoa_r+0x7f0>
 800706a:	9b04      	ldr	r3, [sp, #16]
 800706c:	3301      	adds	r3, #1
 800706e:	9304      	str	r3, [sp, #16]
 8007070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007072:	3301      	adds	r3, #1
 8007074:	9309      	str	r3, [sp, #36]	@ 0x24
 8007076:	2301      	movs	r3, #1
 8007078:	930a      	str	r3, [sp, #40]	@ 0x28
 800707a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800707c:	2b00      	cmp	r3, #0
 800707e:	f000 81b8 	beq.w	80073f2 <_dtoa_r+0xb6a>
 8007082:	6923      	ldr	r3, [r4, #16]
 8007084:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007088:	6918      	ldr	r0, [r3, #16]
 800708a:	f000 fb77 	bl	800777c <__hi0bits>
 800708e:	f1c0 0020 	rsb	r0, r0, #32
 8007092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007094:	4418      	add	r0, r3
 8007096:	f010 001f 	ands.w	r0, r0, #31
 800709a:	f000 8082 	beq.w	80071a2 <_dtoa_r+0x91a>
 800709e:	f1c0 0320 	rsb	r3, r0, #32
 80070a2:	2b04      	cmp	r3, #4
 80070a4:	dd73      	ble.n	800718e <_dtoa_r+0x906>
 80070a6:	9b04      	ldr	r3, [sp, #16]
 80070a8:	f1c0 001c 	rsb	r0, r0, #28
 80070ac:	4403      	add	r3, r0
 80070ae:	9304      	str	r3, [sp, #16]
 80070b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b2:	4406      	add	r6, r0
 80070b4:	4403      	add	r3, r0
 80070b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80070b8:	9b04      	ldr	r3, [sp, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	dd05      	ble.n	80070ca <_dtoa_r+0x842>
 80070be:	461a      	mov	r2, r3
 80070c0:	4648      	mov	r0, r9
 80070c2:	9903      	ldr	r1, [sp, #12]
 80070c4:	f000 fcb8 	bl	8007a38 <__lshift>
 80070c8:	9003      	str	r0, [sp, #12]
 80070ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	dd05      	ble.n	80070dc <_dtoa_r+0x854>
 80070d0:	4621      	mov	r1, r4
 80070d2:	461a      	mov	r2, r3
 80070d4:	4648      	mov	r0, r9
 80070d6:	f000 fcaf 	bl	8007a38 <__lshift>
 80070da:	4604      	mov	r4, r0
 80070dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d061      	beq.n	80071a6 <_dtoa_r+0x91e>
 80070e2:	4621      	mov	r1, r4
 80070e4:	9803      	ldr	r0, [sp, #12]
 80070e6:	f000 fd13 	bl	8007b10 <__mcmp>
 80070ea:	2800      	cmp	r0, #0
 80070ec:	da5b      	bge.n	80071a6 <_dtoa_r+0x91e>
 80070ee:	2300      	movs	r3, #0
 80070f0:	220a      	movs	r2, #10
 80070f2:	4648      	mov	r0, r9
 80070f4:	9903      	ldr	r1, [sp, #12]
 80070f6:	f000 fafb 	bl	80076f0 <__multadd>
 80070fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070fc:	f107 38ff 	add.w	r8, r7, #4294967295
 8007100:	9003      	str	r0, [sp, #12]
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 8177 	beq.w	80073f6 <_dtoa_r+0xb6e>
 8007108:	4629      	mov	r1, r5
 800710a:	2300      	movs	r3, #0
 800710c:	220a      	movs	r2, #10
 800710e:	4648      	mov	r0, r9
 8007110:	f000 faee 	bl	80076f0 <__multadd>
 8007114:	f1bb 0f00 	cmp.w	fp, #0
 8007118:	4605      	mov	r5, r0
 800711a:	dc6f      	bgt.n	80071fc <_dtoa_r+0x974>
 800711c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800711e:	2b02      	cmp	r3, #2
 8007120:	dc49      	bgt.n	80071b6 <_dtoa_r+0x92e>
 8007122:	e06b      	b.n	80071fc <_dtoa_r+0x974>
 8007124:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007126:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800712a:	e73c      	b.n	8006fa6 <_dtoa_r+0x71e>
 800712c:	3fe00000 	.word	0x3fe00000
 8007130:	40240000 	.word	0x40240000
 8007134:	9b08      	ldr	r3, [sp, #32]
 8007136:	1e5c      	subs	r4, r3, #1
 8007138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800713a:	42a3      	cmp	r3, r4
 800713c:	db09      	blt.n	8007152 <_dtoa_r+0x8ca>
 800713e:	1b1c      	subs	r4, r3, r4
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	2b00      	cmp	r3, #0
 8007144:	f6bf af30 	bge.w	8006fa8 <_dtoa_r+0x720>
 8007148:	9b04      	ldr	r3, [sp, #16]
 800714a:	9a08      	ldr	r2, [sp, #32]
 800714c:	1a9e      	subs	r6, r3, r2
 800714e:	2300      	movs	r3, #0
 8007150:	e72b      	b.n	8006faa <_dtoa_r+0x722>
 8007152:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007154:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007156:	1ae3      	subs	r3, r4, r3
 8007158:	441a      	add	r2, r3
 800715a:	940a      	str	r4, [sp, #40]	@ 0x28
 800715c:	9e04      	ldr	r6, [sp, #16]
 800715e:	2400      	movs	r4, #0
 8007160:	9b08      	ldr	r3, [sp, #32]
 8007162:	920e      	str	r2, [sp, #56]	@ 0x38
 8007164:	e721      	b.n	8006faa <_dtoa_r+0x722>
 8007166:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007168:	9e04      	ldr	r6, [sp, #16]
 800716a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800716c:	e728      	b.n	8006fc0 <_dtoa_r+0x738>
 800716e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007172:	e751      	b.n	8007018 <_dtoa_r+0x790>
 8007174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007176:	9903      	ldr	r1, [sp, #12]
 8007178:	e750      	b.n	800701c <_dtoa_r+0x794>
 800717a:	f8cd 800c 	str.w	r8, [sp, #12]
 800717e:	e751      	b.n	8007024 <_dtoa_r+0x79c>
 8007180:	2300      	movs	r3, #0
 8007182:	e779      	b.n	8007078 <_dtoa_r+0x7f0>
 8007184:	9b06      	ldr	r3, [sp, #24]
 8007186:	e777      	b.n	8007078 <_dtoa_r+0x7f0>
 8007188:	2300      	movs	r3, #0
 800718a:	930a      	str	r3, [sp, #40]	@ 0x28
 800718c:	e779      	b.n	8007082 <_dtoa_r+0x7fa>
 800718e:	d093      	beq.n	80070b8 <_dtoa_r+0x830>
 8007190:	9a04      	ldr	r2, [sp, #16]
 8007192:	331c      	adds	r3, #28
 8007194:	441a      	add	r2, r3
 8007196:	9204      	str	r2, [sp, #16]
 8007198:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800719a:	441e      	add	r6, r3
 800719c:	441a      	add	r2, r3
 800719e:	9209      	str	r2, [sp, #36]	@ 0x24
 80071a0:	e78a      	b.n	80070b8 <_dtoa_r+0x830>
 80071a2:	4603      	mov	r3, r0
 80071a4:	e7f4      	b.n	8007190 <_dtoa_r+0x908>
 80071a6:	9b08      	ldr	r3, [sp, #32]
 80071a8:	46b8      	mov	r8, r7
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	dc20      	bgt.n	80071f0 <_dtoa_r+0x968>
 80071ae:	469b      	mov	fp, r3
 80071b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	dd1e      	ble.n	80071f4 <_dtoa_r+0x96c>
 80071b6:	f1bb 0f00 	cmp.w	fp, #0
 80071ba:	f47f adb1 	bne.w	8006d20 <_dtoa_r+0x498>
 80071be:	4621      	mov	r1, r4
 80071c0:	465b      	mov	r3, fp
 80071c2:	2205      	movs	r2, #5
 80071c4:	4648      	mov	r0, r9
 80071c6:	f000 fa93 	bl	80076f0 <__multadd>
 80071ca:	4601      	mov	r1, r0
 80071cc:	4604      	mov	r4, r0
 80071ce:	9803      	ldr	r0, [sp, #12]
 80071d0:	f000 fc9e 	bl	8007b10 <__mcmp>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f77f ada3 	ble.w	8006d20 <_dtoa_r+0x498>
 80071da:	4656      	mov	r6, sl
 80071dc:	2331      	movs	r3, #49	@ 0x31
 80071de:	f108 0801 	add.w	r8, r8, #1
 80071e2:	f806 3b01 	strb.w	r3, [r6], #1
 80071e6:	e59f      	b.n	8006d28 <_dtoa_r+0x4a0>
 80071e8:	46b8      	mov	r8, r7
 80071ea:	9c08      	ldr	r4, [sp, #32]
 80071ec:	4625      	mov	r5, r4
 80071ee:	e7f4      	b.n	80071da <_dtoa_r+0x952>
 80071f0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80071f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 8101 	beq.w	80073fe <_dtoa_r+0xb76>
 80071fc:	2e00      	cmp	r6, #0
 80071fe:	dd05      	ble.n	800720c <_dtoa_r+0x984>
 8007200:	4629      	mov	r1, r5
 8007202:	4632      	mov	r2, r6
 8007204:	4648      	mov	r0, r9
 8007206:	f000 fc17 	bl	8007a38 <__lshift>
 800720a:	4605      	mov	r5, r0
 800720c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800720e:	2b00      	cmp	r3, #0
 8007210:	d05c      	beq.n	80072cc <_dtoa_r+0xa44>
 8007212:	4648      	mov	r0, r9
 8007214:	6869      	ldr	r1, [r5, #4]
 8007216:	f000 fa09 	bl	800762c <_Balloc>
 800721a:	4606      	mov	r6, r0
 800721c:	b928      	cbnz	r0, 800722a <_dtoa_r+0x9a2>
 800721e:	4602      	mov	r2, r0
 8007220:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007224:	4b80      	ldr	r3, [pc, #512]	@ (8007428 <_dtoa_r+0xba0>)
 8007226:	f7ff bb43 	b.w	80068b0 <_dtoa_r+0x28>
 800722a:	692a      	ldr	r2, [r5, #16]
 800722c:	f105 010c 	add.w	r1, r5, #12
 8007230:	3202      	adds	r2, #2
 8007232:	0092      	lsls	r2, r2, #2
 8007234:	300c      	adds	r0, #12
 8007236:	f7ff fa8e 	bl	8006756 <memcpy>
 800723a:	2201      	movs	r2, #1
 800723c:	4631      	mov	r1, r6
 800723e:	4648      	mov	r0, r9
 8007240:	f000 fbfa 	bl	8007a38 <__lshift>
 8007244:	462f      	mov	r7, r5
 8007246:	4605      	mov	r5, r0
 8007248:	f10a 0301 	add.w	r3, sl, #1
 800724c:	9304      	str	r3, [sp, #16]
 800724e:	eb0a 030b 	add.w	r3, sl, fp
 8007252:	930a      	str	r3, [sp, #40]	@ 0x28
 8007254:	9b06      	ldr	r3, [sp, #24]
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	9309      	str	r3, [sp, #36]	@ 0x24
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	4621      	mov	r1, r4
 8007260:	9803      	ldr	r0, [sp, #12]
 8007262:	f103 3bff 	add.w	fp, r3, #4294967295
 8007266:	f7ff fa84 	bl	8006772 <quorem>
 800726a:	4603      	mov	r3, r0
 800726c:	4639      	mov	r1, r7
 800726e:	3330      	adds	r3, #48	@ 0x30
 8007270:	9006      	str	r0, [sp, #24]
 8007272:	9803      	ldr	r0, [sp, #12]
 8007274:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007276:	f000 fc4b 	bl	8007b10 <__mcmp>
 800727a:	462a      	mov	r2, r5
 800727c:	9008      	str	r0, [sp, #32]
 800727e:	4621      	mov	r1, r4
 8007280:	4648      	mov	r0, r9
 8007282:	f000 fc61 	bl	8007b48 <__mdiff>
 8007286:	68c2      	ldr	r2, [r0, #12]
 8007288:	4606      	mov	r6, r0
 800728a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800728c:	bb02      	cbnz	r2, 80072d0 <_dtoa_r+0xa48>
 800728e:	4601      	mov	r1, r0
 8007290:	9803      	ldr	r0, [sp, #12]
 8007292:	f000 fc3d 	bl	8007b10 <__mcmp>
 8007296:	4602      	mov	r2, r0
 8007298:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800729a:	4631      	mov	r1, r6
 800729c:	4648      	mov	r0, r9
 800729e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80072a2:	f000 fa03 	bl	80076ac <_Bfree>
 80072a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80072aa:	9e04      	ldr	r6, [sp, #16]
 80072ac:	ea42 0103 	orr.w	r1, r2, r3
 80072b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b2:	4319      	orrs	r1, r3
 80072b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072b6:	d10d      	bne.n	80072d4 <_dtoa_r+0xa4c>
 80072b8:	2b39      	cmp	r3, #57	@ 0x39
 80072ba:	d027      	beq.n	800730c <_dtoa_r+0xa84>
 80072bc:	9a08      	ldr	r2, [sp, #32]
 80072be:	2a00      	cmp	r2, #0
 80072c0:	dd01      	ble.n	80072c6 <_dtoa_r+0xa3e>
 80072c2:	9b06      	ldr	r3, [sp, #24]
 80072c4:	3331      	adds	r3, #49	@ 0x31
 80072c6:	f88b 3000 	strb.w	r3, [fp]
 80072ca:	e52e      	b.n	8006d2a <_dtoa_r+0x4a2>
 80072cc:	4628      	mov	r0, r5
 80072ce:	e7b9      	b.n	8007244 <_dtoa_r+0x9bc>
 80072d0:	2201      	movs	r2, #1
 80072d2:	e7e2      	b.n	800729a <_dtoa_r+0xa12>
 80072d4:	9908      	ldr	r1, [sp, #32]
 80072d6:	2900      	cmp	r1, #0
 80072d8:	db04      	blt.n	80072e4 <_dtoa_r+0xa5c>
 80072da:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80072dc:	4301      	orrs	r1, r0
 80072de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072e0:	4301      	orrs	r1, r0
 80072e2:	d120      	bne.n	8007326 <_dtoa_r+0xa9e>
 80072e4:	2a00      	cmp	r2, #0
 80072e6:	ddee      	ble.n	80072c6 <_dtoa_r+0xa3e>
 80072e8:	2201      	movs	r2, #1
 80072ea:	9903      	ldr	r1, [sp, #12]
 80072ec:	4648      	mov	r0, r9
 80072ee:	9304      	str	r3, [sp, #16]
 80072f0:	f000 fba2 	bl	8007a38 <__lshift>
 80072f4:	4621      	mov	r1, r4
 80072f6:	9003      	str	r0, [sp, #12]
 80072f8:	f000 fc0a 	bl	8007b10 <__mcmp>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	9b04      	ldr	r3, [sp, #16]
 8007300:	dc02      	bgt.n	8007308 <_dtoa_r+0xa80>
 8007302:	d1e0      	bne.n	80072c6 <_dtoa_r+0xa3e>
 8007304:	07da      	lsls	r2, r3, #31
 8007306:	d5de      	bpl.n	80072c6 <_dtoa_r+0xa3e>
 8007308:	2b39      	cmp	r3, #57	@ 0x39
 800730a:	d1da      	bne.n	80072c2 <_dtoa_r+0xa3a>
 800730c:	2339      	movs	r3, #57	@ 0x39
 800730e:	f88b 3000 	strb.w	r3, [fp]
 8007312:	4633      	mov	r3, r6
 8007314:	461e      	mov	r6, r3
 8007316:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800731a:	3b01      	subs	r3, #1
 800731c:	2a39      	cmp	r2, #57	@ 0x39
 800731e:	d04e      	beq.n	80073be <_dtoa_r+0xb36>
 8007320:	3201      	adds	r2, #1
 8007322:	701a      	strb	r2, [r3, #0]
 8007324:	e501      	b.n	8006d2a <_dtoa_r+0x4a2>
 8007326:	2a00      	cmp	r2, #0
 8007328:	dd03      	ble.n	8007332 <_dtoa_r+0xaaa>
 800732a:	2b39      	cmp	r3, #57	@ 0x39
 800732c:	d0ee      	beq.n	800730c <_dtoa_r+0xa84>
 800732e:	3301      	adds	r3, #1
 8007330:	e7c9      	b.n	80072c6 <_dtoa_r+0xa3e>
 8007332:	9a04      	ldr	r2, [sp, #16]
 8007334:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007336:	f802 3c01 	strb.w	r3, [r2, #-1]
 800733a:	428a      	cmp	r2, r1
 800733c:	d028      	beq.n	8007390 <_dtoa_r+0xb08>
 800733e:	2300      	movs	r3, #0
 8007340:	220a      	movs	r2, #10
 8007342:	9903      	ldr	r1, [sp, #12]
 8007344:	4648      	mov	r0, r9
 8007346:	f000 f9d3 	bl	80076f0 <__multadd>
 800734a:	42af      	cmp	r7, r5
 800734c:	9003      	str	r0, [sp, #12]
 800734e:	f04f 0300 	mov.w	r3, #0
 8007352:	f04f 020a 	mov.w	r2, #10
 8007356:	4639      	mov	r1, r7
 8007358:	4648      	mov	r0, r9
 800735a:	d107      	bne.n	800736c <_dtoa_r+0xae4>
 800735c:	f000 f9c8 	bl	80076f0 <__multadd>
 8007360:	4607      	mov	r7, r0
 8007362:	4605      	mov	r5, r0
 8007364:	9b04      	ldr	r3, [sp, #16]
 8007366:	3301      	adds	r3, #1
 8007368:	9304      	str	r3, [sp, #16]
 800736a:	e777      	b.n	800725c <_dtoa_r+0x9d4>
 800736c:	f000 f9c0 	bl	80076f0 <__multadd>
 8007370:	4629      	mov	r1, r5
 8007372:	4607      	mov	r7, r0
 8007374:	2300      	movs	r3, #0
 8007376:	220a      	movs	r2, #10
 8007378:	4648      	mov	r0, r9
 800737a:	f000 f9b9 	bl	80076f0 <__multadd>
 800737e:	4605      	mov	r5, r0
 8007380:	e7f0      	b.n	8007364 <_dtoa_r+0xadc>
 8007382:	f1bb 0f00 	cmp.w	fp, #0
 8007386:	bfcc      	ite	gt
 8007388:	465e      	movgt	r6, fp
 800738a:	2601      	movle	r6, #1
 800738c:	2700      	movs	r7, #0
 800738e:	4456      	add	r6, sl
 8007390:	2201      	movs	r2, #1
 8007392:	9903      	ldr	r1, [sp, #12]
 8007394:	4648      	mov	r0, r9
 8007396:	9304      	str	r3, [sp, #16]
 8007398:	f000 fb4e 	bl	8007a38 <__lshift>
 800739c:	4621      	mov	r1, r4
 800739e:	9003      	str	r0, [sp, #12]
 80073a0:	f000 fbb6 	bl	8007b10 <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	dcb4      	bgt.n	8007312 <_dtoa_r+0xa8a>
 80073a8:	d102      	bne.n	80073b0 <_dtoa_r+0xb28>
 80073aa:	9b04      	ldr	r3, [sp, #16]
 80073ac:	07db      	lsls	r3, r3, #31
 80073ae:	d4b0      	bmi.n	8007312 <_dtoa_r+0xa8a>
 80073b0:	4633      	mov	r3, r6
 80073b2:	461e      	mov	r6, r3
 80073b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073b8:	2a30      	cmp	r2, #48	@ 0x30
 80073ba:	d0fa      	beq.n	80073b2 <_dtoa_r+0xb2a>
 80073bc:	e4b5      	b.n	8006d2a <_dtoa_r+0x4a2>
 80073be:	459a      	cmp	sl, r3
 80073c0:	d1a8      	bne.n	8007314 <_dtoa_r+0xa8c>
 80073c2:	2331      	movs	r3, #49	@ 0x31
 80073c4:	f108 0801 	add.w	r8, r8, #1
 80073c8:	f88a 3000 	strb.w	r3, [sl]
 80073cc:	e4ad      	b.n	8006d2a <_dtoa_r+0x4a2>
 80073ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80073d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800742c <_dtoa_r+0xba4>
 80073d4:	b11b      	cbz	r3, 80073de <_dtoa_r+0xb56>
 80073d6:	f10a 0308 	add.w	r3, sl, #8
 80073da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80073dc:	6013      	str	r3, [r2, #0]
 80073de:	4650      	mov	r0, sl
 80073e0:	b017      	add	sp, #92	@ 0x5c
 80073e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	f77f ae2e 	ble.w	800704a <_dtoa_r+0x7c2>
 80073ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80073f2:	2001      	movs	r0, #1
 80073f4:	e64d      	b.n	8007092 <_dtoa_r+0x80a>
 80073f6:	f1bb 0f00 	cmp.w	fp, #0
 80073fa:	f77f aed9 	ble.w	80071b0 <_dtoa_r+0x928>
 80073fe:	4656      	mov	r6, sl
 8007400:	4621      	mov	r1, r4
 8007402:	9803      	ldr	r0, [sp, #12]
 8007404:	f7ff f9b5 	bl	8006772 <quorem>
 8007408:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800740c:	f806 3b01 	strb.w	r3, [r6], #1
 8007410:	eba6 020a 	sub.w	r2, r6, sl
 8007414:	4593      	cmp	fp, r2
 8007416:	ddb4      	ble.n	8007382 <_dtoa_r+0xafa>
 8007418:	2300      	movs	r3, #0
 800741a:	220a      	movs	r2, #10
 800741c:	4648      	mov	r0, r9
 800741e:	9903      	ldr	r1, [sp, #12]
 8007420:	f000 f966 	bl	80076f0 <__multadd>
 8007424:	9003      	str	r0, [sp, #12]
 8007426:	e7eb      	b.n	8007400 <_dtoa_r+0xb78>
 8007428:	08008b0a 	.word	0x08008b0a
 800742c:	08008a8e 	.word	0x08008a8e

08007430 <_free_r>:
 8007430:	b538      	push	{r3, r4, r5, lr}
 8007432:	4605      	mov	r5, r0
 8007434:	2900      	cmp	r1, #0
 8007436:	d040      	beq.n	80074ba <_free_r+0x8a>
 8007438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800743c:	1f0c      	subs	r4, r1, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfb8      	it	lt
 8007442:	18e4      	addlt	r4, r4, r3
 8007444:	f000 f8e6 	bl	8007614 <__malloc_lock>
 8007448:	4a1c      	ldr	r2, [pc, #112]	@ (80074bc <_free_r+0x8c>)
 800744a:	6813      	ldr	r3, [r2, #0]
 800744c:	b933      	cbnz	r3, 800745c <_free_r+0x2c>
 800744e:	6063      	str	r3, [r4, #4]
 8007450:	6014      	str	r4, [r2, #0]
 8007452:	4628      	mov	r0, r5
 8007454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007458:	f000 b8e2 	b.w	8007620 <__malloc_unlock>
 800745c:	42a3      	cmp	r3, r4
 800745e:	d908      	bls.n	8007472 <_free_r+0x42>
 8007460:	6820      	ldr	r0, [r4, #0]
 8007462:	1821      	adds	r1, r4, r0
 8007464:	428b      	cmp	r3, r1
 8007466:	bf01      	itttt	eq
 8007468:	6819      	ldreq	r1, [r3, #0]
 800746a:	685b      	ldreq	r3, [r3, #4]
 800746c:	1809      	addeq	r1, r1, r0
 800746e:	6021      	streq	r1, [r4, #0]
 8007470:	e7ed      	b.n	800744e <_free_r+0x1e>
 8007472:	461a      	mov	r2, r3
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	b10b      	cbz	r3, 800747c <_free_r+0x4c>
 8007478:	42a3      	cmp	r3, r4
 800747a:	d9fa      	bls.n	8007472 <_free_r+0x42>
 800747c:	6811      	ldr	r1, [r2, #0]
 800747e:	1850      	adds	r0, r2, r1
 8007480:	42a0      	cmp	r0, r4
 8007482:	d10b      	bne.n	800749c <_free_r+0x6c>
 8007484:	6820      	ldr	r0, [r4, #0]
 8007486:	4401      	add	r1, r0
 8007488:	1850      	adds	r0, r2, r1
 800748a:	4283      	cmp	r3, r0
 800748c:	6011      	str	r1, [r2, #0]
 800748e:	d1e0      	bne.n	8007452 <_free_r+0x22>
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	4408      	add	r0, r1
 8007496:	6010      	str	r0, [r2, #0]
 8007498:	6053      	str	r3, [r2, #4]
 800749a:	e7da      	b.n	8007452 <_free_r+0x22>
 800749c:	d902      	bls.n	80074a4 <_free_r+0x74>
 800749e:	230c      	movs	r3, #12
 80074a0:	602b      	str	r3, [r5, #0]
 80074a2:	e7d6      	b.n	8007452 <_free_r+0x22>
 80074a4:	6820      	ldr	r0, [r4, #0]
 80074a6:	1821      	adds	r1, r4, r0
 80074a8:	428b      	cmp	r3, r1
 80074aa:	bf01      	itttt	eq
 80074ac:	6819      	ldreq	r1, [r3, #0]
 80074ae:	685b      	ldreq	r3, [r3, #4]
 80074b0:	1809      	addeq	r1, r1, r0
 80074b2:	6021      	streq	r1, [r4, #0]
 80074b4:	6063      	str	r3, [r4, #4]
 80074b6:	6054      	str	r4, [r2, #4]
 80074b8:	e7cb      	b.n	8007452 <_free_r+0x22>
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	2000049c 	.word	0x2000049c

080074c0 <malloc>:
 80074c0:	4b02      	ldr	r3, [pc, #8]	@ (80074cc <malloc+0xc>)
 80074c2:	4601      	mov	r1, r0
 80074c4:	6818      	ldr	r0, [r3, #0]
 80074c6:	f000 b825 	b.w	8007514 <_malloc_r>
 80074ca:	bf00      	nop
 80074cc:	20000018 	.word	0x20000018

080074d0 <sbrk_aligned>:
 80074d0:	b570      	push	{r4, r5, r6, lr}
 80074d2:	4e0f      	ldr	r6, [pc, #60]	@ (8007510 <sbrk_aligned+0x40>)
 80074d4:	460c      	mov	r4, r1
 80074d6:	6831      	ldr	r1, [r6, #0]
 80074d8:	4605      	mov	r5, r0
 80074da:	b911      	cbnz	r1, 80074e2 <sbrk_aligned+0x12>
 80074dc:	f001 f80e 	bl	80084fc <_sbrk_r>
 80074e0:	6030      	str	r0, [r6, #0]
 80074e2:	4621      	mov	r1, r4
 80074e4:	4628      	mov	r0, r5
 80074e6:	f001 f809 	bl	80084fc <_sbrk_r>
 80074ea:	1c43      	adds	r3, r0, #1
 80074ec:	d103      	bne.n	80074f6 <sbrk_aligned+0x26>
 80074ee:	f04f 34ff 	mov.w	r4, #4294967295
 80074f2:	4620      	mov	r0, r4
 80074f4:	bd70      	pop	{r4, r5, r6, pc}
 80074f6:	1cc4      	adds	r4, r0, #3
 80074f8:	f024 0403 	bic.w	r4, r4, #3
 80074fc:	42a0      	cmp	r0, r4
 80074fe:	d0f8      	beq.n	80074f2 <sbrk_aligned+0x22>
 8007500:	1a21      	subs	r1, r4, r0
 8007502:	4628      	mov	r0, r5
 8007504:	f000 fffa 	bl	80084fc <_sbrk_r>
 8007508:	3001      	adds	r0, #1
 800750a:	d1f2      	bne.n	80074f2 <sbrk_aligned+0x22>
 800750c:	e7ef      	b.n	80074ee <sbrk_aligned+0x1e>
 800750e:	bf00      	nop
 8007510:	20000498 	.word	0x20000498

08007514 <_malloc_r>:
 8007514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007518:	1ccd      	adds	r5, r1, #3
 800751a:	f025 0503 	bic.w	r5, r5, #3
 800751e:	3508      	adds	r5, #8
 8007520:	2d0c      	cmp	r5, #12
 8007522:	bf38      	it	cc
 8007524:	250c      	movcc	r5, #12
 8007526:	2d00      	cmp	r5, #0
 8007528:	4606      	mov	r6, r0
 800752a:	db01      	blt.n	8007530 <_malloc_r+0x1c>
 800752c:	42a9      	cmp	r1, r5
 800752e:	d904      	bls.n	800753a <_malloc_r+0x26>
 8007530:	230c      	movs	r3, #12
 8007532:	6033      	str	r3, [r6, #0]
 8007534:	2000      	movs	r0, #0
 8007536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800753a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007610 <_malloc_r+0xfc>
 800753e:	f000 f869 	bl	8007614 <__malloc_lock>
 8007542:	f8d8 3000 	ldr.w	r3, [r8]
 8007546:	461c      	mov	r4, r3
 8007548:	bb44      	cbnz	r4, 800759c <_malloc_r+0x88>
 800754a:	4629      	mov	r1, r5
 800754c:	4630      	mov	r0, r6
 800754e:	f7ff ffbf 	bl	80074d0 <sbrk_aligned>
 8007552:	1c43      	adds	r3, r0, #1
 8007554:	4604      	mov	r4, r0
 8007556:	d158      	bne.n	800760a <_malloc_r+0xf6>
 8007558:	f8d8 4000 	ldr.w	r4, [r8]
 800755c:	4627      	mov	r7, r4
 800755e:	2f00      	cmp	r7, #0
 8007560:	d143      	bne.n	80075ea <_malloc_r+0xd6>
 8007562:	2c00      	cmp	r4, #0
 8007564:	d04b      	beq.n	80075fe <_malloc_r+0xea>
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	4639      	mov	r1, r7
 800756a:	4630      	mov	r0, r6
 800756c:	eb04 0903 	add.w	r9, r4, r3
 8007570:	f000 ffc4 	bl	80084fc <_sbrk_r>
 8007574:	4581      	cmp	r9, r0
 8007576:	d142      	bne.n	80075fe <_malloc_r+0xea>
 8007578:	6821      	ldr	r1, [r4, #0]
 800757a:	4630      	mov	r0, r6
 800757c:	1a6d      	subs	r5, r5, r1
 800757e:	4629      	mov	r1, r5
 8007580:	f7ff ffa6 	bl	80074d0 <sbrk_aligned>
 8007584:	3001      	adds	r0, #1
 8007586:	d03a      	beq.n	80075fe <_malloc_r+0xea>
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	442b      	add	r3, r5
 800758c:	6023      	str	r3, [r4, #0]
 800758e:	f8d8 3000 	ldr.w	r3, [r8]
 8007592:	685a      	ldr	r2, [r3, #4]
 8007594:	bb62      	cbnz	r2, 80075f0 <_malloc_r+0xdc>
 8007596:	f8c8 7000 	str.w	r7, [r8]
 800759a:	e00f      	b.n	80075bc <_malloc_r+0xa8>
 800759c:	6822      	ldr	r2, [r4, #0]
 800759e:	1b52      	subs	r2, r2, r5
 80075a0:	d420      	bmi.n	80075e4 <_malloc_r+0xd0>
 80075a2:	2a0b      	cmp	r2, #11
 80075a4:	d917      	bls.n	80075d6 <_malloc_r+0xc2>
 80075a6:	1961      	adds	r1, r4, r5
 80075a8:	42a3      	cmp	r3, r4
 80075aa:	6025      	str	r5, [r4, #0]
 80075ac:	bf18      	it	ne
 80075ae:	6059      	strne	r1, [r3, #4]
 80075b0:	6863      	ldr	r3, [r4, #4]
 80075b2:	bf08      	it	eq
 80075b4:	f8c8 1000 	streq.w	r1, [r8]
 80075b8:	5162      	str	r2, [r4, r5]
 80075ba:	604b      	str	r3, [r1, #4]
 80075bc:	4630      	mov	r0, r6
 80075be:	f000 f82f 	bl	8007620 <__malloc_unlock>
 80075c2:	f104 000b 	add.w	r0, r4, #11
 80075c6:	1d23      	adds	r3, r4, #4
 80075c8:	f020 0007 	bic.w	r0, r0, #7
 80075cc:	1ac2      	subs	r2, r0, r3
 80075ce:	bf1c      	itt	ne
 80075d0:	1a1b      	subne	r3, r3, r0
 80075d2:	50a3      	strne	r3, [r4, r2]
 80075d4:	e7af      	b.n	8007536 <_malloc_r+0x22>
 80075d6:	6862      	ldr	r2, [r4, #4]
 80075d8:	42a3      	cmp	r3, r4
 80075da:	bf0c      	ite	eq
 80075dc:	f8c8 2000 	streq.w	r2, [r8]
 80075e0:	605a      	strne	r2, [r3, #4]
 80075e2:	e7eb      	b.n	80075bc <_malloc_r+0xa8>
 80075e4:	4623      	mov	r3, r4
 80075e6:	6864      	ldr	r4, [r4, #4]
 80075e8:	e7ae      	b.n	8007548 <_malloc_r+0x34>
 80075ea:	463c      	mov	r4, r7
 80075ec:	687f      	ldr	r7, [r7, #4]
 80075ee:	e7b6      	b.n	800755e <_malloc_r+0x4a>
 80075f0:	461a      	mov	r2, r3
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	42a3      	cmp	r3, r4
 80075f6:	d1fb      	bne.n	80075f0 <_malloc_r+0xdc>
 80075f8:	2300      	movs	r3, #0
 80075fa:	6053      	str	r3, [r2, #4]
 80075fc:	e7de      	b.n	80075bc <_malloc_r+0xa8>
 80075fe:	230c      	movs	r3, #12
 8007600:	4630      	mov	r0, r6
 8007602:	6033      	str	r3, [r6, #0]
 8007604:	f000 f80c 	bl	8007620 <__malloc_unlock>
 8007608:	e794      	b.n	8007534 <_malloc_r+0x20>
 800760a:	6005      	str	r5, [r0, #0]
 800760c:	e7d6      	b.n	80075bc <_malloc_r+0xa8>
 800760e:	bf00      	nop
 8007610:	2000049c 	.word	0x2000049c

08007614 <__malloc_lock>:
 8007614:	4801      	ldr	r0, [pc, #4]	@ (800761c <__malloc_lock+0x8>)
 8007616:	f7ff b88e 	b.w	8006736 <__retarget_lock_acquire_recursive>
 800761a:	bf00      	nop
 800761c:	20000494 	.word	0x20000494

08007620 <__malloc_unlock>:
 8007620:	4801      	ldr	r0, [pc, #4]	@ (8007628 <__malloc_unlock+0x8>)
 8007622:	f7ff b889 	b.w	8006738 <__retarget_lock_release_recursive>
 8007626:	bf00      	nop
 8007628:	20000494 	.word	0x20000494

0800762c <_Balloc>:
 800762c:	b570      	push	{r4, r5, r6, lr}
 800762e:	69c6      	ldr	r6, [r0, #28]
 8007630:	4604      	mov	r4, r0
 8007632:	460d      	mov	r5, r1
 8007634:	b976      	cbnz	r6, 8007654 <_Balloc+0x28>
 8007636:	2010      	movs	r0, #16
 8007638:	f7ff ff42 	bl	80074c0 <malloc>
 800763c:	4602      	mov	r2, r0
 800763e:	61e0      	str	r0, [r4, #28]
 8007640:	b920      	cbnz	r0, 800764c <_Balloc+0x20>
 8007642:	216b      	movs	r1, #107	@ 0x6b
 8007644:	4b17      	ldr	r3, [pc, #92]	@ (80076a4 <_Balloc+0x78>)
 8007646:	4818      	ldr	r0, [pc, #96]	@ (80076a8 <_Balloc+0x7c>)
 8007648:	f000 ff68 	bl	800851c <__assert_func>
 800764c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007650:	6006      	str	r6, [r0, #0]
 8007652:	60c6      	str	r6, [r0, #12]
 8007654:	69e6      	ldr	r6, [r4, #28]
 8007656:	68f3      	ldr	r3, [r6, #12]
 8007658:	b183      	cbz	r3, 800767c <_Balloc+0x50>
 800765a:	69e3      	ldr	r3, [r4, #28]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007662:	b9b8      	cbnz	r0, 8007694 <_Balloc+0x68>
 8007664:	2101      	movs	r1, #1
 8007666:	fa01 f605 	lsl.w	r6, r1, r5
 800766a:	1d72      	adds	r2, r6, #5
 800766c:	4620      	mov	r0, r4
 800766e:	0092      	lsls	r2, r2, #2
 8007670:	f000 ff72 	bl	8008558 <_calloc_r>
 8007674:	b160      	cbz	r0, 8007690 <_Balloc+0x64>
 8007676:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800767a:	e00e      	b.n	800769a <_Balloc+0x6e>
 800767c:	2221      	movs	r2, #33	@ 0x21
 800767e:	2104      	movs	r1, #4
 8007680:	4620      	mov	r0, r4
 8007682:	f000 ff69 	bl	8008558 <_calloc_r>
 8007686:	69e3      	ldr	r3, [r4, #28]
 8007688:	60f0      	str	r0, [r6, #12]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1e4      	bne.n	800765a <_Balloc+0x2e>
 8007690:	2000      	movs	r0, #0
 8007692:	bd70      	pop	{r4, r5, r6, pc}
 8007694:	6802      	ldr	r2, [r0, #0]
 8007696:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800769a:	2300      	movs	r3, #0
 800769c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076a0:	e7f7      	b.n	8007692 <_Balloc+0x66>
 80076a2:	bf00      	nop
 80076a4:	08008a9b 	.word	0x08008a9b
 80076a8:	08008b1b 	.word	0x08008b1b

080076ac <_Bfree>:
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	69c6      	ldr	r6, [r0, #28]
 80076b0:	4605      	mov	r5, r0
 80076b2:	460c      	mov	r4, r1
 80076b4:	b976      	cbnz	r6, 80076d4 <_Bfree+0x28>
 80076b6:	2010      	movs	r0, #16
 80076b8:	f7ff ff02 	bl	80074c0 <malloc>
 80076bc:	4602      	mov	r2, r0
 80076be:	61e8      	str	r0, [r5, #28]
 80076c0:	b920      	cbnz	r0, 80076cc <_Bfree+0x20>
 80076c2:	218f      	movs	r1, #143	@ 0x8f
 80076c4:	4b08      	ldr	r3, [pc, #32]	@ (80076e8 <_Bfree+0x3c>)
 80076c6:	4809      	ldr	r0, [pc, #36]	@ (80076ec <_Bfree+0x40>)
 80076c8:	f000 ff28 	bl	800851c <__assert_func>
 80076cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076d0:	6006      	str	r6, [r0, #0]
 80076d2:	60c6      	str	r6, [r0, #12]
 80076d4:	b13c      	cbz	r4, 80076e6 <_Bfree+0x3a>
 80076d6:	69eb      	ldr	r3, [r5, #28]
 80076d8:	6862      	ldr	r2, [r4, #4]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076e0:	6021      	str	r1, [r4, #0]
 80076e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076e6:	bd70      	pop	{r4, r5, r6, pc}
 80076e8:	08008a9b 	.word	0x08008a9b
 80076ec:	08008b1b 	.word	0x08008b1b

080076f0 <__multadd>:
 80076f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f4:	4607      	mov	r7, r0
 80076f6:	460c      	mov	r4, r1
 80076f8:	461e      	mov	r6, r3
 80076fa:	2000      	movs	r0, #0
 80076fc:	690d      	ldr	r5, [r1, #16]
 80076fe:	f101 0c14 	add.w	ip, r1, #20
 8007702:	f8dc 3000 	ldr.w	r3, [ip]
 8007706:	3001      	adds	r0, #1
 8007708:	b299      	uxth	r1, r3
 800770a:	fb02 6101 	mla	r1, r2, r1, r6
 800770e:	0c1e      	lsrs	r6, r3, #16
 8007710:	0c0b      	lsrs	r3, r1, #16
 8007712:	fb02 3306 	mla	r3, r2, r6, r3
 8007716:	b289      	uxth	r1, r1
 8007718:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800771c:	4285      	cmp	r5, r0
 800771e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007722:	f84c 1b04 	str.w	r1, [ip], #4
 8007726:	dcec      	bgt.n	8007702 <__multadd+0x12>
 8007728:	b30e      	cbz	r6, 800776e <__multadd+0x7e>
 800772a:	68a3      	ldr	r3, [r4, #8]
 800772c:	42ab      	cmp	r3, r5
 800772e:	dc19      	bgt.n	8007764 <__multadd+0x74>
 8007730:	6861      	ldr	r1, [r4, #4]
 8007732:	4638      	mov	r0, r7
 8007734:	3101      	adds	r1, #1
 8007736:	f7ff ff79 	bl	800762c <_Balloc>
 800773a:	4680      	mov	r8, r0
 800773c:	b928      	cbnz	r0, 800774a <__multadd+0x5a>
 800773e:	4602      	mov	r2, r0
 8007740:	21ba      	movs	r1, #186	@ 0xba
 8007742:	4b0c      	ldr	r3, [pc, #48]	@ (8007774 <__multadd+0x84>)
 8007744:	480c      	ldr	r0, [pc, #48]	@ (8007778 <__multadd+0x88>)
 8007746:	f000 fee9 	bl	800851c <__assert_func>
 800774a:	6922      	ldr	r2, [r4, #16]
 800774c:	f104 010c 	add.w	r1, r4, #12
 8007750:	3202      	adds	r2, #2
 8007752:	0092      	lsls	r2, r2, #2
 8007754:	300c      	adds	r0, #12
 8007756:	f7fe fffe 	bl	8006756 <memcpy>
 800775a:	4621      	mov	r1, r4
 800775c:	4638      	mov	r0, r7
 800775e:	f7ff ffa5 	bl	80076ac <_Bfree>
 8007762:	4644      	mov	r4, r8
 8007764:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007768:	3501      	adds	r5, #1
 800776a:	615e      	str	r6, [r3, #20]
 800776c:	6125      	str	r5, [r4, #16]
 800776e:	4620      	mov	r0, r4
 8007770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007774:	08008b0a 	.word	0x08008b0a
 8007778:	08008b1b 	.word	0x08008b1b

0800777c <__hi0bits>:
 800777c:	4603      	mov	r3, r0
 800777e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007782:	bf3a      	itte	cc
 8007784:	0403      	lslcc	r3, r0, #16
 8007786:	2010      	movcc	r0, #16
 8007788:	2000      	movcs	r0, #0
 800778a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800778e:	bf3c      	itt	cc
 8007790:	021b      	lslcc	r3, r3, #8
 8007792:	3008      	addcc	r0, #8
 8007794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007798:	bf3c      	itt	cc
 800779a:	011b      	lslcc	r3, r3, #4
 800779c:	3004      	addcc	r0, #4
 800779e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077a2:	bf3c      	itt	cc
 80077a4:	009b      	lslcc	r3, r3, #2
 80077a6:	3002      	addcc	r0, #2
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	db05      	blt.n	80077b8 <__hi0bits+0x3c>
 80077ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80077b0:	f100 0001 	add.w	r0, r0, #1
 80077b4:	bf08      	it	eq
 80077b6:	2020      	moveq	r0, #32
 80077b8:	4770      	bx	lr

080077ba <__lo0bits>:
 80077ba:	6803      	ldr	r3, [r0, #0]
 80077bc:	4602      	mov	r2, r0
 80077be:	f013 0007 	ands.w	r0, r3, #7
 80077c2:	d00b      	beq.n	80077dc <__lo0bits+0x22>
 80077c4:	07d9      	lsls	r1, r3, #31
 80077c6:	d421      	bmi.n	800780c <__lo0bits+0x52>
 80077c8:	0798      	lsls	r0, r3, #30
 80077ca:	bf49      	itett	mi
 80077cc:	085b      	lsrmi	r3, r3, #1
 80077ce:	089b      	lsrpl	r3, r3, #2
 80077d0:	2001      	movmi	r0, #1
 80077d2:	6013      	strmi	r3, [r2, #0]
 80077d4:	bf5c      	itt	pl
 80077d6:	2002      	movpl	r0, #2
 80077d8:	6013      	strpl	r3, [r2, #0]
 80077da:	4770      	bx	lr
 80077dc:	b299      	uxth	r1, r3
 80077de:	b909      	cbnz	r1, 80077e4 <__lo0bits+0x2a>
 80077e0:	2010      	movs	r0, #16
 80077e2:	0c1b      	lsrs	r3, r3, #16
 80077e4:	b2d9      	uxtb	r1, r3
 80077e6:	b909      	cbnz	r1, 80077ec <__lo0bits+0x32>
 80077e8:	3008      	adds	r0, #8
 80077ea:	0a1b      	lsrs	r3, r3, #8
 80077ec:	0719      	lsls	r1, r3, #28
 80077ee:	bf04      	itt	eq
 80077f0:	091b      	lsreq	r3, r3, #4
 80077f2:	3004      	addeq	r0, #4
 80077f4:	0799      	lsls	r1, r3, #30
 80077f6:	bf04      	itt	eq
 80077f8:	089b      	lsreq	r3, r3, #2
 80077fa:	3002      	addeq	r0, #2
 80077fc:	07d9      	lsls	r1, r3, #31
 80077fe:	d403      	bmi.n	8007808 <__lo0bits+0x4e>
 8007800:	085b      	lsrs	r3, r3, #1
 8007802:	f100 0001 	add.w	r0, r0, #1
 8007806:	d003      	beq.n	8007810 <__lo0bits+0x56>
 8007808:	6013      	str	r3, [r2, #0]
 800780a:	4770      	bx	lr
 800780c:	2000      	movs	r0, #0
 800780e:	4770      	bx	lr
 8007810:	2020      	movs	r0, #32
 8007812:	4770      	bx	lr

08007814 <__i2b>:
 8007814:	b510      	push	{r4, lr}
 8007816:	460c      	mov	r4, r1
 8007818:	2101      	movs	r1, #1
 800781a:	f7ff ff07 	bl	800762c <_Balloc>
 800781e:	4602      	mov	r2, r0
 8007820:	b928      	cbnz	r0, 800782e <__i2b+0x1a>
 8007822:	f240 1145 	movw	r1, #325	@ 0x145
 8007826:	4b04      	ldr	r3, [pc, #16]	@ (8007838 <__i2b+0x24>)
 8007828:	4804      	ldr	r0, [pc, #16]	@ (800783c <__i2b+0x28>)
 800782a:	f000 fe77 	bl	800851c <__assert_func>
 800782e:	2301      	movs	r3, #1
 8007830:	6144      	str	r4, [r0, #20]
 8007832:	6103      	str	r3, [r0, #16]
 8007834:	bd10      	pop	{r4, pc}
 8007836:	bf00      	nop
 8007838:	08008b0a 	.word	0x08008b0a
 800783c:	08008b1b 	.word	0x08008b1b

08007840 <__multiply>:
 8007840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007844:	4617      	mov	r7, r2
 8007846:	690a      	ldr	r2, [r1, #16]
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	4689      	mov	r9, r1
 800784c:	429a      	cmp	r2, r3
 800784e:	bfa2      	ittt	ge
 8007850:	463b      	movge	r3, r7
 8007852:	460f      	movge	r7, r1
 8007854:	4699      	movge	r9, r3
 8007856:	693d      	ldr	r5, [r7, #16]
 8007858:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	6879      	ldr	r1, [r7, #4]
 8007860:	eb05 060a 	add.w	r6, r5, sl
 8007864:	42b3      	cmp	r3, r6
 8007866:	b085      	sub	sp, #20
 8007868:	bfb8      	it	lt
 800786a:	3101      	addlt	r1, #1
 800786c:	f7ff fede 	bl	800762c <_Balloc>
 8007870:	b930      	cbnz	r0, 8007880 <__multiply+0x40>
 8007872:	4602      	mov	r2, r0
 8007874:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007878:	4b40      	ldr	r3, [pc, #256]	@ (800797c <__multiply+0x13c>)
 800787a:	4841      	ldr	r0, [pc, #260]	@ (8007980 <__multiply+0x140>)
 800787c:	f000 fe4e 	bl	800851c <__assert_func>
 8007880:	f100 0414 	add.w	r4, r0, #20
 8007884:	4623      	mov	r3, r4
 8007886:	2200      	movs	r2, #0
 8007888:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800788c:	4573      	cmp	r3, lr
 800788e:	d320      	bcc.n	80078d2 <__multiply+0x92>
 8007890:	f107 0814 	add.w	r8, r7, #20
 8007894:	f109 0114 	add.w	r1, r9, #20
 8007898:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800789c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80078a0:	9302      	str	r3, [sp, #8]
 80078a2:	1beb      	subs	r3, r5, r7
 80078a4:	3b15      	subs	r3, #21
 80078a6:	f023 0303 	bic.w	r3, r3, #3
 80078aa:	3304      	adds	r3, #4
 80078ac:	3715      	adds	r7, #21
 80078ae:	42bd      	cmp	r5, r7
 80078b0:	bf38      	it	cc
 80078b2:	2304      	movcc	r3, #4
 80078b4:	9301      	str	r3, [sp, #4]
 80078b6:	9b02      	ldr	r3, [sp, #8]
 80078b8:	9103      	str	r1, [sp, #12]
 80078ba:	428b      	cmp	r3, r1
 80078bc:	d80c      	bhi.n	80078d8 <__multiply+0x98>
 80078be:	2e00      	cmp	r6, #0
 80078c0:	dd03      	ble.n	80078ca <__multiply+0x8a>
 80078c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d055      	beq.n	8007976 <__multiply+0x136>
 80078ca:	6106      	str	r6, [r0, #16]
 80078cc:	b005      	add	sp, #20
 80078ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d2:	f843 2b04 	str.w	r2, [r3], #4
 80078d6:	e7d9      	b.n	800788c <__multiply+0x4c>
 80078d8:	f8b1 a000 	ldrh.w	sl, [r1]
 80078dc:	f1ba 0f00 	cmp.w	sl, #0
 80078e0:	d01f      	beq.n	8007922 <__multiply+0xe2>
 80078e2:	46c4      	mov	ip, r8
 80078e4:	46a1      	mov	r9, r4
 80078e6:	2700      	movs	r7, #0
 80078e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078ec:	f8d9 3000 	ldr.w	r3, [r9]
 80078f0:	fa1f fb82 	uxth.w	fp, r2
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	fb0a 330b 	mla	r3, sl, fp, r3
 80078fa:	443b      	add	r3, r7
 80078fc:	f8d9 7000 	ldr.w	r7, [r9]
 8007900:	0c12      	lsrs	r2, r2, #16
 8007902:	0c3f      	lsrs	r7, r7, #16
 8007904:	fb0a 7202 	mla	r2, sl, r2, r7
 8007908:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800790c:	b29b      	uxth	r3, r3
 800790e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007912:	4565      	cmp	r5, ip
 8007914:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007918:	f849 3b04 	str.w	r3, [r9], #4
 800791c:	d8e4      	bhi.n	80078e8 <__multiply+0xa8>
 800791e:	9b01      	ldr	r3, [sp, #4]
 8007920:	50e7      	str	r7, [r4, r3]
 8007922:	9b03      	ldr	r3, [sp, #12]
 8007924:	3104      	adds	r1, #4
 8007926:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800792a:	f1b9 0f00 	cmp.w	r9, #0
 800792e:	d020      	beq.n	8007972 <__multiply+0x132>
 8007930:	4647      	mov	r7, r8
 8007932:	46a4      	mov	ip, r4
 8007934:	f04f 0a00 	mov.w	sl, #0
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	f8b7 b000 	ldrh.w	fp, [r7]
 800793e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007942:	b29b      	uxth	r3, r3
 8007944:	fb09 220b 	mla	r2, r9, fp, r2
 8007948:	4452      	add	r2, sl
 800794a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800794e:	f84c 3b04 	str.w	r3, [ip], #4
 8007952:	f857 3b04 	ldr.w	r3, [r7], #4
 8007956:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800795a:	f8bc 3000 	ldrh.w	r3, [ip]
 800795e:	42bd      	cmp	r5, r7
 8007960:	fb09 330a 	mla	r3, r9, sl, r3
 8007964:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007968:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800796c:	d8e5      	bhi.n	800793a <__multiply+0xfa>
 800796e:	9a01      	ldr	r2, [sp, #4]
 8007970:	50a3      	str	r3, [r4, r2]
 8007972:	3404      	adds	r4, #4
 8007974:	e79f      	b.n	80078b6 <__multiply+0x76>
 8007976:	3e01      	subs	r6, #1
 8007978:	e7a1      	b.n	80078be <__multiply+0x7e>
 800797a:	bf00      	nop
 800797c:	08008b0a 	.word	0x08008b0a
 8007980:	08008b1b 	.word	0x08008b1b

08007984 <__pow5mult>:
 8007984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007988:	4615      	mov	r5, r2
 800798a:	f012 0203 	ands.w	r2, r2, #3
 800798e:	4607      	mov	r7, r0
 8007990:	460e      	mov	r6, r1
 8007992:	d007      	beq.n	80079a4 <__pow5mult+0x20>
 8007994:	4c25      	ldr	r4, [pc, #148]	@ (8007a2c <__pow5mult+0xa8>)
 8007996:	3a01      	subs	r2, #1
 8007998:	2300      	movs	r3, #0
 800799a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800799e:	f7ff fea7 	bl	80076f0 <__multadd>
 80079a2:	4606      	mov	r6, r0
 80079a4:	10ad      	asrs	r5, r5, #2
 80079a6:	d03d      	beq.n	8007a24 <__pow5mult+0xa0>
 80079a8:	69fc      	ldr	r4, [r7, #28]
 80079aa:	b97c      	cbnz	r4, 80079cc <__pow5mult+0x48>
 80079ac:	2010      	movs	r0, #16
 80079ae:	f7ff fd87 	bl	80074c0 <malloc>
 80079b2:	4602      	mov	r2, r0
 80079b4:	61f8      	str	r0, [r7, #28]
 80079b6:	b928      	cbnz	r0, 80079c4 <__pow5mult+0x40>
 80079b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007a30 <__pow5mult+0xac>)
 80079be:	481d      	ldr	r0, [pc, #116]	@ (8007a34 <__pow5mult+0xb0>)
 80079c0:	f000 fdac 	bl	800851c <__assert_func>
 80079c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079c8:	6004      	str	r4, [r0, #0]
 80079ca:	60c4      	str	r4, [r0, #12]
 80079cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80079d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079d4:	b94c      	cbnz	r4, 80079ea <__pow5mult+0x66>
 80079d6:	f240 2171 	movw	r1, #625	@ 0x271
 80079da:	4638      	mov	r0, r7
 80079dc:	f7ff ff1a 	bl	8007814 <__i2b>
 80079e0:	2300      	movs	r3, #0
 80079e2:	4604      	mov	r4, r0
 80079e4:	f8c8 0008 	str.w	r0, [r8, #8]
 80079e8:	6003      	str	r3, [r0, #0]
 80079ea:	f04f 0900 	mov.w	r9, #0
 80079ee:	07eb      	lsls	r3, r5, #31
 80079f0:	d50a      	bpl.n	8007a08 <__pow5mult+0x84>
 80079f2:	4631      	mov	r1, r6
 80079f4:	4622      	mov	r2, r4
 80079f6:	4638      	mov	r0, r7
 80079f8:	f7ff ff22 	bl	8007840 <__multiply>
 80079fc:	4680      	mov	r8, r0
 80079fe:	4631      	mov	r1, r6
 8007a00:	4638      	mov	r0, r7
 8007a02:	f7ff fe53 	bl	80076ac <_Bfree>
 8007a06:	4646      	mov	r6, r8
 8007a08:	106d      	asrs	r5, r5, #1
 8007a0a:	d00b      	beq.n	8007a24 <__pow5mult+0xa0>
 8007a0c:	6820      	ldr	r0, [r4, #0]
 8007a0e:	b938      	cbnz	r0, 8007a20 <__pow5mult+0x9c>
 8007a10:	4622      	mov	r2, r4
 8007a12:	4621      	mov	r1, r4
 8007a14:	4638      	mov	r0, r7
 8007a16:	f7ff ff13 	bl	8007840 <__multiply>
 8007a1a:	6020      	str	r0, [r4, #0]
 8007a1c:	f8c0 9000 	str.w	r9, [r0]
 8007a20:	4604      	mov	r4, r0
 8007a22:	e7e4      	b.n	80079ee <__pow5mult+0x6a>
 8007a24:	4630      	mov	r0, r6
 8007a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a2a:	bf00      	nop
 8007a2c:	08008bcc 	.word	0x08008bcc
 8007a30:	08008a9b 	.word	0x08008a9b
 8007a34:	08008b1b 	.word	0x08008b1b

08007a38 <__lshift>:
 8007a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a3c:	460c      	mov	r4, r1
 8007a3e:	4607      	mov	r7, r0
 8007a40:	4691      	mov	r9, r2
 8007a42:	6923      	ldr	r3, [r4, #16]
 8007a44:	6849      	ldr	r1, [r1, #4]
 8007a46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a4a:	68a3      	ldr	r3, [r4, #8]
 8007a4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a50:	f108 0601 	add.w	r6, r8, #1
 8007a54:	42b3      	cmp	r3, r6
 8007a56:	db0b      	blt.n	8007a70 <__lshift+0x38>
 8007a58:	4638      	mov	r0, r7
 8007a5a:	f7ff fde7 	bl	800762c <_Balloc>
 8007a5e:	4605      	mov	r5, r0
 8007a60:	b948      	cbnz	r0, 8007a76 <__lshift+0x3e>
 8007a62:	4602      	mov	r2, r0
 8007a64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a68:	4b27      	ldr	r3, [pc, #156]	@ (8007b08 <__lshift+0xd0>)
 8007a6a:	4828      	ldr	r0, [pc, #160]	@ (8007b0c <__lshift+0xd4>)
 8007a6c:	f000 fd56 	bl	800851c <__assert_func>
 8007a70:	3101      	adds	r1, #1
 8007a72:	005b      	lsls	r3, r3, #1
 8007a74:	e7ee      	b.n	8007a54 <__lshift+0x1c>
 8007a76:	2300      	movs	r3, #0
 8007a78:	f100 0114 	add.w	r1, r0, #20
 8007a7c:	f100 0210 	add.w	r2, r0, #16
 8007a80:	4618      	mov	r0, r3
 8007a82:	4553      	cmp	r3, sl
 8007a84:	db33      	blt.n	8007aee <__lshift+0xb6>
 8007a86:	6920      	ldr	r0, [r4, #16]
 8007a88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a8c:	f104 0314 	add.w	r3, r4, #20
 8007a90:	f019 091f 	ands.w	r9, r9, #31
 8007a94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a9c:	d02b      	beq.n	8007af6 <__lshift+0xbe>
 8007a9e:	468a      	mov	sl, r1
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f1c9 0e20 	rsb	lr, r9, #32
 8007aa6:	6818      	ldr	r0, [r3, #0]
 8007aa8:	fa00 f009 	lsl.w	r0, r0, r9
 8007aac:	4310      	orrs	r0, r2
 8007aae:	f84a 0b04 	str.w	r0, [sl], #4
 8007ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ab6:	459c      	cmp	ip, r3
 8007ab8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007abc:	d8f3      	bhi.n	8007aa6 <__lshift+0x6e>
 8007abe:	ebac 0304 	sub.w	r3, ip, r4
 8007ac2:	3b15      	subs	r3, #21
 8007ac4:	f023 0303 	bic.w	r3, r3, #3
 8007ac8:	3304      	adds	r3, #4
 8007aca:	f104 0015 	add.w	r0, r4, #21
 8007ace:	4560      	cmp	r0, ip
 8007ad0:	bf88      	it	hi
 8007ad2:	2304      	movhi	r3, #4
 8007ad4:	50ca      	str	r2, [r1, r3]
 8007ad6:	b10a      	cbz	r2, 8007adc <__lshift+0xa4>
 8007ad8:	f108 0602 	add.w	r6, r8, #2
 8007adc:	3e01      	subs	r6, #1
 8007ade:	4638      	mov	r0, r7
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	612e      	str	r6, [r5, #16]
 8007ae4:	f7ff fde2 	bl	80076ac <_Bfree>
 8007ae8:	4628      	mov	r0, r5
 8007aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aee:	f842 0f04 	str.w	r0, [r2, #4]!
 8007af2:	3301      	adds	r3, #1
 8007af4:	e7c5      	b.n	8007a82 <__lshift+0x4a>
 8007af6:	3904      	subs	r1, #4
 8007af8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afc:	459c      	cmp	ip, r3
 8007afe:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b02:	d8f9      	bhi.n	8007af8 <__lshift+0xc0>
 8007b04:	e7ea      	b.n	8007adc <__lshift+0xa4>
 8007b06:	bf00      	nop
 8007b08:	08008b0a 	.word	0x08008b0a
 8007b0c:	08008b1b 	.word	0x08008b1b

08007b10 <__mcmp>:
 8007b10:	4603      	mov	r3, r0
 8007b12:	690a      	ldr	r2, [r1, #16]
 8007b14:	6900      	ldr	r0, [r0, #16]
 8007b16:	b530      	push	{r4, r5, lr}
 8007b18:	1a80      	subs	r0, r0, r2
 8007b1a:	d10e      	bne.n	8007b3a <__mcmp+0x2a>
 8007b1c:	3314      	adds	r3, #20
 8007b1e:	3114      	adds	r1, #20
 8007b20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b30:	4295      	cmp	r5, r2
 8007b32:	d003      	beq.n	8007b3c <__mcmp+0x2c>
 8007b34:	d205      	bcs.n	8007b42 <__mcmp+0x32>
 8007b36:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3a:	bd30      	pop	{r4, r5, pc}
 8007b3c:	42a3      	cmp	r3, r4
 8007b3e:	d3f3      	bcc.n	8007b28 <__mcmp+0x18>
 8007b40:	e7fb      	b.n	8007b3a <__mcmp+0x2a>
 8007b42:	2001      	movs	r0, #1
 8007b44:	e7f9      	b.n	8007b3a <__mcmp+0x2a>
	...

08007b48 <__mdiff>:
 8007b48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4c:	4689      	mov	r9, r1
 8007b4e:	4606      	mov	r6, r0
 8007b50:	4611      	mov	r1, r2
 8007b52:	4648      	mov	r0, r9
 8007b54:	4614      	mov	r4, r2
 8007b56:	f7ff ffdb 	bl	8007b10 <__mcmp>
 8007b5a:	1e05      	subs	r5, r0, #0
 8007b5c:	d112      	bne.n	8007b84 <__mdiff+0x3c>
 8007b5e:	4629      	mov	r1, r5
 8007b60:	4630      	mov	r0, r6
 8007b62:	f7ff fd63 	bl	800762c <_Balloc>
 8007b66:	4602      	mov	r2, r0
 8007b68:	b928      	cbnz	r0, 8007b76 <__mdiff+0x2e>
 8007b6a:	f240 2137 	movw	r1, #567	@ 0x237
 8007b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8007c68 <__mdiff+0x120>)
 8007b70:	483e      	ldr	r0, [pc, #248]	@ (8007c6c <__mdiff+0x124>)
 8007b72:	f000 fcd3 	bl	800851c <__assert_func>
 8007b76:	2301      	movs	r3, #1
 8007b78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b7c:	4610      	mov	r0, r2
 8007b7e:	b003      	add	sp, #12
 8007b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b84:	bfbc      	itt	lt
 8007b86:	464b      	movlt	r3, r9
 8007b88:	46a1      	movlt	r9, r4
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b90:	bfba      	itte	lt
 8007b92:	461c      	movlt	r4, r3
 8007b94:	2501      	movlt	r5, #1
 8007b96:	2500      	movge	r5, #0
 8007b98:	f7ff fd48 	bl	800762c <_Balloc>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	b918      	cbnz	r0, 8007ba8 <__mdiff+0x60>
 8007ba0:	f240 2145 	movw	r1, #581	@ 0x245
 8007ba4:	4b30      	ldr	r3, [pc, #192]	@ (8007c68 <__mdiff+0x120>)
 8007ba6:	e7e3      	b.n	8007b70 <__mdiff+0x28>
 8007ba8:	f100 0b14 	add.w	fp, r0, #20
 8007bac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007bb0:	f109 0310 	add.w	r3, r9, #16
 8007bb4:	60c5      	str	r5, [r0, #12]
 8007bb6:	f04f 0c00 	mov.w	ip, #0
 8007bba:	f109 0514 	add.w	r5, r9, #20
 8007bbe:	46d9      	mov	r9, fp
 8007bc0:	6926      	ldr	r6, [r4, #16]
 8007bc2:	f104 0e14 	add.w	lr, r4, #20
 8007bc6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007bca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	9b01      	ldr	r3, [sp, #4]
 8007bd2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007bd6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007bda:	b281      	uxth	r1, r0
 8007bdc:	9301      	str	r3, [sp, #4]
 8007bde:	fa1f f38a 	uxth.w	r3, sl
 8007be2:	1a5b      	subs	r3, r3, r1
 8007be4:	0c00      	lsrs	r0, r0, #16
 8007be6:	4463      	add	r3, ip
 8007be8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bec:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007bf6:	4576      	cmp	r6, lr
 8007bf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bfc:	f849 3b04 	str.w	r3, [r9], #4
 8007c00:	d8e6      	bhi.n	8007bd0 <__mdiff+0x88>
 8007c02:	1b33      	subs	r3, r6, r4
 8007c04:	3b15      	subs	r3, #21
 8007c06:	f023 0303 	bic.w	r3, r3, #3
 8007c0a:	3415      	adds	r4, #21
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	42a6      	cmp	r6, r4
 8007c10:	bf38      	it	cc
 8007c12:	2304      	movcc	r3, #4
 8007c14:	441d      	add	r5, r3
 8007c16:	445b      	add	r3, fp
 8007c18:	461e      	mov	r6, r3
 8007c1a:	462c      	mov	r4, r5
 8007c1c:	4544      	cmp	r4, r8
 8007c1e:	d30e      	bcc.n	8007c3e <__mdiff+0xf6>
 8007c20:	f108 0103 	add.w	r1, r8, #3
 8007c24:	1b49      	subs	r1, r1, r5
 8007c26:	f021 0103 	bic.w	r1, r1, #3
 8007c2a:	3d03      	subs	r5, #3
 8007c2c:	45a8      	cmp	r8, r5
 8007c2e:	bf38      	it	cc
 8007c30:	2100      	movcc	r1, #0
 8007c32:	440b      	add	r3, r1
 8007c34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c38:	b199      	cbz	r1, 8007c62 <__mdiff+0x11a>
 8007c3a:	6117      	str	r7, [r2, #16]
 8007c3c:	e79e      	b.n	8007b7c <__mdiff+0x34>
 8007c3e:	46e6      	mov	lr, ip
 8007c40:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c44:	fa1f fc81 	uxth.w	ip, r1
 8007c48:	44f4      	add	ip, lr
 8007c4a:	0c08      	lsrs	r0, r1, #16
 8007c4c:	4471      	add	r1, lr
 8007c4e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c52:	b289      	uxth	r1, r1
 8007c54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c5c:	f846 1b04 	str.w	r1, [r6], #4
 8007c60:	e7dc      	b.n	8007c1c <__mdiff+0xd4>
 8007c62:	3f01      	subs	r7, #1
 8007c64:	e7e6      	b.n	8007c34 <__mdiff+0xec>
 8007c66:	bf00      	nop
 8007c68:	08008b0a 	.word	0x08008b0a
 8007c6c:	08008b1b 	.word	0x08008b1b

08007c70 <__d2b>:
 8007c70:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007c74:	2101      	movs	r1, #1
 8007c76:	4690      	mov	r8, r2
 8007c78:	4699      	mov	r9, r3
 8007c7a:	9e08      	ldr	r6, [sp, #32]
 8007c7c:	f7ff fcd6 	bl	800762c <_Balloc>
 8007c80:	4604      	mov	r4, r0
 8007c82:	b930      	cbnz	r0, 8007c92 <__d2b+0x22>
 8007c84:	4602      	mov	r2, r0
 8007c86:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c8a:	4b23      	ldr	r3, [pc, #140]	@ (8007d18 <__d2b+0xa8>)
 8007c8c:	4823      	ldr	r0, [pc, #140]	@ (8007d1c <__d2b+0xac>)
 8007c8e:	f000 fc45 	bl	800851c <__assert_func>
 8007c92:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c9a:	b10d      	cbz	r5, 8007ca0 <__d2b+0x30>
 8007c9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ca0:	9301      	str	r3, [sp, #4]
 8007ca2:	f1b8 0300 	subs.w	r3, r8, #0
 8007ca6:	d024      	beq.n	8007cf2 <__d2b+0x82>
 8007ca8:	4668      	mov	r0, sp
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	f7ff fd85 	bl	80077ba <__lo0bits>
 8007cb0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007cb4:	b1d8      	cbz	r0, 8007cee <__d2b+0x7e>
 8007cb6:	f1c0 0320 	rsb	r3, r0, #32
 8007cba:	fa02 f303 	lsl.w	r3, r2, r3
 8007cbe:	430b      	orrs	r3, r1
 8007cc0:	40c2      	lsrs	r2, r0
 8007cc2:	6163      	str	r3, [r4, #20]
 8007cc4:	9201      	str	r2, [sp, #4]
 8007cc6:	9b01      	ldr	r3, [sp, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bf0c      	ite	eq
 8007ccc:	2201      	moveq	r2, #1
 8007cce:	2202      	movne	r2, #2
 8007cd0:	61a3      	str	r3, [r4, #24]
 8007cd2:	6122      	str	r2, [r4, #16]
 8007cd4:	b1ad      	cbz	r5, 8007d02 <__d2b+0x92>
 8007cd6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007cda:	4405      	add	r5, r0
 8007cdc:	6035      	str	r5, [r6, #0]
 8007cde:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce4:	6018      	str	r0, [r3, #0]
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	b002      	add	sp, #8
 8007cea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007cee:	6161      	str	r1, [r4, #20]
 8007cf0:	e7e9      	b.n	8007cc6 <__d2b+0x56>
 8007cf2:	a801      	add	r0, sp, #4
 8007cf4:	f7ff fd61 	bl	80077ba <__lo0bits>
 8007cf8:	9b01      	ldr	r3, [sp, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	6163      	str	r3, [r4, #20]
 8007cfe:	3020      	adds	r0, #32
 8007d00:	e7e7      	b.n	8007cd2 <__d2b+0x62>
 8007d02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d0a:	6030      	str	r0, [r6, #0]
 8007d0c:	6918      	ldr	r0, [r3, #16]
 8007d0e:	f7ff fd35 	bl	800777c <__hi0bits>
 8007d12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d16:	e7e4      	b.n	8007ce2 <__d2b+0x72>
 8007d18:	08008b0a 	.word	0x08008b0a
 8007d1c:	08008b1b 	.word	0x08008b1b

08007d20 <__ssputs_r>:
 8007d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d24:	461f      	mov	r7, r3
 8007d26:	688e      	ldr	r6, [r1, #8]
 8007d28:	4682      	mov	sl, r0
 8007d2a:	42be      	cmp	r6, r7
 8007d2c:	460c      	mov	r4, r1
 8007d2e:	4690      	mov	r8, r2
 8007d30:	680b      	ldr	r3, [r1, #0]
 8007d32:	d82d      	bhi.n	8007d90 <__ssputs_r+0x70>
 8007d34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d3c:	d026      	beq.n	8007d8c <__ssputs_r+0x6c>
 8007d3e:	6965      	ldr	r5, [r4, #20]
 8007d40:	6909      	ldr	r1, [r1, #16]
 8007d42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d46:	eba3 0901 	sub.w	r9, r3, r1
 8007d4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d4e:	1c7b      	adds	r3, r7, #1
 8007d50:	444b      	add	r3, r9
 8007d52:	106d      	asrs	r5, r5, #1
 8007d54:	429d      	cmp	r5, r3
 8007d56:	bf38      	it	cc
 8007d58:	461d      	movcc	r5, r3
 8007d5a:	0553      	lsls	r3, r2, #21
 8007d5c:	d527      	bpl.n	8007dae <__ssputs_r+0x8e>
 8007d5e:	4629      	mov	r1, r5
 8007d60:	f7ff fbd8 	bl	8007514 <_malloc_r>
 8007d64:	4606      	mov	r6, r0
 8007d66:	b360      	cbz	r0, 8007dc2 <__ssputs_r+0xa2>
 8007d68:	464a      	mov	r2, r9
 8007d6a:	6921      	ldr	r1, [r4, #16]
 8007d6c:	f7fe fcf3 	bl	8006756 <memcpy>
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d7a:	81a3      	strh	r3, [r4, #12]
 8007d7c:	6126      	str	r6, [r4, #16]
 8007d7e:	444e      	add	r6, r9
 8007d80:	6026      	str	r6, [r4, #0]
 8007d82:	463e      	mov	r6, r7
 8007d84:	6165      	str	r5, [r4, #20]
 8007d86:	eba5 0509 	sub.w	r5, r5, r9
 8007d8a:	60a5      	str	r5, [r4, #8]
 8007d8c:	42be      	cmp	r6, r7
 8007d8e:	d900      	bls.n	8007d92 <__ssputs_r+0x72>
 8007d90:	463e      	mov	r6, r7
 8007d92:	4632      	mov	r2, r6
 8007d94:	4641      	mov	r1, r8
 8007d96:	6820      	ldr	r0, [r4, #0]
 8007d98:	f000 fb96 	bl	80084c8 <memmove>
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	68a3      	ldr	r3, [r4, #8]
 8007da0:	1b9b      	subs	r3, r3, r6
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	4433      	add	r3, r6
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dae:	462a      	mov	r2, r5
 8007db0:	f000 fbf8 	bl	80085a4 <_realloc_r>
 8007db4:	4606      	mov	r6, r0
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d1e0      	bne.n	8007d7c <__ssputs_r+0x5c>
 8007dba:	4650      	mov	r0, sl
 8007dbc:	6921      	ldr	r1, [r4, #16]
 8007dbe:	f7ff fb37 	bl	8007430 <_free_r>
 8007dc2:	230c      	movs	r3, #12
 8007dc4:	f8ca 3000 	str.w	r3, [sl]
 8007dc8:	89a3      	ldrh	r3, [r4, #12]
 8007dca:	f04f 30ff 	mov.w	r0, #4294967295
 8007dce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dd2:	81a3      	strh	r3, [r4, #12]
 8007dd4:	e7e9      	b.n	8007daa <__ssputs_r+0x8a>
	...

08007dd8 <_svfiprintf_r>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	4698      	mov	r8, r3
 8007dde:	898b      	ldrh	r3, [r1, #12]
 8007de0:	4607      	mov	r7, r0
 8007de2:	061b      	lsls	r3, r3, #24
 8007de4:	460d      	mov	r5, r1
 8007de6:	4614      	mov	r4, r2
 8007de8:	b09d      	sub	sp, #116	@ 0x74
 8007dea:	d510      	bpl.n	8007e0e <_svfiprintf_r+0x36>
 8007dec:	690b      	ldr	r3, [r1, #16]
 8007dee:	b973      	cbnz	r3, 8007e0e <_svfiprintf_r+0x36>
 8007df0:	2140      	movs	r1, #64	@ 0x40
 8007df2:	f7ff fb8f 	bl	8007514 <_malloc_r>
 8007df6:	6028      	str	r0, [r5, #0]
 8007df8:	6128      	str	r0, [r5, #16]
 8007dfa:	b930      	cbnz	r0, 8007e0a <_svfiprintf_r+0x32>
 8007dfc:	230c      	movs	r3, #12
 8007dfe:	603b      	str	r3, [r7, #0]
 8007e00:	f04f 30ff 	mov.w	r0, #4294967295
 8007e04:	b01d      	add	sp, #116	@ 0x74
 8007e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0a:	2340      	movs	r3, #64	@ 0x40
 8007e0c:	616b      	str	r3, [r5, #20]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e12:	2320      	movs	r3, #32
 8007e14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e18:	2330      	movs	r3, #48	@ 0x30
 8007e1a:	f04f 0901 	mov.w	r9, #1
 8007e1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e22:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007fbc <_svfiprintf_r+0x1e4>
 8007e26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e2a:	4623      	mov	r3, r4
 8007e2c:	469a      	mov	sl, r3
 8007e2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e32:	b10a      	cbz	r2, 8007e38 <_svfiprintf_r+0x60>
 8007e34:	2a25      	cmp	r2, #37	@ 0x25
 8007e36:	d1f9      	bne.n	8007e2c <_svfiprintf_r+0x54>
 8007e38:	ebba 0b04 	subs.w	fp, sl, r4
 8007e3c:	d00b      	beq.n	8007e56 <_svfiprintf_r+0x7e>
 8007e3e:	465b      	mov	r3, fp
 8007e40:	4622      	mov	r2, r4
 8007e42:	4629      	mov	r1, r5
 8007e44:	4638      	mov	r0, r7
 8007e46:	f7ff ff6b 	bl	8007d20 <__ssputs_r>
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	f000 80a7 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e52:	445a      	add	r2, fp
 8007e54:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e56:	f89a 3000 	ldrb.w	r3, [sl]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	f000 809f 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e60:	2300      	movs	r3, #0
 8007e62:	f04f 32ff 	mov.w	r2, #4294967295
 8007e66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e6a:	f10a 0a01 	add.w	sl, sl, #1
 8007e6e:	9304      	str	r3, [sp, #16]
 8007e70:	9307      	str	r3, [sp, #28]
 8007e72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e76:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e78:	4654      	mov	r4, sl
 8007e7a:	2205      	movs	r2, #5
 8007e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e80:	484e      	ldr	r0, [pc, #312]	@ (8007fbc <_svfiprintf_r+0x1e4>)
 8007e82:	f7fe fc5a 	bl	800673a <memchr>
 8007e86:	9a04      	ldr	r2, [sp, #16]
 8007e88:	b9d8      	cbnz	r0, 8007ec2 <_svfiprintf_r+0xea>
 8007e8a:	06d0      	lsls	r0, r2, #27
 8007e8c:	bf44      	itt	mi
 8007e8e:	2320      	movmi	r3, #32
 8007e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e94:	0711      	lsls	r1, r2, #28
 8007e96:	bf44      	itt	mi
 8007e98:	232b      	movmi	r3, #43	@ 0x2b
 8007e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8007ea2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ea4:	d015      	beq.n	8007ed2 <_svfiprintf_r+0xfa>
 8007ea6:	4654      	mov	r4, sl
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f04f 0c0a 	mov.w	ip, #10
 8007eae:	9a07      	ldr	r2, [sp, #28]
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eb6:	3b30      	subs	r3, #48	@ 0x30
 8007eb8:	2b09      	cmp	r3, #9
 8007eba:	d94b      	bls.n	8007f54 <_svfiprintf_r+0x17c>
 8007ebc:	b1b0      	cbz	r0, 8007eec <_svfiprintf_r+0x114>
 8007ebe:	9207      	str	r2, [sp, #28]
 8007ec0:	e014      	b.n	8007eec <_svfiprintf_r+0x114>
 8007ec2:	eba0 0308 	sub.w	r3, r0, r8
 8007ec6:	fa09 f303 	lsl.w	r3, r9, r3
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	46a2      	mov	sl, r4
 8007ece:	9304      	str	r3, [sp, #16]
 8007ed0:	e7d2      	b.n	8007e78 <_svfiprintf_r+0xa0>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	1d19      	adds	r1, r3, #4
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	9103      	str	r1, [sp, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	bfbb      	ittet	lt
 8007ede:	425b      	neglt	r3, r3
 8007ee0:	f042 0202 	orrlt.w	r2, r2, #2
 8007ee4:	9307      	strge	r3, [sp, #28]
 8007ee6:	9307      	strlt	r3, [sp, #28]
 8007ee8:	bfb8      	it	lt
 8007eea:	9204      	strlt	r2, [sp, #16]
 8007eec:	7823      	ldrb	r3, [r4, #0]
 8007eee:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ef0:	d10a      	bne.n	8007f08 <_svfiprintf_r+0x130>
 8007ef2:	7863      	ldrb	r3, [r4, #1]
 8007ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef6:	d132      	bne.n	8007f5e <_svfiprintf_r+0x186>
 8007ef8:	9b03      	ldr	r3, [sp, #12]
 8007efa:	3402      	adds	r4, #2
 8007efc:	1d1a      	adds	r2, r3, #4
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	9203      	str	r2, [sp, #12]
 8007f02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f06:	9305      	str	r3, [sp, #20]
 8007f08:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007fc0 <_svfiprintf_r+0x1e8>
 8007f0c:	2203      	movs	r2, #3
 8007f0e:	4650      	mov	r0, sl
 8007f10:	7821      	ldrb	r1, [r4, #0]
 8007f12:	f7fe fc12 	bl	800673a <memchr>
 8007f16:	b138      	cbz	r0, 8007f28 <_svfiprintf_r+0x150>
 8007f18:	2240      	movs	r2, #64	@ 0x40
 8007f1a:	9b04      	ldr	r3, [sp, #16]
 8007f1c:	eba0 000a 	sub.w	r0, r0, sl
 8007f20:	4082      	lsls	r2, r0
 8007f22:	4313      	orrs	r3, r2
 8007f24:	3401      	adds	r4, #1
 8007f26:	9304      	str	r3, [sp, #16]
 8007f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f2c:	2206      	movs	r2, #6
 8007f2e:	4825      	ldr	r0, [pc, #148]	@ (8007fc4 <_svfiprintf_r+0x1ec>)
 8007f30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f34:	f7fe fc01 	bl	800673a <memchr>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d036      	beq.n	8007faa <_svfiprintf_r+0x1d2>
 8007f3c:	4b22      	ldr	r3, [pc, #136]	@ (8007fc8 <_svfiprintf_r+0x1f0>)
 8007f3e:	bb1b      	cbnz	r3, 8007f88 <_svfiprintf_r+0x1b0>
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	3307      	adds	r3, #7
 8007f44:	f023 0307 	bic.w	r3, r3, #7
 8007f48:	3308      	adds	r3, #8
 8007f4a:	9303      	str	r3, [sp, #12]
 8007f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f4e:	4433      	add	r3, r6
 8007f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f52:	e76a      	b.n	8007e2a <_svfiprintf_r+0x52>
 8007f54:	460c      	mov	r4, r1
 8007f56:	2001      	movs	r0, #1
 8007f58:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f5c:	e7a8      	b.n	8007eb0 <_svfiprintf_r+0xd8>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	f04f 0c0a 	mov.w	ip, #10
 8007f64:	4619      	mov	r1, r3
 8007f66:	3401      	adds	r4, #1
 8007f68:	9305      	str	r3, [sp, #20]
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f70:	3a30      	subs	r2, #48	@ 0x30
 8007f72:	2a09      	cmp	r2, #9
 8007f74:	d903      	bls.n	8007f7e <_svfiprintf_r+0x1a6>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d0c6      	beq.n	8007f08 <_svfiprintf_r+0x130>
 8007f7a:	9105      	str	r1, [sp, #20]
 8007f7c:	e7c4      	b.n	8007f08 <_svfiprintf_r+0x130>
 8007f7e:	4604      	mov	r4, r0
 8007f80:	2301      	movs	r3, #1
 8007f82:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f86:	e7f0      	b.n	8007f6a <_svfiprintf_r+0x192>
 8007f88:	ab03      	add	r3, sp, #12
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	4638      	mov	r0, r7
 8007f90:	4b0e      	ldr	r3, [pc, #56]	@ (8007fcc <_svfiprintf_r+0x1f4>)
 8007f92:	a904      	add	r1, sp, #16
 8007f94:	f7fd fe48 	bl	8005c28 <_printf_float>
 8007f98:	1c42      	adds	r2, r0, #1
 8007f9a:	4606      	mov	r6, r0
 8007f9c:	d1d6      	bne.n	8007f4c <_svfiprintf_r+0x174>
 8007f9e:	89ab      	ldrh	r3, [r5, #12]
 8007fa0:	065b      	lsls	r3, r3, #25
 8007fa2:	f53f af2d 	bmi.w	8007e00 <_svfiprintf_r+0x28>
 8007fa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fa8:	e72c      	b.n	8007e04 <_svfiprintf_r+0x2c>
 8007faa:	ab03      	add	r3, sp, #12
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	462a      	mov	r2, r5
 8007fb0:	4638      	mov	r0, r7
 8007fb2:	4b06      	ldr	r3, [pc, #24]	@ (8007fcc <_svfiprintf_r+0x1f4>)
 8007fb4:	a904      	add	r1, sp, #16
 8007fb6:	f7fe f8d5 	bl	8006164 <_printf_i>
 8007fba:	e7ed      	b.n	8007f98 <_svfiprintf_r+0x1c0>
 8007fbc:	08008b74 	.word	0x08008b74
 8007fc0:	08008b7a 	.word	0x08008b7a
 8007fc4:	08008b7e 	.word	0x08008b7e
 8007fc8:	08005c29 	.word	0x08005c29
 8007fcc:	08007d21 	.word	0x08007d21

08007fd0 <__sfputc_r>:
 8007fd0:	6893      	ldr	r3, [r2, #8]
 8007fd2:	b410      	push	{r4}
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	6093      	str	r3, [r2, #8]
 8007fda:	da07      	bge.n	8007fec <__sfputc_r+0x1c>
 8007fdc:	6994      	ldr	r4, [r2, #24]
 8007fde:	42a3      	cmp	r3, r4
 8007fe0:	db01      	blt.n	8007fe6 <__sfputc_r+0x16>
 8007fe2:	290a      	cmp	r1, #10
 8007fe4:	d102      	bne.n	8007fec <__sfputc_r+0x1c>
 8007fe6:	bc10      	pop	{r4}
 8007fe8:	f000 b9da 	b.w	80083a0 <__swbuf_r>
 8007fec:	6813      	ldr	r3, [r2, #0]
 8007fee:	1c58      	adds	r0, r3, #1
 8007ff0:	6010      	str	r0, [r2, #0]
 8007ff2:	7019      	strb	r1, [r3, #0]
 8007ff4:	4608      	mov	r0, r1
 8007ff6:	bc10      	pop	{r4}
 8007ff8:	4770      	bx	lr

08007ffa <__sfputs_r>:
 8007ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	460f      	mov	r7, r1
 8008000:	4614      	mov	r4, r2
 8008002:	18d5      	adds	r5, r2, r3
 8008004:	42ac      	cmp	r4, r5
 8008006:	d101      	bne.n	800800c <__sfputs_r+0x12>
 8008008:	2000      	movs	r0, #0
 800800a:	e007      	b.n	800801c <__sfputs_r+0x22>
 800800c:	463a      	mov	r2, r7
 800800e:	4630      	mov	r0, r6
 8008010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008014:	f7ff ffdc 	bl	8007fd0 <__sfputc_r>
 8008018:	1c43      	adds	r3, r0, #1
 800801a:	d1f3      	bne.n	8008004 <__sfputs_r+0xa>
 800801c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008020 <_vfiprintf_r>:
 8008020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008024:	460d      	mov	r5, r1
 8008026:	4614      	mov	r4, r2
 8008028:	4698      	mov	r8, r3
 800802a:	4606      	mov	r6, r0
 800802c:	b09d      	sub	sp, #116	@ 0x74
 800802e:	b118      	cbz	r0, 8008038 <_vfiprintf_r+0x18>
 8008030:	6a03      	ldr	r3, [r0, #32]
 8008032:	b90b      	cbnz	r3, 8008038 <_vfiprintf_r+0x18>
 8008034:	f7fe fa40 	bl	80064b8 <__sinit>
 8008038:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800803a:	07d9      	lsls	r1, r3, #31
 800803c:	d405      	bmi.n	800804a <_vfiprintf_r+0x2a>
 800803e:	89ab      	ldrh	r3, [r5, #12]
 8008040:	059a      	lsls	r2, r3, #22
 8008042:	d402      	bmi.n	800804a <_vfiprintf_r+0x2a>
 8008044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008046:	f7fe fb76 	bl	8006736 <__retarget_lock_acquire_recursive>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	071b      	lsls	r3, r3, #28
 800804e:	d501      	bpl.n	8008054 <_vfiprintf_r+0x34>
 8008050:	692b      	ldr	r3, [r5, #16]
 8008052:	b99b      	cbnz	r3, 800807c <_vfiprintf_r+0x5c>
 8008054:	4629      	mov	r1, r5
 8008056:	4630      	mov	r0, r6
 8008058:	f000 f9e0 	bl	800841c <__swsetup_r>
 800805c:	b170      	cbz	r0, 800807c <_vfiprintf_r+0x5c>
 800805e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008060:	07dc      	lsls	r4, r3, #31
 8008062:	d504      	bpl.n	800806e <_vfiprintf_r+0x4e>
 8008064:	f04f 30ff 	mov.w	r0, #4294967295
 8008068:	b01d      	add	sp, #116	@ 0x74
 800806a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806e:	89ab      	ldrh	r3, [r5, #12]
 8008070:	0598      	lsls	r0, r3, #22
 8008072:	d4f7      	bmi.n	8008064 <_vfiprintf_r+0x44>
 8008074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008076:	f7fe fb5f 	bl	8006738 <__retarget_lock_release_recursive>
 800807a:	e7f3      	b.n	8008064 <_vfiprintf_r+0x44>
 800807c:	2300      	movs	r3, #0
 800807e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008080:	2320      	movs	r3, #32
 8008082:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008086:	2330      	movs	r3, #48	@ 0x30
 8008088:	f04f 0901 	mov.w	r9, #1
 800808c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008090:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800823c <_vfiprintf_r+0x21c>
 8008094:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008098:	4623      	mov	r3, r4
 800809a:	469a      	mov	sl, r3
 800809c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080a0:	b10a      	cbz	r2, 80080a6 <_vfiprintf_r+0x86>
 80080a2:	2a25      	cmp	r2, #37	@ 0x25
 80080a4:	d1f9      	bne.n	800809a <_vfiprintf_r+0x7a>
 80080a6:	ebba 0b04 	subs.w	fp, sl, r4
 80080aa:	d00b      	beq.n	80080c4 <_vfiprintf_r+0xa4>
 80080ac:	465b      	mov	r3, fp
 80080ae:	4622      	mov	r2, r4
 80080b0:	4629      	mov	r1, r5
 80080b2:	4630      	mov	r0, r6
 80080b4:	f7ff ffa1 	bl	8007ffa <__sfputs_r>
 80080b8:	3001      	adds	r0, #1
 80080ba:	f000 80a7 	beq.w	800820c <_vfiprintf_r+0x1ec>
 80080be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080c0:	445a      	add	r2, fp
 80080c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80080c4:	f89a 3000 	ldrb.w	r3, [sl]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f000 809f 	beq.w	800820c <_vfiprintf_r+0x1ec>
 80080ce:	2300      	movs	r3, #0
 80080d0:	f04f 32ff 	mov.w	r2, #4294967295
 80080d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080d8:	f10a 0a01 	add.w	sl, sl, #1
 80080dc:	9304      	str	r3, [sp, #16]
 80080de:	9307      	str	r3, [sp, #28]
 80080e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80080e6:	4654      	mov	r4, sl
 80080e8:	2205      	movs	r2, #5
 80080ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ee:	4853      	ldr	r0, [pc, #332]	@ (800823c <_vfiprintf_r+0x21c>)
 80080f0:	f7fe fb23 	bl	800673a <memchr>
 80080f4:	9a04      	ldr	r2, [sp, #16]
 80080f6:	b9d8      	cbnz	r0, 8008130 <_vfiprintf_r+0x110>
 80080f8:	06d1      	lsls	r1, r2, #27
 80080fa:	bf44      	itt	mi
 80080fc:	2320      	movmi	r3, #32
 80080fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008102:	0713      	lsls	r3, r2, #28
 8008104:	bf44      	itt	mi
 8008106:	232b      	movmi	r3, #43	@ 0x2b
 8008108:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800810c:	f89a 3000 	ldrb.w	r3, [sl]
 8008110:	2b2a      	cmp	r3, #42	@ 0x2a
 8008112:	d015      	beq.n	8008140 <_vfiprintf_r+0x120>
 8008114:	4654      	mov	r4, sl
 8008116:	2000      	movs	r0, #0
 8008118:	f04f 0c0a 	mov.w	ip, #10
 800811c:	9a07      	ldr	r2, [sp, #28]
 800811e:	4621      	mov	r1, r4
 8008120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008124:	3b30      	subs	r3, #48	@ 0x30
 8008126:	2b09      	cmp	r3, #9
 8008128:	d94b      	bls.n	80081c2 <_vfiprintf_r+0x1a2>
 800812a:	b1b0      	cbz	r0, 800815a <_vfiprintf_r+0x13a>
 800812c:	9207      	str	r2, [sp, #28]
 800812e:	e014      	b.n	800815a <_vfiprintf_r+0x13a>
 8008130:	eba0 0308 	sub.w	r3, r0, r8
 8008134:	fa09 f303 	lsl.w	r3, r9, r3
 8008138:	4313      	orrs	r3, r2
 800813a:	46a2      	mov	sl, r4
 800813c:	9304      	str	r3, [sp, #16]
 800813e:	e7d2      	b.n	80080e6 <_vfiprintf_r+0xc6>
 8008140:	9b03      	ldr	r3, [sp, #12]
 8008142:	1d19      	adds	r1, r3, #4
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	9103      	str	r1, [sp, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	bfbb      	ittet	lt
 800814c:	425b      	neglt	r3, r3
 800814e:	f042 0202 	orrlt.w	r2, r2, #2
 8008152:	9307      	strge	r3, [sp, #28]
 8008154:	9307      	strlt	r3, [sp, #28]
 8008156:	bfb8      	it	lt
 8008158:	9204      	strlt	r2, [sp, #16]
 800815a:	7823      	ldrb	r3, [r4, #0]
 800815c:	2b2e      	cmp	r3, #46	@ 0x2e
 800815e:	d10a      	bne.n	8008176 <_vfiprintf_r+0x156>
 8008160:	7863      	ldrb	r3, [r4, #1]
 8008162:	2b2a      	cmp	r3, #42	@ 0x2a
 8008164:	d132      	bne.n	80081cc <_vfiprintf_r+0x1ac>
 8008166:	9b03      	ldr	r3, [sp, #12]
 8008168:	3402      	adds	r4, #2
 800816a:	1d1a      	adds	r2, r3, #4
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	9203      	str	r2, [sp, #12]
 8008170:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008174:	9305      	str	r3, [sp, #20]
 8008176:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008240 <_vfiprintf_r+0x220>
 800817a:	2203      	movs	r2, #3
 800817c:	4650      	mov	r0, sl
 800817e:	7821      	ldrb	r1, [r4, #0]
 8008180:	f7fe fadb 	bl	800673a <memchr>
 8008184:	b138      	cbz	r0, 8008196 <_vfiprintf_r+0x176>
 8008186:	2240      	movs	r2, #64	@ 0x40
 8008188:	9b04      	ldr	r3, [sp, #16]
 800818a:	eba0 000a 	sub.w	r0, r0, sl
 800818e:	4082      	lsls	r2, r0
 8008190:	4313      	orrs	r3, r2
 8008192:	3401      	adds	r4, #1
 8008194:	9304      	str	r3, [sp, #16]
 8008196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800819a:	2206      	movs	r2, #6
 800819c:	4829      	ldr	r0, [pc, #164]	@ (8008244 <_vfiprintf_r+0x224>)
 800819e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081a2:	f7fe faca 	bl	800673a <memchr>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	d03f      	beq.n	800822a <_vfiprintf_r+0x20a>
 80081aa:	4b27      	ldr	r3, [pc, #156]	@ (8008248 <_vfiprintf_r+0x228>)
 80081ac:	bb1b      	cbnz	r3, 80081f6 <_vfiprintf_r+0x1d6>
 80081ae:	9b03      	ldr	r3, [sp, #12]
 80081b0:	3307      	adds	r3, #7
 80081b2:	f023 0307 	bic.w	r3, r3, #7
 80081b6:	3308      	adds	r3, #8
 80081b8:	9303      	str	r3, [sp, #12]
 80081ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081bc:	443b      	add	r3, r7
 80081be:	9309      	str	r3, [sp, #36]	@ 0x24
 80081c0:	e76a      	b.n	8008098 <_vfiprintf_r+0x78>
 80081c2:	460c      	mov	r4, r1
 80081c4:	2001      	movs	r0, #1
 80081c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ca:	e7a8      	b.n	800811e <_vfiprintf_r+0xfe>
 80081cc:	2300      	movs	r3, #0
 80081ce:	f04f 0c0a 	mov.w	ip, #10
 80081d2:	4619      	mov	r1, r3
 80081d4:	3401      	adds	r4, #1
 80081d6:	9305      	str	r3, [sp, #20]
 80081d8:	4620      	mov	r0, r4
 80081da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081de:	3a30      	subs	r2, #48	@ 0x30
 80081e0:	2a09      	cmp	r2, #9
 80081e2:	d903      	bls.n	80081ec <_vfiprintf_r+0x1cc>
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d0c6      	beq.n	8008176 <_vfiprintf_r+0x156>
 80081e8:	9105      	str	r1, [sp, #20]
 80081ea:	e7c4      	b.n	8008176 <_vfiprintf_r+0x156>
 80081ec:	4604      	mov	r4, r0
 80081ee:	2301      	movs	r3, #1
 80081f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80081f4:	e7f0      	b.n	80081d8 <_vfiprintf_r+0x1b8>
 80081f6:	ab03      	add	r3, sp, #12
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	462a      	mov	r2, r5
 80081fc:	4630      	mov	r0, r6
 80081fe:	4b13      	ldr	r3, [pc, #76]	@ (800824c <_vfiprintf_r+0x22c>)
 8008200:	a904      	add	r1, sp, #16
 8008202:	f7fd fd11 	bl	8005c28 <_printf_float>
 8008206:	4607      	mov	r7, r0
 8008208:	1c78      	adds	r0, r7, #1
 800820a:	d1d6      	bne.n	80081ba <_vfiprintf_r+0x19a>
 800820c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800820e:	07d9      	lsls	r1, r3, #31
 8008210:	d405      	bmi.n	800821e <_vfiprintf_r+0x1fe>
 8008212:	89ab      	ldrh	r3, [r5, #12]
 8008214:	059a      	lsls	r2, r3, #22
 8008216:	d402      	bmi.n	800821e <_vfiprintf_r+0x1fe>
 8008218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800821a:	f7fe fa8d 	bl	8006738 <__retarget_lock_release_recursive>
 800821e:	89ab      	ldrh	r3, [r5, #12]
 8008220:	065b      	lsls	r3, r3, #25
 8008222:	f53f af1f 	bmi.w	8008064 <_vfiprintf_r+0x44>
 8008226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008228:	e71e      	b.n	8008068 <_vfiprintf_r+0x48>
 800822a:	ab03      	add	r3, sp, #12
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	462a      	mov	r2, r5
 8008230:	4630      	mov	r0, r6
 8008232:	4b06      	ldr	r3, [pc, #24]	@ (800824c <_vfiprintf_r+0x22c>)
 8008234:	a904      	add	r1, sp, #16
 8008236:	f7fd ff95 	bl	8006164 <_printf_i>
 800823a:	e7e4      	b.n	8008206 <_vfiprintf_r+0x1e6>
 800823c:	08008b74 	.word	0x08008b74
 8008240:	08008b7a 	.word	0x08008b7a
 8008244:	08008b7e 	.word	0x08008b7e
 8008248:	08005c29 	.word	0x08005c29
 800824c:	08007ffb 	.word	0x08007ffb

08008250 <__sflush_r>:
 8008250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008256:	0716      	lsls	r6, r2, #28
 8008258:	4605      	mov	r5, r0
 800825a:	460c      	mov	r4, r1
 800825c:	d454      	bmi.n	8008308 <__sflush_r+0xb8>
 800825e:	684b      	ldr	r3, [r1, #4]
 8008260:	2b00      	cmp	r3, #0
 8008262:	dc02      	bgt.n	800826a <__sflush_r+0x1a>
 8008264:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008266:	2b00      	cmp	r3, #0
 8008268:	dd48      	ble.n	80082fc <__sflush_r+0xac>
 800826a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800826c:	2e00      	cmp	r6, #0
 800826e:	d045      	beq.n	80082fc <__sflush_r+0xac>
 8008270:	2300      	movs	r3, #0
 8008272:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008276:	682f      	ldr	r7, [r5, #0]
 8008278:	6a21      	ldr	r1, [r4, #32]
 800827a:	602b      	str	r3, [r5, #0]
 800827c:	d030      	beq.n	80082e0 <__sflush_r+0x90>
 800827e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	0759      	lsls	r1, r3, #29
 8008284:	d505      	bpl.n	8008292 <__sflush_r+0x42>
 8008286:	6863      	ldr	r3, [r4, #4]
 8008288:	1ad2      	subs	r2, r2, r3
 800828a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800828c:	b10b      	cbz	r3, 8008292 <__sflush_r+0x42>
 800828e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008290:	1ad2      	subs	r2, r2, r3
 8008292:	2300      	movs	r3, #0
 8008294:	4628      	mov	r0, r5
 8008296:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008298:	6a21      	ldr	r1, [r4, #32]
 800829a:	47b0      	blx	r6
 800829c:	1c43      	adds	r3, r0, #1
 800829e:	89a3      	ldrh	r3, [r4, #12]
 80082a0:	d106      	bne.n	80082b0 <__sflush_r+0x60>
 80082a2:	6829      	ldr	r1, [r5, #0]
 80082a4:	291d      	cmp	r1, #29
 80082a6:	d82b      	bhi.n	8008300 <__sflush_r+0xb0>
 80082a8:	4a28      	ldr	r2, [pc, #160]	@ (800834c <__sflush_r+0xfc>)
 80082aa:	40ca      	lsrs	r2, r1
 80082ac:	07d6      	lsls	r6, r2, #31
 80082ae:	d527      	bpl.n	8008300 <__sflush_r+0xb0>
 80082b0:	2200      	movs	r2, #0
 80082b2:	6062      	str	r2, [r4, #4]
 80082b4:	6922      	ldr	r2, [r4, #16]
 80082b6:	04d9      	lsls	r1, r3, #19
 80082b8:	6022      	str	r2, [r4, #0]
 80082ba:	d504      	bpl.n	80082c6 <__sflush_r+0x76>
 80082bc:	1c42      	adds	r2, r0, #1
 80082be:	d101      	bne.n	80082c4 <__sflush_r+0x74>
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	b903      	cbnz	r3, 80082c6 <__sflush_r+0x76>
 80082c4:	6560      	str	r0, [r4, #84]	@ 0x54
 80082c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082c8:	602f      	str	r7, [r5, #0]
 80082ca:	b1b9      	cbz	r1, 80082fc <__sflush_r+0xac>
 80082cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082d0:	4299      	cmp	r1, r3
 80082d2:	d002      	beq.n	80082da <__sflush_r+0x8a>
 80082d4:	4628      	mov	r0, r5
 80082d6:	f7ff f8ab 	bl	8007430 <_free_r>
 80082da:	2300      	movs	r3, #0
 80082dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80082de:	e00d      	b.n	80082fc <__sflush_r+0xac>
 80082e0:	2301      	movs	r3, #1
 80082e2:	4628      	mov	r0, r5
 80082e4:	47b0      	blx	r6
 80082e6:	4602      	mov	r2, r0
 80082e8:	1c50      	adds	r0, r2, #1
 80082ea:	d1c9      	bne.n	8008280 <__sflush_r+0x30>
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d0c6      	beq.n	8008280 <__sflush_r+0x30>
 80082f2:	2b1d      	cmp	r3, #29
 80082f4:	d001      	beq.n	80082fa <__sflush_r+0xaa>
 80082f6:	2b16      	cmp	r3, #22
 80082f8:	d11d      	bne.n	8008336 <__sflush_r+0xe6>
 80082fa:	602f      	str	r7, [r5, #0]
 80082fc:	2000      	movs	r0, #0
 80082fe:	e021      	b.n	8008344 <__sflush_r+0xf4>
 8008300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008304:	b21b      	sxth	r3, r3
 8008306:	e01a      	b.n	800833e <__sflush_r+0xee>
 8008308:	690f      	ldr	r7, [r1, #16]
 800830a:	2f00      	cmp	r7, #0
 800830c:	d0f6      	beq.n	80082fc <__sflush_r+0xac>
 800830e:	0793      	lsls	r3, r2, #30
 8008310:	bf18      	it	ne
 8008312:	2300      	movne	r3, #0
 8008314:	680e      	ldr	r6, [r1, #0]
 8008316:	bf08      	it	eq
 8008318:	694b      	ldreq	r3, [r1, #20]
 800831a:	1bf6      	subs	r6, r6, r7
 800831c:	600f      	str	r7, [r1, #0]
 800831e:	608b      	str	r3, [r1, #8]
 8008320:	2e00      	cmp	r6, #0
 8008322:	ddeb      	ble.n	80082fc <__sflush_r+0xac>
 8008324:	4633      	mov	r3, r6
 8008326:	463a      	mov	r2, r7
 8008328:	4628      	mov	r0, r5
 800832a:	6a21      	ldr	r1, [r4, #32]
 800832c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008330:	47e0      	blx	ip
 8008332:	2800      	cmp	r0, #0
 8008334:	dc07      	bgt.n	8008346 <__sflush_r+0xf6>
 8008336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800833a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800833e:	f04f 30ff 	mov.w	r0, #4294967295
 8008342:	81a3      	strh	r3, [r4, #12]
 8008344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008346:	4407      	add	r7, r0
 8008348:	1a36      	subs	r6, r6, r0
 800834a:	e7e9      	b.n	8008320 <__sflush_r+0xd0>
 800834c:	20400001 	.word	0x20400001

08008350 <_fflush_r>:
 8008350:	b538      	push	{r3, r4, r5, lr}
 8008352:	690b      	ldr	r3, [r1, #16]
 8008354:	4605      	mov	r5, r0
 8008356:	460c      	mov	r4, r1
 8008358:	b913      	cbnz	r3, 8008360 <_fflush_r+0x10>
 800835a:	2500      	movs	r5, #0
 800835c:	4628      	mov	r0, r5
 800835e:	bd38      	pop	{r3, r4, r5, pc}
 8008360:	b118      	cbz	r0, 800836a <_fflush_r+0x1a>
 8008362:	6a03      	ldr	r3, [r0, #32]
 8008364:	b90b      	cbnz	r3, 800836a <_fflush_r+0x1a>
 8008366:	f7fe f8a7 	bl	80064b8 <__sinit>
 800836a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d0f3      	beq.n	800835a <_fflush_r+0xa>
 8008372:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008374:	07d0      	lsls	r0, r2, #31
 8008376:	d404      	bmi.n	8008382 <_fflush_r+0x32>
 8008378:	0599      	lsls	r1, r3, #22
 800837a:	d402      	bmi.n	8008382 <_fflush_r+0x32>
 800837c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800837e:	f7fe f9da 	bl	8006736 <__retarget_lock_acquire_recursive>
 8008382:	4628      	mov	r0, r5
 8008384:	4621      	mov	r1, r4
 8008386:	f7ff ff63 	bl	8008250 <__sflush_r>
 800838a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800838c:	4605      	mov	r5, r0
 800838e:	07da      	lsls	r2, r3, #31
 8008390:	d4e4      	bmi.n	800835c <_fflush_r+0xc>
 8008392:	89a3      	ldrh	r3, [r4, #12]
 8008394:	059b      	lsls	r3, r3, #22
 8008396:	d4e1      	bmi.n	800835c <_fflush_r+0xc>
 8008398:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800839a:	f7fe f9cd 	bl	8006738 <__retarget_lock_release_recursive>
 800839e:	e7dd      	b.n	800835c <_fflush_r+0xc>

080083a0 <__swbuf_r>:
 80083a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083a2:	460e      	mov	r6, r1
 80083a4:	4614      	mov	r4, r2
 80083a6:	4605      	mov	r5, r0
 80083a8:	b118      	cbz	r0, 80083b2 <__swbuf_r+0x12>
 80083aa:	6a03      	ldr	r3, [r0, #32]
 80083ac:	b90b      	cbnz	r3, 80083b2 <__swbuf_r+0x12>
 80083ae:	f7fe f883 	bl	80064b8 <__sinit>
 80083b2:	69a3      	ldr	r3, [r4, #24]
 80083b4:	60a3      	str	r3, [r4, #8]
 80083b6:	89a3      	ldrh	r3, [r4, #12]
 80083b8:	071a      	lsls	r2, r3, #28
 80083ba:	d501      	bpl.n	80083c0 <__swbuf_r+0x20>
 80083bc:	6923      	ldr	r3, [r4, #16]
 80083be:	b943      	cbnz	r3, 80083d2 <__swbuf_r+0x32>
 80083c0:	4621      	mov	r1, r4
 80083c2:	4628      	mov	r0, r5
 80083c4:	f000 f82a 	bl	800841c <__swsetup_r>
 80083c8:	b118      	cbz	r0, 80083d2 <__swbuf_r+0x32>
 80083ca:	f04f 37ff 	mov.w	r7, #4294967295
 80083ce:	4638      	mov	r0, r7
 80083d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083d2:	6823      	ldr	r3, [r4, #0]
 80083d4:	6922      	ldr	r2, [r4, #16]
 80083d6:	b2f6      	uxtb	r6, r6
 80083d8:	1a98      	subs	r0, r3, r2
 80083da:	6963      	ldr	r3, [r4, #20]
 80083dc:	4637      	mov	r7, r6
 80083de:	4283      	cmp	r3, r0
 80083e0:	dc05      	bgt.n	80083ee <__swbuf_r+0x4e>
 80083e2:	4621      	mov	r1, r4
 80083e4:	4628      	mov	r0, r5
 80083e6:	f7ff ffb3 	bl	8008350 <_fflush_r>
 80083ea:	2800      	cmp	r0, #0
 80083ec:	d1ed      	bne.n	80083ca <__swbuf_r+0x2a>
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	3b01      	subs	r3, #1
 80083f2:	60a3      	str	r3, [r4, #8]
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	1c5a      	adds	r2, r3, #1
 80083f8:	6022      	str	r2, [r4, #0]
 80083fa:	701e      	strb	r6, [r3, #0]
 80083fc:	6962      	ldr	r2, [r4, #20]
 80083fe:	1c43      	adds	r3, r0, #1
 8008400:	429a      	cmp	r2, r3
 8008402:	d004      	beq.n	800840e <__swbuf_r+0x6e>
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	07db      	lsls	r3, r3, #31
 8008408:	d5e1      	bpl.n	80083ce <__swbuf_r+0x2e>
 800840a:	2e0a      	cmp	r6, #10
 800840c:	d1df      	bne.n	80083ce <__swbuf_r+0x2e>
 800840e:	4621      	mov	r1, r4
 8008410:	4628      	mov	r0, r5
 8008412:	f7ff ff9d 	bl	8008350 <_fflush_r>
 8008416:	2800      	cmp	r0, #0
 8008418:	d0d9      	beq.n	80083ce <__swbuf_r+0x2e>
 800841a:	e7d6      	b.n	80083ca <__swbuf_r+0x2a>

0800841c <__swsetup_r>:
 800841c:	b538      	push	{r3, r4, r5, lr}
 800841e:	4b29      	ldr	r3, [pc, #164]	@ (80084c4 <__swsetup_r+0xa8>)
 8008420:	4605      	mov	r5, r0
 8008422:	6818      	ldr	r0, [r3, #0]
 8008424:	460c      	mov	r4, r1
 8008426:	b118      	cbz	r0, 8008430 <__swsetup_r+0x14>
 8008428:	6a03      	ldr	r3, [r0, #32]
 800842a:	b90b      	cbnz	r3, 8008430 <__swsetup_r+0x14>
 800842c:	f7fe f844 	bl	80064b8 <__sinit>
 8008430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008434:	0719      	lsls	r1, r3, #28
 8008436:	d422      	bmi.n	800847e <__swsetup_r+0x62>
 8008438:	06da      	lsls	r2, r3, #27
 800843a:	d407      	bmi.n	800844c <__swsetup_r+0x30>
 800843c:	2209      	movs	r2, #9
 800843e:	602a      	str	r2, [r5, #0]
 8008440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008444:	f04f 30ff 	mov.w	r0, #4294967295
 8008448:	81a3      	strh	r3, [r4, #12]
 800844a:	e033      	b.n	80084b4 <__swsetup_r+0x98>
 800844c:	0758      	lsls	r0, r3, #29
 800844e:	d512      	bpl.n	8008476 <__swsetup_r+0x5a>
 8008450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008452:	b141      	cbz	r1, 8008466 <__swsetup_r+0x4a>
 8008454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008458:	4299      	cmp	r1, r3
 800845a:	d002      	beq.n	8008462 <__swsetup_r+0x46>
 800845c:	4628      	mov	r0, r5
 800845e:	f7fe ffe7 	bl	8007430 <_free_r>
 8008462:	2300      	movs	r3, #0
 8008464:	6363      	str	r3, [r4, #52]	@ 0x34
 8008466:	89a3      	ldrh	r3, [r4, #12]
 8008468:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800846c:	81a3      	strh	r3, [r4, #12]
 800846e:	2300      	movs	r3, #0
 8008470:	6063      	str	r3, [r4, #4]
 8008472:	6923      	ldr	r3, [r4, #16]
 8008474:	6023      	str	r3, [r4, #0]
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	f043 0308 	orr.w	r3, r3, #8
 800847c:	81a3      	strh	r3, [r4, #12]
 800847e:	6923      	ldr	r3, [r4, #16]
 8008480:	b94b      	cbnz	r3, 8008496 <__swsetup_r+0x7a>
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800848c:	d003      	beq.n	8008496 <__swsetup_r+0x7a>
 800848e:	4621      	mov	r1, r4
 8008490:	4628      	mov	r0, r5
 8008492:	f000 f8fa 	bl	800868a <__smakebuf_r>
 8008496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849a:	f013 0201 	ands.w	r2, r3, #1
 800849e:	d00a      	beq.n	80084b6 <__swsetup_r+0x9a>
 80084a0:	2200      	movs	r2, #0
 80084a2:	60a2      	str	r2, [r4, #8]
 80084a4:	6962      	ldr	r2, [r4, #20]
 80084a6:	4252      	negs	r2, r2
 80084a8:	61a2      	str	r2, [r4, #24]
 80084aa:	6922      	ldr	r2, [r4, #16]
 80084ac:	b942      	cbnz	r2, 80084c0 <__swsetup_r+0xa4>
 80084ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084b2:	d1c5      	bne.n	8008440 <__swsetup_r+0x24>
 80084b4:	bd38      	pop	{r3, r4, r5, pc}
 80084b6:	0799      	lsls	r1, r3, #30
 80084b8:	bf58      	it	pl
 80084ba:	6962      	ldrpl	r2, [r4, #20]
 80084bc:	60a2      	str	r2, [r4, #8]
 80084be:	e7f4      	b.n	80084aa <__swsetup_r+0x8e>
 80084c0:	2000      	movs	r0, #0
 80084c2:	e7f7      	b.n	80084b4 <__swsetup_r+0x98>
 80084c4:	20000018 	.word	0x20000018

080084c8 <memmove>:
 80084c8:	4288      	cmp	r0, r1
 80084ca:	b510      	push	{r4, lr}
 80084cc:	eb01 0402 	add.w	r4, r1, r2
 80084d0:	d902      	bls.n	80084d8 <memmove+0x10>
 80084d2:	4284      	cmp	r4, r0
 80084d4:	4623      	mov	r3, r4
 80084d6:	d807      	bhi.n	80084e8 <memmove+0x20>
 80084d8:	1e43      	subs	r3, r0, #1
 80084da:	42a1      	cmp	r1, r4
 80084dc:	d008      	beq.n	80084f0 <memmove+0x28>
 80084de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084e6:	e7f8      	b.n	80084da <memmove+0x12>
 80084e8:	4601      	mov	r1, r0
 80084ea:	4402      	add	r2, r0
 80084ec:	428a      	cmp	r2, r1
 80084ee:	d100      	bne.n	80084f2 <memmove+0x2a>
 80084f0:	bd10      	pop	{r4, pc}
 80084f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084fa:	e7f7      	b.n	80084ec <memmove+0x24>

080084fc <_sbrk_r>:
 80084fc:	b538      	push	{r3, r4, r5, lr}
 80084fe:	2300      	movs	r3, #0
 8008500:	4d05      	ldr	r5, [pc, #20]	@ (8008518 <_sbrk_r+0x1c>)
 8008502:	4604      	mov	r4, r0
 8008504:	4608      	mov	r0, r1
 8008506:	602b      	str	r3, [r5, #0]
 8008508:	f7f9 fc42 	bl	8001d90 <_sbrk>
 800850c:	1c43      	adds	r3, r0, #1
 800850e:	d102      	bne.n	8008516 <_sbrk_r+0x1a>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	b103      	cbz	r3, 8008516 <_sbrk_r+0x1a>
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	bd38      	pop	{r3, r4, r5, pc}
 8008518:	20000490 	.word	0x20000490

0800851c <__assert_func>:
 800851c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800851e:	4614      	mov	r4, r2
 8008520:	461a      	mov	r2, r3
 8008522:	4b09      	ldr	r3, [pc, #36]	@ (8008548 <__assert_func+0x2c>)
 8008524:	4605      	mov	r5, r0
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68d8      	ldr	r0, [r3, #12]
 800852a:	b14c      	cbz	r4, 8008540 <__assert_func+0x24>
 800852c:	4b07      	ldr	r3, [pc, #28]	@ (800854c <__assert_func+0x30>)
 800852e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008532:	9100      	str	r1, [sp, #0]
 8008534:	462b      	mov	r3, r5
 8008536:	4906      	ldr	r1, [pc, #24]	@ (8008550 <__assert_func+0x34>)
 8008538:	f000 f870 	bl	800861c <fiprintf>
 800853c:	f000 f904 	bl	8008748 <abort>
 8008540:	4b04      	ldr	r3, [pc, #16]	@ (8008554 <__assert_func+0x38>)
 8008542:	461c      	mov	r4, r3
 8008544:	e7f3      	b.n	800852e <__assert_func+0x12>
 8008546:	bf00      	nop
 8008548:	20000018 	.word	0x20000018
 800854c:	08008b8f 	.word	0x08008b8f
 8008550:	08008b9c 	.word	0x08008b9c
 8008554:	08008bca 	.word	0x08008bca

08008558 <_calloc_r>:
 8008558:	b570      	push	{r4, r5, r6, lr}
 800855a:	fba1 5402 	umull	r5, r4, r1, r2
 800855e:	b934      	cbnz	r4, 800856e <_calloc_r+0x16>
 8008560:	4629      	mov	r1, r5
 8008562:	f7fe ffd7 	bl	8007514 <_malloc_r>
 8008566:	4606      	mov	r6, r0
 8008568:	b928      	cbnz	r0, 8008576 <_calloc_r+0x1e>
 800856a:	4630      	mov	r0, r6
 800856c:	bd70      	pop	{r4, r5, r6, pc}
 800856e:	220c      	movs	r2, #12
 8008570:	2600      	movs	r6, #0
 8008572:	6002      	str	r2, [r0, #0]
 8008574:	e7f9      	b.n	800856a <_calloc_r+0x12>
 8008576:	462a      	mov	r2, r5
 8008578:	4621      	mov	r1, r4
 800857a:	f7fe f85e 	bl	800663a <memset>
 800857e:	e7f4      	b.n	800856a <_calloc_r+0x12>

08008580 <__ascii_mbtowc>:
 8008580:	b082      	sub	sp, #8
 8008582:	b901      	cbnz	r1, 8008586 <__ascii_mbtowc+0x6>
 8008584:	a901      	add	r1, sp, #4
 8008586:	b142      	cbz	r2, 800859a <__ascii_mbtowc+0x1a>
 8008588:	b14b      	cbz	r3, 800859e <__ascii_mbtowc+0x1e>
 800858a:	7813      	ldrb	r3, [r2, #0]
 800858c:	600b      	str	r3, [r1, #0]
 800858e:	7812      	ldrb	r2, [r2, #0]
 8008590:	1e10      	subs	r0, r2, #0
 8008592:	bf18      	it	ne
 8008594:	2001      	movne	r0, #1
 8008596:	b002      	add	sp, #8
 8008598:	4770      	bx	lr
 800859a:	4610      	mov	r0, r2
 800859c:	e7fb      	b.n	8008596 <__ascii_mbtowc+0x16>
 800859e:	f06f 0001 	mvn.w	r0, #1
 80085a2:	e7f8      	b.n	8008596 <__ascii_mbtowc+0x16>

080085a4 <_realloc_r>:
 80085a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a8:	4607      	mov	r7, r0
 80085aa:	4614      	mov	r4, r2
 80085ac:	460d      	mov	r5, r1
 80085ae:	b921      	cbnz	r1, 80085ba <_realloc_r+0x16>
 80085b0:	4611      	mov	r1, r2
 80085b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085b6:	f7fe bfad 	b.w	8007514 <_malloc_r>
 80085ba:	b92a      	cbnz	r2, 80085c8 <_realloc_r+0x24>
 80085bc:	f7fe ff38 	bl	8007430 <_free_r>
 80085c0:	4625      	mov	r5, r4
 80085c2:	4628      	mov	r0, r5
 80085c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085c8:	f000 f8c5 	bl	8008756 <_malloc_usable_size_r>
 80085cc:	4284      	cmp	r4, r0
 80085ce:	4606      	mov	r6, r0
 80085d0:	d802      	bhi.n	80085d8 <_realloc_r+0x34>
 80085d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085d6:	d8f4      	bhi.n	80085c2 <_realloc_r+0x1e>
 80085d8:	4621      	mov	r1, r4
 80085da:	4638      	mov	r0, r7
 80085dc:	f7fe ff9a 	bl	8007514 <_malloc_r>
 80085e0:	4680      	mov	r8, r0
 80085e2:	b908      	cbnz	r0, 80085e8 <_realloc_r+0x44>
 80085e4:	4645      	mov	r5, r8
 80085e6:	e7ec      	b.n	80085c2 <_realloc_r+0x1e>
 80085e8:	42b4      	cmp	r4, r6
 80085ea:	4622      	mov	r2, r4
 80085ec:	4629      	mov	r1, r5
 80085ee:	bf28      	it	cs
 80085f0:	4632      	movcs	r2, r6
 80085f2:	f7fe f8b0 	bl	8006756 <memcpy>
 80085f6:	4629      	mov	r1, r5
 80085f8:	4638      	mov	r0, r7
 80085fa:	f7fe ff19 	bl	8007430 <_free_r>
 80085fe:	e7f1      	b.n	80085e4 <_realloc_r+0x40>

08008600 <__ascii_wctomb>:
 8008600:	4603      	mov	r3, r0
 8008602:	4608      	mov	r0, r1
 8008604:	b141      	cbz	r1, 8008618 <__ascii_wctomb+0x18>
 8008606:	2aff      	cmp	r2, #255	@ 0xff
 8008608:	d904      	bls.n	8008614 <__ascii_wctomb+0x14>
 800860a:	228a      	movs	r2, #138	@ 0x8a
 800860c:	f04f 30ff 	mov.w	r0, #4294967295
 8008610:	601a      	str	r2, [r3, #0]
 8008612:	4770      	bx	lr
 8008614:	2001      	movs	r0, #1
 8008616:	700a      	strb	r2, [r1, #0]
 8008618:	4770      	bx	lr
	...

0800861c <fiprintf>:
 800861c:	b40e      	push	{r1, r2, r3}
 800861e:	b503      	push	{r0, r1, lr}
 8008620:	4601      	mov	r1, r0
 8008622:	ab03      	add	r3, sp, #12
 8008624:	4805      	ldr	r0, [pc, #20]	@ (800863c <fiprintf+0x20>)
 8008626:	f853 2b04 	ldr.w	r2, [r3], #4
 800862a:	6800      	ldr	r0, [r0, #0]
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	f7ff fcf7 	bl	8008020 <_vfiprintf_r>
 8008632:	b002      	add	sp, #8
 8008634:	f85d eb04 	ldr.w	lr, [sp], #4
 8008638:	b003      	add	sp, #12
 800863a:	4770      	bx	lr
 800863c:	20000018 	.word	0x20000018

08008640 <__swhatbuf_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	460c      	mov	r4, r1
 8008644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008648:	4615      	mov	r5, r2
 800864a:	2900      	cmp	r1, #0
 800864c:	461e      	mov	r6, r3
 800864e:	b096      	sub	sp, #88	@ 0x58
 8008650:	da0c      	bge.n	800866c <__swhatbuf_r+0x2c>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	2100      	movs	r1, #0
 8008656:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800865a:	bf14      	ite	ne
 800865c:	2340      	movne	r3, #64	@ 0x40
 800865e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008662:	2000      	movs	r0, #0
 8008664:	6031      	str	r1, [r6, #0]
 8008666:	602b      	str	r3, [r5, #0]
 8008668:	b016      	add	sp, #88	@ 0x58
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	466a      	mov	r2, sp
 800866e:	f000 f849 	bl	8008704 <_fstat_r>
 8008672:	2800      	cmp	r0, #0
 8008674:	dbed      	blt.n	8008652 <__swhatbuf_r+0x12>
 8008676:	9901      	ldr	r1, [sp, #4]
 8008678:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800867c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008680:	4259      	negs	r1, r3
 8008682:	4159      	adcs	r1, r3
 8008684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008688:	e7eb      	b.n	8008662 <__swhatbuf_r+0x22>

0800868a <__smakebuf_r>:
 800868a:	898b      	ldrh	r3, [r1, #12]
 800868c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800868e:	079d      	lsls	r5, r3, #30
 8008690:	4606      	mov	r6, r0
 8008692:	460c      	mov	r4, r1
 8008694:	d507      	bpl.n	80086a6 <__smakebuf_r+0x1c>
 8008696:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800869a:	6023      	str	r3, [r4, #0]
 800869c:	6123      	str	r3, [r4, #16]
 800869e:	2301      	movs	r3, #1
 80086a0:	6163      	str	r3, [r4, #20]
 80086a2:	b003      	add	sp, #12
 80086a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a6:	466a      	mov	r2, sp
 80086a8:	ab01      	add	r3, sp, #4
 80086aa:	f7ff ffc9 	bl	8008640 <__swhatbuf_r>
 80086ae:	9f00      	ldr	r7, [sp, #0]
 80086b0:	4605      	mov	r5, r0
 80086b2:	4639      	mov	r1, r7
 80086b4:	4630      	mov	r0, r6
 80086b6:	f7fe ff2d 	bl	8007514 <_malloc_r>
 80086ba:	b948      	cbnz	r0, 80086d0 <__smakebuf_r+0x46>
 80086bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086c0:	059a      	lsls	r2, r3, #22
 80086c2:	d4ee      	bmi.n	80086a2 <__smakebuf_r+0x18>
 80086c4:	f023 0303 	bic.w	r3, r3, #3
 80086c8:	f043 0302 	orr.w	r3, r3, #2
 80086cc:	81a3      	strh	r3, [r4, #12]
 80086ce:	e7e2      	b.n	8008696 <__smakebuf_r+0xc>
 80086d0:	89a3      	ldrh	r3, [r4, #12]
 80086d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086da:	81a3      	strh	r3, [r4, #12]
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	6020      	str	r0, [r4, #0]
 80086e0:	b15b      	cbz	r3, 80086fa <__smakebuf_r+0x70>
 80086e2:	4630      	mov	r0, r6
 80086e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086e8:	f000 f81e 	bl	8008728 <_isatty_r>
 80086ec:	b128      	cbz	r0, 80086fa <__smakebuf_r+0x70>
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	f023 0303 	bic.w	r3, r3, #3
 80086f4:	f043 0301 	orr.w	r3, r3, #1
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	431d      	orrs	r5, r3
 80086fe:	81a5      	strh	r5, [r4, #12]
 8008700:	e7cf      	b.n	80086a2 <__smakebuf_r+0x18>
	...

08008704 <_fstat_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	2300      	movs	r3, #0
 8008708:	4d06      	ldr	r5, [pc, #24]	@ (8008724 <_fstat_r+0x20>)
 800870a:	4604      	mov	r4, r0
 800870c:	4608      	mov	r0, r1
 800870e:	4611      	mov	r1, r2
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	f7f9 fb17 	bl	8001d44 <_fstat>
 8008716:	1c43      	adds	r3, r0, #1
 8008718:	d102      	bne.n	8008720 <_fstat_r+0x1c>
 800871a:	682b      	ldr	r3, [r5, #0]
 800871c:	b103      	cbz	r3, 8008720 <_fstat_r+0x1c>
 800871e:	6023      	str	r3, [r4, #0]
 8008720:	bd38      	pop	{r3, r4, r5, pc}
 8008722:	bf00      	nop
 8008724:	20000490 	.word	0x20000490

08008728 <_isatty_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	2300      	movs	r3, #0
 800872c:	4d05      	ldr	r5, [pc, #20]	@ (8008744 <_isatty_r+0x1c>)
 800872e:	4604      	mov	r4, r0
 8008730:	4608      	mov	r0, r1
 8008732:	602b      	str	r3, [r5, #0]
 8008734:	f7f9 fb15 	bl	8001d62 <_isatty>
 8008738:	1c43      	adds	r3, r0, #1
 800873a:	d102      	bne.n	8008742 <_isatty_r+0x1a>
 800873c:	682b      	ldr	r3, [r5, #0]
 800873e:	b103      	cbz	r3, 8008742 <_isatty_r+0x1a>
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	bd38      	pop	{r3, r4, r5, pc}
 8008744:	20000490 	.word	0x20000490

08008748 <abort>:
 8008748:	2006      	movs	r0, #6
 800874a:	b508      	push	{r3, lr}
 800874c:	f000 f834 	bl	80087b8 <raise>
 8008750:	2001      	movs	r0, #1
 8008752:	f7f9 faa8 	bl	8001ca6 <_exit>

08008756 <_malloc_usable_size_r>:
 8008756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800875a:	1f18      	subs	r0, r3, #4
 800875c:	2b00      	cmp	r3, #0
 800875e:	bfbc      	itt	lt
 8008760:	580b      	ldrlt	r3, [r1, r0]
 8008762:	18c0      	addlt	r0, r0, r3
 8008764:	4770      	bx	lr

08008766 <_raise_r>:
 8008766:	291f      	cmp	r1, #31
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4605      	mov	r5, r0
 800876c:	460c      	mov	r4, r1
 800876e:	d904      	bls.n	800877a <_raise_r+0x14>
 8008770:	2316      	movs	r3, #22
 8008772:	6003      	str	r3, [r0, #0]
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	bd38      	pop	{r3, r4, r5, pc}
 800877a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800877c:	b112      	cbz	r2, 8008784 <_raise_r+0x1e>
 800877e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008782:	b94b      	cbnz	r3, 8008798 <_raise_r+0x32>
 8008784:	4628      	mov	r0, r5
 8008786:	f000 f831 	bl	80087ec <_getpid_r>
 800878a:	4622      	mov	r2, r4
 800878c:	4601      	mov	r1, r0
 800878e:	4628      	mov	r0, r5
 8008790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008794:	f000 b818 	b.w	80087c8 <_kill_r>
 8008798:	2b01      	cmp	r3, #1
 800879a:	d00a      	beq.n	80087b2 <_raise_r+0x4c>
 800879c:	1c59      	adds	r1, r3, #1
 800879e:	d103      	bne.n	80087a8 <_raise_r+0x42>
 80087a0:	2316      	movs	r3, #22
 80087a2:	6003      	str	r3, [r0, #0]
 80087a4:	2001      	movs	r0, #1
 80087a6:	e7e7      	b.n	8008778 <_raise_r+0x12>
 80087a8:	2100      	movs	r1, #0
 80087aa:	4620      	mov	r0, r4
 80087ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087b0:	4798      	blx	r3
 80087b2:	2000      	movs	r0, #0
 80087b4:	e7e0      	b.n	8008778 <_raise_r+0x12>
	...

080087b8 <raise>:
 80087b8:	4b02      	ldr	r3, [pc, #8]	@ (80087c4 <raise+0xc>)
 80087ba:	4601      	mov	r1, r0
 80087bc:	6818      	ldr	r0, [r3, #0]
 80087be:	f7ff bfd2 	b.w	8008766 <_raise_r>
 80087c2:	bf00      	nop
 80087c4:	20000018 	.word	0x20000018

080087c8 <_kill_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	2300      	movs	r3, #0
 80087cc:	4d06      	ldr	r5, [pc, #24]	@ (80087e8 <_kill_r+0x20>)
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	4611      	mov	r1, r2
 80087d4:	602b      	str	r3, [r5, #0]
 80087d6:	f7f9 fa56 	bl	8001c86 <_kill>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	d102      	bne.n	80087e4 <_kill_r+0x1c>
 80087de:	682b      	ldr	r3, [r5, #0]
 80087e0:	b103      	cbz	r3, 80087e4 <_kill_r+0x1c>
 80087e2:	6023      	str	r3, [r4, #0]
 80087e4:	bd38      	pop	{r3, r4, r5, pc}
 80087e6:	bf00      	nop
 80087e8:	20000490 	.word	0x20000490

080087ec <_getpid_r>:
 80087ec:	f7f9 ba44 	b.w	8001c78 <_getpid>

080087f0 <fminf>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4604      	mov	r4, r0
 80087f4:	460d      	mov	r5, r1
 80087f6:	f000 f811 	bl	800881c <__fpclassifyf>
 80087fa:	b910      	cbnz	r0, 8008802 <fminf+0x12>
 80087fc:	462c      	mov	r4, r5
 80087fe:	4620      	mov	r0, r4
 8008800:	bd38      	pop	{r3, r4, r5, pc}
 8008802:	4628      	mov	r0, r5
 8008804:	f000 f80a 	bl	800881c <__fpclassifyf>
 8008808:	2800      	cmp	r0, #0
 800880a:	d0f8      	beq.n	80087fe <fminf+0xe>
 800880c:	4629      	mov	r1, r5
 800880e:	4620      	mov	r0, r4
 8008810:	f7f8 fc36 	bl	8001080 <__aeabi_fcmplt>
 8008814:	2800      	cmp	r0, #0
 8008816:	d0f1      	beq.n	80087fc <fminf+0xc>
 8008818:	e7f1      	b.n	80087fe <fminf+0xe>
	...

0800881c <__fpclassifyf>:
 800881c:	f030 4000 	bics.w	r0, r0, #2147483648	@ 0x80000000
 8008820:	d00d      	beq.n	800883e <__fpclassifyf+0x22>
 8008822:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8008826:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800882a:	d30a      	bcc.n	8008842 <__fpclassifyf+0x26>
 800882c:	4b07      	ldr	r3, [pc, #28]	@ (800884c <__fpclassifyf+0x30>)
 800882e:	1e42      	subs	r2, r0, #1
 8008830:	429a      	cmp	r2, r3
 8008832:	d908      	bls.n	8008846 <__fpclassifyf+0x2a>
 8008834:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8008838:	4258      	negs	r0, r3
 800883a:	4158      	adcs	r0, r3
 800883c:	4770      	bx	lr
 800883e:	2002      	movs	r0, #2
 8008840:	4770      	bx	lr
 8008842:	2004      	movs	r0, #4
 8008844:	4770      	bx	lr
 8008846:	2003      	movs	r0, #3
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	007ffffe 	.word	0x007ffffe

08008850 <_init>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	bf00      	nop
 8008854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008856:	bc08      	pop	{r3}
 8008858:	469e      	mov	lr, r3
 800885a:	4770      	bx	lr

0800885c <_fini>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	bf00      	nop
 8008860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008862:	bc08      	pop	{r3}
 8008864:	469e      	mov	lr, r3
 8008866:	4770      	bx	lr
