Source Block: miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@152:159@HdlStmAssign
assign thread_id[353:348] = 6'd58;
assign thread_id[359:354] = 6'd59;
assign thread_id[365:360] = 6'd60;
assign thread_id[371:366] = 6'd61;
assign thread_id[377:372] = 6'd62;
assign thread_id[383:378] = 6'd63;

endmodule

Diff Content:
- 157 assign thread_id[383:378] = 6'd63;
+ 157 assign thread_id[5:0] = `ADD_TID_ENABLE ? 6'd0 : 6'd0;
+ 157 assign thread_id[11:6] = `ADD_TID_ENABLE ? 6'd1 : 6'd0;
+ 157 assign thread_id[17:12] = `ADD_TID_ENABLE ? 6'd2 : 6'd0;
+ 157 assign thread_id[23:18] = `ADD_TID_ENABLE ? 6'd3 : 6'd0;
+ 157 assign thread_id[29:24] = `ADD_TID_ENABLE ? 6'd4 : 6'd0;
+ 157 assign thread_id[35:30] = `ADD_TID_ENABLE ? 6'd5 : 6'd0;
+ 157 assign thread_id[41:36] = `ADD_TID_ENABLE ? 6'd6 : 6'd0;
+ 157 assign thread_id[47:42] = `ADD_TID_ENABLE ? 6'd7 : 6'd0;
+ 157 assign thread_id[53:48] = `ADD_TID_ENABLE ? 6'd8 : 6'd0;
+ 157 assign thread_id[59:54] = `ADD_TID_ENABLE ? 6'd9 : 6'd0;
+ 157 assign thread_id[65:60] = `ADD_TID_ENABLE ? 6'd10 : 6'd0;
+ 157 assign thread_id[71:66] = `ADD_TID_ENABLE ? 6'd11 : 6'd0;
+ 157 assign thread_id[77:72] = `ADD_TID_ENABLE ? 6'd12 : 6'd0;
+ 157 assign thread_id[83:78] = `ADD_TID_ENABLE ? 6'd13 : 6'd0;
+ 157 assign thread_id[89:84] = `ADD_TID_ENABLE ? 6'd14 : 6'd0;
+ 157 assign thread_id[95:90] = `ADD_TID_ENABLE ? 6'd15 : 6'd0;
+ 157 assign thread_id[101:96] = `ADD_TID_ENABLE ? 6'd16 : 6'd0;
+ 157 assign thread_id[107:102] = `ADD_TID_ENABLE ? 6'd17 : 6'd0;
+ 157 assign thread_id[113:108] = `ADD_TID_ENABLE ? 6'd18 : 6'd0;
+ 157 assign thread_id[119:114] = `ADD_TID_ENABLE ? 6'd19 : 6'd0;
+ 157 assign thread_id[125:120] = `ADD_TID_ENABLE ? 6'd20 : 6'd0;
+ 157 assign thread_id[131:126] = `ADD_TID_ENABLE ? 6'd21 : 6'd0;
+ 157 assign thread_id[137:132] = `ADD_TID_ENABLE ? 6'd22 : 6'd0;
+ 157 assign thread_id[143:138] = `ADD_TID_ENABLE ? 6'd23 : 6'd0;
+ 157 assign thread_id[149:144] = `ADD_TID_ENABLE ? 6'd24 : 6'd0;
+ 157 assign thread_id[155:150] = `ADD_TID_ENABLE ? 6'd25 : 6'd0;
+ 157 assign thread_id[161:156] = `ADD_TID_ENABLE ? 6'd26 : 6'd0;
+ 157 assign thread_id[167:162] = `ADD_TID_ENABLE ? 6'd27 : 6'd0;
+ 157 assign thread_id[173:168] = `ADD_TID_ENABLE ? 6'd28 : 6'd0;
+ 157 assign thread_id[179:174] = `ADD_TID_ENABLE ? 6'd29 : 6'd0;
+ 157 assign thread_id[185:180] = `ADD_TID_ENABLE ? 6'd30 : 6'd0;
+ 157 assign thread_id[191:186] = `ADD_TID_ENABLE ? 6'd31 : 6'd0;
+ 157 assign thread_id[197:192] = `ADD_TID_ENABLE ? 6'd32 : 6'd0;
+ 157 assign thread_id[203:198] = `ADD_TID_ENABLE ? 6'd33 : 6'd0;
+ 157 assign thread_id[209:204] = `ADD_TID_ENABLE ? 6'd34 : 6'd0;
+ 157 assign thread_id[215:210] = `ADD_TID_ENABLE ? 6'd35 : 6'd0;
+ 157 assign thread_id[221:216] = `ADD_TID_ENABLE ? 6'd36 : 6'd0;
+ 157 assign thread_id[227:222] = `ADD_TID_ENABLE ? 6'd37 : 6'd0;
+ 157 assign thread_id[233:228] = `ADD_TID_ENABLE ? 6'd38 : 6'd0;
+ 157 assign thread_id[239:234] = `ADD_TID_ENABLE ? 6'd39 : 6'd0;
+ 157 assign thread_id[245:240] = `ADD_TID_ENABLE ? 6'd40 : 6'd0;
+ 157 assign thread_id[251:246] = `ADD_TID_ENABLE ? 6'd41 : 6'd0;
+ 157 assign thread_id[257:252] = `ADD_TID_ENABLE ? 6'd42 : 6'd0;
+ 157 assign thread_id[263:258] = `ADD_TID_ENABLE ? 6'd43 : 6'd0;
+ 157 assign thread_id[269:264] = `ADD_TID_ENABLE ? 6'd44 : 6'd0;
+ 157 assign thread_id[275:270] = `ADD_TID_ENABLE ? 6'd45 : 6'd0;
+ 157 assign thread_id[281:276] = `ADD_TID_ENABLE ? 6'd46 : 6'd0;
+ 157 assign thread_id[287:282] = `ADD_TID_ENABLE ? 6'd47 : 6'd0;
+ 157 assign thread_id[293:288] = `ADD_TID_ENABLE ? 6'd48 : 6'd0;
+ 157 assign thread_id[299:294] = `ADD_TID_ENABLE ? 6'd49 : 6'd0;
+ 157 assign thread_id[305:300] = `ADD_TID_ENABLE ? 6'd50 : 6'd0;
+ 157 assign thread_id[311:306] = `ADD_TID_ENABLE ? 6'd51 : 6'd0;
+ 157 assign thread_id[317:312] = `ADD_TID_ENABLE ? 6'd52 : 6'd0;
+ 157 assign thread_id[323:318] = `ADD_TID_ENABLE ? 6'd53 : 6'd0;
+ 157 assign thread_id[329:324] = `ADD_TID_ENABLE ? 6'd54 : 6'd0;
+ 157 assign thread_id[335:330] = `ADD_TID_ENABLE ? 6'd55 : 6'd0;
+ 157 assign thread_id[341:336] = `ADD_TID_ENABLE ? 6'd56 : 6'd0;
+ 157 assign thread_id[347:342] = `ADD_TID_ENABLE ? 6'd57 : 6'd0;
+ 157 assign thread_id[353:348] = `ADD_TID_ENABLE ? 6'd58 : 6'd0;
+ 157 assign thread_id[359:354] = `ADD_TID_ENABLE ? 6'd59 : 6'd0;
+ 157 assign thread_id[365:360] = `ADD_TID_ENABLE ? 6'd60 : 6'd0;
+ 157 assign thread_id[371:366] = `ADD_TID_ENABLE ? 6'd61 : 6'd0;
+ 157 assign thread_id[377:372] = `ADD_TID_ENABLE ? 6'd62 : 6'd0;
+ 157 assign thread_id[383:378] = `ADD_TID_ENABLE ? 6'd63 : 6'd0;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@150:159
assign thread_id[341:336] = 6'd56;
assign thread_id[347:342] = 6'd57;
assign thread_id[353:348] = 6'd58;
assign thread_id[359:354] = 6'd59;
assign thread_id[365:360] = 6'd60;
assign thread_id[371:366] = 6'd61;
assign thread_id[377:372] = 6'd62;
assign thread_id[383:378] = 6'd63;

endmodule

Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@151:159
assign thread_id[347:342] = 6'd57;
assign thread_id[353:348] = 6'd58;
assign thread_id[359:354] = 6'd59;
assign thread_id[365:360] = 6'd60;
assign thread_id[371:366] = 6'd61;
assign thread_id[377:372] = 6'd62;
assign thread_id[383:378] = 6'd63;

endmodule

