// Seed: 836970794
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3
);
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply1 id_5
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = 1;
endmodule
module module_2 #(
    parameter id_10 = 32'd81,
    parameter id_11 = 32'd26,
    parameter id_18 = 32'd50,
    parameter id_3  = 32'd62,
    parameter id_9  = 32'd28
) (
    output wand id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 _id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 _id_9,
    input wor _id_10,
    input wor _id_11,
    output tri id_12,
    input supply1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output tri id_16,
    output tri id_17,
    input wire _id_18,
    output tri id_19,
    input supply0 id_20,
    output tri1 id_21,
    output wire id_22,
    input tri1 id_23,
    output tri0 id_24,
    input tri0 id_25,
    input wor id_26
);
  if (-1) logic id_28;
  ;
  logic [id_10 : id_18  #  (
      .  id_3(  id_18  ),
      .  id_9(  -1  )
)] id_29 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_20,
      id_22,
      id_15
  );
  assign modCall_1.id_0 = 0;
  wire [(  id_11  ) : 1  &  -1] id_30;
endmodule
