#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 14:42:08 2024
# Process ID: 26416
# Current directory: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5724 D:\Desktop\Project\ZYNQ_Highlevel_Synthesis\ov5640_sobel\ov5640_sobel_ip_test\ov5640_sobel_ip_test.xpr
# Log file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/vivado.log
# Journal file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_rgb2gray_ip_test/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_rgb2gray_ip_test/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/VIVADO/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_dynclk_0_0
design_1_ov5640_capture_data_0_1
design_1_rgb2lcd_0_1
design_1_ov5640_rgb2gray_0_0

open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.062 ; gain = 198.582
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ip_repo'.
open_bd_design {D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- www.alientek.com:user:rgb2lcd:1.0 - rgb2lcd_0
Adding cell -- xilinx.com:hls:ov5640_rgb2gray:1.0 - ov5640_rgb2gray_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/cmos_frame_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_intf_nets ov5640_rgb2gray_0_OUTPUT_STREAM] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells ov5640_rgb2gray_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ov5640_sobel:1.0 ov5640_sobel_0
endgroup
set_property location {3 1093 -242} [get_bd_cells ov5640_sobel_0]
connect_bd_intf_net [get_bd_intf_pins ov5640_sobel_0/INPUT_STREAM] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
connect_bd_intf_net [get_bd_intf_pins ov5640_sobel_0/OUTPUT_STREAM] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ov5640_sobel_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ov5640_sobel_0/s_axi_AXILiteS]
</ov5640_sobel_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov5640_capture_data_0/cmos_frame_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov5640_capture_data_0_1_cmos_frame_clk 
WARNING: [BD 41-927] Following properties on pin /rgb2lcd_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.453 ; gain = 0.000
generate_target all [get_files  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Desktop\Project\ZYNQ_Highlevel_Synthesis\ov5640_sobel\ov5640_sobel_ip_test\ov5640_sobel_ip_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
Exporting to file d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_capture_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2lcd_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_sobel_0 .
Exporting to file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.453 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files -ipstatic_source_dir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/modelsim} {questa=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/questa} {riviera=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Apr 12 14:48:46 2024] Launched synth_1...
Run output will be captured here: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.runs/synth_1/runme.log
[Fri Apr 12 14:48:46 2024] Launched impl_1...
Run output will be captured here: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.runs/impl_1/runme.log
file mkdir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk
file copy -force D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.runs/impl_1/design_1_wrapper.sysdef D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 15:25:58 2024...
