memory-map:
  name: ver_reg
  description: version test 1
  comment: A simple register
  bus: wb-32-be
  x-wbgen:
    hdl_entity: ver_reg
    version: 2
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-enums: 1.0.0
    x-fesa: 2.0.0
    x-gena: 2.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - reg:
      name: VER
      description: Version register
      width: 32
      access: rw
      address: 0x0
      children:
      - field:
          name: ID
          description: Version identifier
          range: 31-0
          preset: 0x2
          x-wbgen:
            access_bus: READ_WRITE
            access_dev: READ_ONLY
            type: SLV
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has one fields
      width: 32
      access: rw
      address: 0x4
      children:
      - field:
          name: reset
          description: Reset bit
          comment: 1 to reset
          range: 0
          x-wbgen:
            access_bus: READ_WRITE
            access_dev: READ_ONLY
            type: BIT
