\BOOKMARK [0][-]{chapter.1}{Project Introduction}{}% 1
\BOOKMARK [0][-]{chapter.2}{Background}{}% 2
\BOOKMARK [1][-]{section.2.1}{Introduction}{chapter.2}% 3
\BOOKMARK [1][-]{section.2.2}{Related Work}{chapter.2}% 4
\BOOKMARK [1][-]{section.2.3}{HLS Tools \046 Optimisations}{chapter.2}% 5
\BOOKMARK [2][-]{subsection.2.3.1}{Introduction}{section.2.3}% 6
\BOOKMARK [2][-]{subsection.2.3.2}{Input Language}{section.2.3}% 7
\BOOKMARK [2][-]{subsection.2.3.3}{Loop Pipelining}{section.2.3}% 8
\BOOKMARK [2][-]{subsection.2.3.4}{Data Streaming}{section.2.3}% 9
\BOOKMARK [1][-]{section.2.4}{FPGA-to-FPGA Communication}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.4.1}{Communication Medium}{section.2.4}% 11
\BOOKMARK [2][-]{subsection.2.4.2}{Purpose of the System}{section.2.4}% 12
\BOOKMARK [1][-]{section.2.5}{Logic Partitioning}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.5.1}{Manual vs. Automatic}{section.2.5}% 14
\BOOKMARK [2][-]{subsection.2.5.2}{Control Schema}{section.2.5}% 15
\BOOKMARK [0][-]{chapter.3}{Project Design}{}% 16
\BOOKMARK [1][-]{section.3.1}{HLS}{chapter.3}% 17
\BOOKMARK [1][-]{section.3.2}{Inter-connect}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.3}{Communication Channel}{chapter.3}% 19
\BOOKMARK [0][-]{chapter.4}{Implementation}{}% 20
\BOOKMARK [1][-]{section.4.1}{HLS}{chapter.4}% 21
\BOOKMARK [1][-]{section.4.2}{Inter-connect}{chapter.4}% 22
\BOOKMARK [1][-]{section.4.3}{Communication Channel}{chapter.4}% 23
\BOOKMARK [0][-]{chapter.5}{Evaluation}{}% 24
\BOOKMARK [1][-]{section.5.1}{Introduction}{chapter.5}% 25
\BOOKMARK [1][-]{section.5.2}{System Performance}{chapter.5}% 26
\BOOKMARK [1][-]{section.5.3}{Channel Performance}{chapter.5}% 27
\BOOKMARK [1][-]{section.5.4}{Usability}{chapter.5}% 28
\BOOKMARK [0][-]{chapter.6}{Future Work}{}% 29
\BOOKMARK [1][-]{section.6.1}{General HLS Optimisations}{chapter.6}% 30
\BOOKMARK [1][-]{section.6.2}{Inter-FPGA Data Streaming}{chapter.6}% 31
\BOOKMARK [1][-]{section.6.3}{Port Expansion}{chapter.6}% 32
