<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cheesecake: D:/Projects/Raspberrypi_pico/pico_freertos_final/freertos_pico2/pico_freertos/FreeRTOS-Kernel/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cheesecake
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_a_t91_s_a_m7_x256__inc_8h.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">AT91SAM7X256_inc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="_a_t91_s_a_m7_x256__inc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a817329776be9296f5473e2471a7d334e" id="r_a817329776be9296f5473e2471a7d334e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a817329776be9296f5473e2471a7d334e">AIC_SMR</a>&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a2cc00b70bd091925a432793a61a63b67" id="r_a2cc00b70bd091925a432793a61a63b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cc00b70bd091925a432793a61a63b67">AIC_SVR</a>&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td></tr>
<tr class="memitem:ab650257f5a8740b4ec26fb65b22c0c17" id="r_ab650257f5a8740b4ec26fb65b22c0c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td></tr>
<tr class="memitem:a6c1ca8f6ae7ca2a91893c1533f7d7347" id="r_a6c1ca8f6ae7ca2a91893c1533f7d7347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td></tr>
<tr class="memitem:a39fe93f6dd0b6797d5c47329435a4999" id="r_a39fe93f6dd0b6797d5c47329435a4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td></tr>
<tr class="memitem:a6d7df54774110459746b8e9b7abfed2e" id="r_a6d7df54774110459746b8e9b7abfed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td></tr>
<tr class="memitem:ac49687b0cec8fa2f5648a43dc59e88f4" id="r_ac49687b0cec8fa2f5648a43dc59e88f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a4554ba127bfbad0ea59e51efe70b0d30" id="r_a4554ba127bfbad0ea59e51efe70b0d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td></tr>
<tr class="memitem:a45352b181aa207c667ae1a30c878044f" id="r_a45352b181aa207c667ae1a30c878044f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45352b181aa207c667ae1a30c878044f">AIC_IECR</a>&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td></tr>
<tr class="memitem:a164b0cc4ded4b92ebe5c285948a832f8" id="r_a164b0cc4ded4b92ebe5c285948a832f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td></tr>
<tr class="memitem:a379915bd20d308c1816315977452c4f1" id="r_a379915bd20d308c1816315977452c4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a379915bd20d308c1816315977452c4f1">AIC_ICCR</a>&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td></tr>
<tr class="memitem:aef7e5c9a1b130e21ac07c9d1694cff3e" id="r_aef7e5c9a1b130e21ac07c9d1694cff3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td></tr>
<tr class="memitem:aa2e41fc2a881cdeab65a204875cad3e7" id="r_aa2e41fc2a881cdeab65a204875cad3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td></tr>
<tr class="memitem:ac4b15505018f451345232495ca1520ec" id="r_ac4b15505018f451345232495ca1520ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4b15505018f451345232495ca1520ec">AIC_SPU</a>&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td></tr>
<tr class="memitem:a30b900047cabdf6176fbd1dd07c3dc7f" id="r_a30b900047cabdf6176fbd1dd07c3dc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>&#160;&#160;&#160;( 312 )      /* Debug Control Register (Protect) */</td></tr>
<tr class="memitem:aa8c42b852c8745eef4c1ceddd4bd27a5" id="r_aa8c42b852c8745eef4c1ceddd4bd27a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td></tr>
<tr class="memitem:a733262f228672999eed8a7f556e518c0" id="r_a733262f228672999eed8a7f556e518c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a733262f228672999eed8a7f556e518c0">AIC_FFDR</a>&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td></tr>
<tr class="memitem:a77d7d1e58543c17abbf38503849b58b4" id="r_a77d7d1e58543c17abbf38503849b58b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td></tr>
<tr class="memitem:ab66ac4615b2eaa08a688de2cc5485c42" id="r_ab66ac4615b2eaa08a688de2cc5485c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab66ac4615b2eaa08a688de2cc5485c42">AT91C_AIC_PRIOR</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 0 ) /* (AIC) Priority Level */</td></tr>
<tr class="memitem:ae5bbc658808876a515e3c1978738f3d0" id="r_ae5bbc658808876a515e3c1978738f3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5bbc658808876a515e3c1978738f3d0">AT91C_AIC_PRIOR_LOWEST</a>&#160;&#160;&#160;( 0x0 )      /* (AIC) Lowest priority level */</td></tr>
<tr class="memitem:a4bc441a87b9c4574b1bb9e271eb6dd27" id="r_a4bc441a87b9c4574b1bb9e271eb6dd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bc441a87b9c4574b1bb9e271eb6dd27">AT91C_AIC_PRIOR_HIGHEST</a>&#160;&#160;&#160;( 0x7 )      /* (AIC) Highest priority level */</td></tr>
<tr class="memitem:ae85e6441c17346d01b4b4e50d9a43408" id="r_ae85e6441c17346d01b4b4e50d9a43408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae85e6441c17346d01b4b4e50d9a43408">AT91C_AIC_SRCTYPE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Interrupt Source Type */</td></tr>
<tr class="memitem:aa92aff746ed8ef7777730997b8d48fe8" id="r_aa92aff746ed8ef7777730997b8d48fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa92aff746ed8ef7777730997b8d48fe8">AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label High-level Sensitive */</td></tr>
<tr class="memitem:a870b6ce64df33f436086693b8fd44c5d" id="r_a870b6ce64df33f436086693b8fd44c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a870b6ce64df33f436086693b8fd44c5d">AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Low-level Sensitive */</td></tr>
<tr class="memitem:a86089511cd0fbca7bac1371602313307" id="r_a86089511cd0fbca7bac1371602313307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86089511cd0fbca7bac1371602313307">AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Positive Edge triggered */</td></tr>
<tr class="memitem:a3b6eda4438d361be0896ad6d246c43c3" id="r_a3b6eda4438d361be0896ad6d246c43c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b6eda4438d361be0896ad6d246c43c3">AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Negative Edge triggered */</td></tr>
<tr class="memitem:a09b8cd2380a101271ed1afe641a8bae8" id="r_a09b8cd2380a101271ed1afe641a8bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09b8cd2380a101271ed1afe641a8bae8">AT91C_AIC_SRCTYPE_HIGH_LEVEL</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 5 ) /* (AIC) Internal Or External Sources Code Label High-level Sensitive */</td></tr>
<tr class="memitem:a9d086828d5d5cf42d54c84ea47359f12" id="r_a9d086828d5d5cf42d54c84ea47359f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d086828d5d5cf42d54c84ea47359f12">AT91C_AIC_SRCTYPE_POSITIVE_EDGE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Internal Or External Sources Code Label Positive Edge triggered */</td></tr>
<tr class="memitem:a3184357c284cf8d1fbede2bfaa0df4f0" id="r_a3184357c284cf8d1fbede2bfaa0df4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3184357c284cf8d1fbede2bfaa0df4f0">AT91C_AIC_NFIQ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) NFIQ Status */</td></tr>
<tr class="memitem:a60e31990bc2bf5a9f3e7be3db8591dea" id="r_a60e31990bc2bf5a9f3e7be3db8591dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60e31990bc2bf5a9f3e7be3db8591dea">AT91C_AIC_NIRQ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) NIRQ Status */</td></tr>
<tr class="memitem:a11ecc7ad7cb4c2d9f6a241c446b754dc" id="r_a11ecc7ad7cb4c2d9f6a241c446b754dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11ecc7ad7cb4c2d9f6a241c446b754dc">AT91C_AIC_DCR_PROT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) Protection <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a8ddbefbb5b53cacf7041b9ec7297843d" id="r_a8ddbefbb5b53cacf7041b9ec7297843d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ddbefbb5b53cacf7041b9ec7297843d">AT91C_AIC_DCR_GMSK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) General Mask */</td></tr>
<tr class="memitem:a7b31ac1f3659c1f785cec238630147f3" id="r_a7b31ac1f3659c1f785cec238630147f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a>&#160;&#160;&#160;( 0 )        /* Receive Pointer Register */</td></tr>
<tr class="memitem:ac5fa6b0c9621431aab2aa136a94bf7cb" id="r_ac5fa6b0c9621431aab2aa136a94bf7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a>&#160;&#160;&#160;( 4 )        /* Receive Counter Register */</td></tr>
<tr class="memitem:a28fec415cbad37e2befaa1b51849e20e" id="r_a28fec415cbad37e2befaa1b51849e20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a>&#160;&#160;&#160;( 8 )        /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a144b98c793817e9d3a492a08781e174a" id="r_a144b98c793817e9d3a492a08781e174a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a>&#160;&#160;&#160;( 12 )       /* Transmit Counter Register */</td></tr>
<tr class="memitem:aa59bd562f96ad6b925f776b58d6999bf" id="r_aa59bd562f96ad6b925f776b58d6999bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a>&#160;&#160;&#160;( 16 )       /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a74bfffc609537ca3798a0caeed1e2190" id="r_a74bfffc609537ca3798a0caeed1e2190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a>&#160;&#160;&#160;( 20 )       /* Receive Next Counter Register */</td></tr>
<tr class="memitem:a806d975a853e23c7a1f218e92c4b1866" id="r_a806d975a853e23c7a1f218e92c4b1866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a>&#160;&#160;&#160;( 24 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ae344eff967ecdbdc375008d4760b9914" id="r_ae344eff967ecdbdc375008d4760b9914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a>&#160;&#160;&#160;( 28 )       /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:aa155efed7249b18df530b0b4a3a7415a" id="r_aa155efed7249b18df530b0b4a3a7415a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a>&#160;&#160;&#160;( 32 )       /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:a78f7329128dad941d291504486f81f6b" id="r_a78f7329128dad941d291504486f81f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a>&#160;&#160;&#160;( 36 )       /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a3982db7f0a152f97164fcb1d5e542d3e" id="r_a3982db7f0a152f97164fcb1d5e542d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3982db7f0a152f97164fcb1d5e542d3e">AT91C_PDC_RXTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (PDC) Receiver Transfer Enable */</td></tr>
<tr class="memitem:af14c4afb41616b6f1e8191197bd18fc6" id="r_af14c4afb41616b6f1e8191197bd18fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af14c4afb41616b6f1e8191197bd18fc6">AT91C_PDC_RXTDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (PDC) Receiver Transfer Disable */</td></tr>
<tr class="memitem:ab2d3ab6a873b8cd209236fe95f051310" id="r_ab2d3ab6a873b8cd209236fe95f051310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2d3ab6a873b8cd209236fe95f051310">AT91C_PDC_TXTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 ) /* (PDC) Transmitter Transfer Enable */</td></tr>
<tr class="memitem:ab2f2dd1bf21078d144719621c4dbc153" id="r_ab2f2dd1bf21078d144719621c4dbc153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2f2dd1bf21078d144719621c4dbc153">AT91C_PDC_TXTDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 ) /* (PDC) Transmitter Transfer Disable */</td></tr>
<tr class="memitem:a636129fb1fe88fa7626fa5e839a4cd96" id="r_a636129fb1fe88fa7626fa5e839a4cd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>&#160;&#160;&#160;( 0 )         /* Control Register */</td></tr>
<tr class="memitem:a03e3ab059098a2b5966552be3dbc90a9" id="r_a03e3ab059098a2b5966552be3dbc90a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a4db133002486d95fe3dc4bc9fe329b00" id="r_a4db133002486d95fe3dc4bc9fe329b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a09c8287d3dca32acd1de9c0b879f63a1" id="r_a09c8287d3dca32acd1de9c0b879f63a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td></tr>
<tr class="memitem:afae739a91976e5440524cf8cb8b8ff38" id="r_afae739a91976e5440524cf8cb8b8ff38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a63d15c1009ac8ec1089b8682f00c9388" id="r_a63d15c1009ac8ec1089b8682f00c9388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a>&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td></tr>
<tr class="memitem:a5108aba8763474241e398c6f3a18e18d" id="r_a5108aba8763474241e398c6f3a18e18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td></tr>
<tr class="memitem:a9697ac8a6a2782ed74d793df6049914f" id="r_a9697ac8a6a2782ed74d793df6049914f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td></tr>
<tr class="memitem:a7294d16f4b419badc0e85065cbb35aee" id="r_a7294d16f4b419badc0e85065cbb35aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td></tr>
<tr class="memitem:ae1d9efb61981ad7f9bee13447f5ea9ed" id="r_ae1d9efb61981ad7f9bee13447f5ea9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a>&#160;&#160;&#160;( 64 )        /* Chip ID Register */</td></tr>
<tr class="memitem:a2889903f8c0a8dd143f3044d80c5a6a2" id="r_a2889903f8c0a8dd143f3044d80c5a6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a>&#160;&#160;&#160;( 68 )        /* Chip ID Extension Register */</td></tr>
<tr class="memitem:ad1a2b93d7e85a462386c68c4aa5f355c" id="r_ad1a2b93d7e85a462386c68c4aa5f355c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1a2b93d7e85a462386c68c4aa5f355c">DBGU_FNTR</a>&#160;&#160;&#160;( 72 )        /* Force NTRST Register */</td></tr>
<tr class="memitem:a04444ac64596752eb8315f48ddcc54c3" id="r_a04444ac64596752eb8315f48ddcc54c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04444ac64596752eb8315f48ddcc54c3">DBGU_RPR</a>&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td></tr>
<tr class="memitem:a9787d54ed9c35f81a54a6506a4d66707" id="r_a9787d54ed9c35f81a54a6506a4d66707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9787d54ed9c35f81a54a6506a4d66707">DBGU_RCR</a>&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td></tr>
<tr class="memitem:ab4af8e089131596c3609fe6e8786f55f" id="r_ab4af8e089131596c3609fe6e8786f55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4af8e089131596c3609fe6e8786f55f">DBGU_TPR</a>&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a65ca0abbd25c197e0fe32e3e6c6b27a6" id="r_a65ca0abbd25c197e0fe32e3e6c6b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65ca0abbd25c197e0fe32e3e6c6b27a6">DBGU_TCR</a>&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td></tr>
<tr class="memitem:a85dcb00220e4adeb7b6997106505410a" id="r_a85dcb00220e4adeb7b6997106505410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85dcb00220e4adeb7b6997106505410a">DBGU_RNPR</a>&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:aced0a21de3086aa9d9b0002bb071cd8a" id="r_aced0a21de3086aa9d9b0002bb071cd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aced0a21de3086aa9d9b0002bb071cd8a">DBGU_RNCR</a>&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td></tr>
<tr class="memitem:a0ccf71445d758d9b64da81a070ff7f21" id="r_a0ccf71445d758d9b64da81a070ff7f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ccf71445d758d9b64da81a070ff7f21">DBGU_TNPR</a>&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:abbe5d6750998148b474737893ae1f80d" id="r_abbe5d6750998148b474737893ae1f80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbe5d6750998148b474737893ae1f80d">DBGU_TNCR</a>&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:a50ee7be1c294149e956c1e4b3fd24943" id="r_a50ee7be1c294149e956c1e4b3fd24943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50ee7be1c294149e956c1e4b3fd24943">DBGU_PTCR</a>&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:afbdca4231abeb62d6211f0bf8dc2c150" id="r_afbdca4231abeb62d6211f0bf8dc2c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbdca4231abeb62d6211f0bf8dc2c150">DBGU_PTSR</a>&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a8f930447864be8dfd2e2301aadbcf33a" id="r_a8f930447864be8dfd2e2301aadbcf33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f930447864be8dfd2e2301aadbcf33a">AT91C_US_RSTRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (DBGU) Reset Receiver */</td></tr>
<tr class="memitem:a317d8138a2551b50d0d8416441925d66" id="r_a317d8138a2551b50d0d8416441925d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a317d8138a2551b50d0d8416441925d66">AT91C_US_RSTTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) Reset Transmitter */</td></tr>
<tr class="memitem:a1a8d3d3c9da3ec30865c86195dc52a5b" id="r_a1a8d3d3c9da3ec30865c86195dc52a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a8d3d3c9da3ec30865c86195dc52a5b">AT91C_US_RXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) Receiver Enable */</td></tr>
<tr class="memitem:a46c4a2d61496daf9a1146afa4d766b63" id="r_a46c4a2d61496daf9a1146afa4d766b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46c4a2d61496daf9a1146afa4d766b63">AT91C_US_RXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Receiver Disable */</td></tr>
<tr class="memitem:ab8c8726dcdcc73a5b961bf3d1e7b9fe1" id="r_ab8c8726dcdcc73a5b961bf3d1e7b9fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">AT91C_US_TXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Transmitter Enable */</td></tr>
<tr class="memitem:a3ec68a2522316c5c2489efd6431b822b" id="r_a3ec68a2522316c5c2489efd6431b822b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ec68a2522316c5c2489efd6431b822b">AT91C_US_TXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Transmitter Disable */</td></tr>
<tr class="memitem:ad6068f29012e7e34052e5fe9e4a22249" id="r_ad6068f29012e7e34052e5fe9e4a22249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6068f29012e7e34052e5fe9e4a22249">AT91C_US_RSTSTA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (DBGU) Reset Status Bits */</td></tr>
<tr class="memitem:a1c4a7e3caf7bbcfd26975147d565ea6d" id="r_a1c4a7e3caf7bbcfd26975147d565ea6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c4a7e3caf7bbcfd26975147d565ea6d">AT91C_US_PAR</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 9 )  /* (DBGU) Parity type */</td></tr>
<tr class="memitem:af3f0e65596c98c22768b44e1d640071e" id="r_af3f0e65596c98c22768b44e1d640071e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3f0e65596c98c22768b44e1d640071e">AT91C_US_PAR_EVEN</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 9 )  /* (DBGU) Even Parity */</td></tr>
<tr class="memitem:aa4208c99f58575fc74238129af7f44e5" id="r_aa4208c99f58575fc74238129af7f44e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4208c99f58575fc74238129af7f44e5">AT91C_US_PAR_ODD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) Odd Parity */</td></tr>
<tr class="memitem:a18630918fdd31d05d09c40a75e5ef233" id="r_a18630918fdd31d05d09c40a75e5ef233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18630918fdd31d05d09c40a75e5ef233">AT91C_US_PAR_SPACE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 0 (Space) */</td></tr>
<tr class="memitem:aa062988aba8a352fad7dfd83af003d89" id="r_aa062988aba8a352fad7dfd83af003d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa062988aba8a352fad7dfd83af003d89">AT91C_US_PAR_MARK</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 1 (Mark) */</td></tr>
<tr class="memitem:a5487ae098e64da65b30e9e46eac4e9f1" id="r_a5487ae098e64da65b30e9e46eac4e9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5487ae098e64da65b30e9e46eac4e9f1">AT91C_US_PAR_NONE</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 9 )  /* (DBGU) No Parity */</td></tr>
<tr class="memitem:a8cc9b4f4ced402d5a60422015497bc1a" id="r_a8cc9b4f4ced402d5a60422015497bc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cc9b4f4ced402d5a60422015497bc1a">AT91C_US_PAR_MULTI_DROP</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 9 )  /* (DBGU) Multi-drop mode */</td></tr>
<tr class="memitem:a53c28c925fd757be79bb9f07be5cf951" id="r_a53c28c925fd757be79bb9f07be5cf951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c28c925fd757be79bb9f07be5cf951">AT91C_US_CHMODE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a9bb3535a326183eea44b04c542e81b26" id="r_a9bb3535a326183eea44b04c542e81b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bb3535a326183eea44b04c542e81b26">AT91C_US_CHMODE_NORMAL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</td></tr>
<tr class="memitem:aa3f9014539cdbee5b9b7a49e76228bcd" id="r_aa3f9014539cdbee5b9b7a49e76228bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3f9014539cdbee5b9b7a49e76228bcd">AT91C_US_CHMODE_AUTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (DBGU) Automatic Echo: Receiver Data Input is connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> TXD pin. */</td></tr>
<tr class="memitem:aaf57968a551f0ae6b8a5a3c610dab8cf" id="r_aaf57968a551f0ae6b8a5a3c610dab8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf57968a551f0ae6b8a5a3c610dab8cf">AT91C_US_CHMODE_LOCAL</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (DBGU) Local Loopback: Transmitter Output Signal is connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Receiver Input Signal. */</td></tr>
<tr class="memitem:a42454b5036bef343924a88d4896e077c" id="r_a42454b5036bef343924a88d4896e077c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42454b5036bef343924a88d4896e077c">AT91C_US_CHMODE_REMOTE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Remote Loopback: RXD pin is internally connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> TXD pin. */</td></tr>
<tr class="memitem:a4ad704e305a3a759d6d6c83c3bb8e9b1" id="r_a4ad704e305a3a759d6d6c83c3bb8e9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ad704e305a3a759d6d6c83c3bb8e9b1">AT91C_US_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) RXRDY Interrupt */</td></tr>
<tr class="memitem:ad4db31f98adb8b55b5d3d775cd5a3f2a" id="r_ad4db31f98adb8b55b5d3d775cd5a3f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4db31f98adb8b55b5d3d775cd5a3f2a">AT91C_US_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (DBGU) TXRDY Interrupt */</td></tr>
<tr class="memitem:ac4cfc945f1d236225602678af7b8ac28" id="r_ac4cfc945f1d236225602678af7b8ac28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4cfc945f1d236225602678af7b8ac28">AT91C_US_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) End of Receive Transfer Interrupt */</td></tr>
<tr class="memitem:aeae8155664bea7c98d86610eddc4aafc" id="r_aeae8155664bea7c98d86610eddc4aafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeae8155664bea7c98d86610eddc4aafc">AT91C_US_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) End of Transmit Interrupt */</td></tr>
<tr class="memitem:aea21ef19c312358353fbb5f992160e57" id="r_aea21ef19c312358353fbb5f992160e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea21ef19c312358353fbb5f992160e57">AT91C_US_OVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Overrun Interrupt */</td></tr>
<tr class="memitem:a45d31aa2c0bb45828974f29764d4341f" id="r_a45d31aa2c0bb45828974f29764d4341f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45d31aa2c0bb45828974f29764d4341f">AT91C_US_FRAME</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Framing Error Interrupt */</td></tr>
<tr class="memitem:a9b44e3508f60906033f7755c9a2eda84" id="r_a9b44e3508f60906033f7755c9a2eda84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b44e3508f60906033f7755c9a2eda84">AT91C_US_PARE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Parity Error Interrupt */</td></tr>
<tr class="memitem:a962f85c7a326db03806303c2cf573c49" id="r_a962f85c7a326db03806303c2cf573c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a962f85c7a326db03806303c2cf573c49">AT91C_US_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) TXEMPTY Interrupt */</td></tr>
<tr class="memitem:a2113a040ce814c3a8b410e183944ab6a" id="r_a2113a040ce814c3a8b410e183944ab6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2113a040ce814c3a8b410e183944ab6a">AT91C_US_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (DBGU) TXBUFE Interrupt */</td></tr>
<tr class="memitem:a9c23b11a183452c100e58adf7d444b7a" id="r_a9c23b11a183452c100e58adf7d444b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c23b11a183452c100e58adf7d444b7a">AT91C_US_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (DBGU) RXBUFF Interrupt */</td></tr>
<tr class="memitem:aeb863fc3b5ecd99a75f9037642091a31" id="r_aeb863fc3b5ecd99a75f9037642091a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb863fc3b5ecd99a75f9037642091a31">AT91C_US_COMM_TX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (DBGU) COMM_TX Interrupt */</td></tr>
<tr class="memitem:a64a07ed22258d3551524e5e3758e64a5" id="r_a64a07ed22258d3551524e5e3758e64a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64a07ed22258d3551524e5e3758e64a5">AT91C_US_COMM_RX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 ) /* (DBGU) COMM_RX Interrupt */</td></tr>
<tr class="memitem:a0f54f0fcc648fc4e6ef14a7f1942fc6f" id="r_a0f54f0fcc648fc4e6ef14a7f1942fc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f54f0fcc648fc4e6ef14a7f1942fc6f">AT91C_US_FORCE_NTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) Force NTRST in JTAG */</td></tr>
<tr class="memitem:a6f1c3a5948df39dd5472e3f5aca32fea" id="r_a6f1c3a5948df39dd5472e3f5aca32fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a>&#160;&#160;&#160;( 0 )   /* PIO Enable Register */</td></tr>
<tr class="memitem:a52661d47da252fca8ab4b4d74d81b2e1" id="r_a52661d47da252fca8ab4b4d74d81b2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a>&#160;&#160;&#160;( 4 )   /* PIO Disable Register */</td></tr>
<tr class="memitem:aad72e429751874c88afee54ed4094f4c" id="r_aad72e429751874c88afee54ed4094f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a>&#160;&#160;&#160;( 8 )   /* PIO Status Register */</td></tr>
<tr class="memitem:a626bde48733b96df120da1492cc7f657" id="r_a626bde48733b96df120da1492cc7f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a626bde48733b96df120da1492cc7f657">PIO_OER</a>&#160;&#160;&#160;( 16 )  /* Output Enable Register */</td></tr>
<tr class="memitem:afc9c83f7a53520d6f0a4693ed1a71290" id="r_afc9c83f7a53520d6f0a4693ed1a71290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a>&#160;&#160;&#160;( 20 )  /* Output Disable Registerr */</td></tr>
<tr class="memitem:af8bdb0ba10c8c78d1285766910b7a450" id="r_af8bdb0ba10c8c78d1285766910b7a450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a>&#160;&#160;&#160;( 24 )  /* Output Status Register */</td></tr>
<tr class="memitem:adbf881c6dbdbfbefc7a8d47bba3831a7" id="r_adbf881c6dbdbfbefc7a8d47bba3831a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a>&#160;&#160;&#160;( 32 )  /* Input Filter Enable Register */</td></tr>
<tr class="memitem:a57d0f880bae7b079a744e81117e38fba" id="r_a57d0f880bae7b079a744e81117e38fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a>&#160;&#160;&#160;( 36 )  /* Input Filter Disable Register */</td></tr>
<tr class="memitem:aaee86796b6c7377f45af8fa9214bbedd" id="r_aaee86796b6c7377f45af8fa9214bbedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a>&#160;&#160;&#160;( 40 )  /* Input Filter Status Register */</td></tr>
<tr class="memitem:adef961dcf226c9ec588d2c7fb39ce8f6" id="r_adef961dcf226c9ec588d2c7fb39ce8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a>&#160;&#160;&#160;( 48 )  /* Set Output Data Register */</td></tr>
<tr class="memitem:a08afe74b98d59d6e30a205282746e95e" id="r_a08afe74b98d59d6e30a205282746e95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a>&#160;&#160;&#160;( 52 )  /* Clear Output Data Register */</td></tr>
<tr class="memitem:aabe5107a622c09e8a890796c31f0eadb" id="r_aabe5107a622c09e8a890796c31f0eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a>&#160;&#160;&#160;( 56 )  /* Output Data Status Register */</td></tr>
<tr class="memitem:a2c967f26a206cd809e6fe94cd9db48f9" id="r_a2c967f26a206cd809e6fe94cd9db48f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a>&#160;&#160;&#160;( 60 )  /* Pin Data Status Register */</td></tr>
<tr class="memitem:a014caab2c2b72dc9bd385986a1f1af93" id="r_a014caab2c2b72dc9bd385986a1f1af93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a>&#160;&#160;&#160;( 64 )  /* Interrupt Enable Register */</td></tr>
<tr class="memitem:aaa8f05e79d7030dd3e8ec1d708206aca" id="r_aaa8f05e79d7030dd3e8ec1d708206aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a>&#160;&#160;&#160;( 68 )  /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a87a64ea0663c5fee9916973346c7636c" id="r_a87a64ea0663c5fee9916973346c7636c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a>&#160;&#160;&#160;( 72 )  /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a28b6a2f5e80abe2d195bed6d76a6eb03" id="r_a28b6a2f5e80abe2d195bed6d76a6eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a>&#160;&#160;&#160;( 76 )  /* Interrupt Status Register */</td></tr>
<tr class="memitem:ad743360c2adc19dc0b86849ee697b3d8" id="r_ad743360c2adc19dc0b86849ee697b3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a>&#160;&#160;&#160;( 80 )  /* Multi-driver Enable Register */</td></tr>
<tr class="memitem:a97ca65c7bdbff0bf5aa96b25f27352c4" id="r_a97ca65c7bdbff0bf5aa96b25f27352c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a>&#160;&#160;&#160;( 84 )  /* Multi-driver Disable Register */</td></tr>
<tr class="memitem:af9a280e128a8b451a04dad70d3d74cc7" id="r_af9a280e128a8b451a04dad70d3d74cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a>&#160;&#160;&#160;( 88 )  /* Multi-driver Status Register */</td></tr>
<tr class="memitem:aff84c9e7b86121cf18fa95938d6b2021" id="r_aff84c9e7b86121cf18fa95938d6b2021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a>&#160;&#160;&#160;( 96 )  /* Pull-up Disable Register */</td></tr>
<tr class="memitem:ad4ac599969dee1d68a7b6917601bf120" id="r_ad4ac599969dee1d68a7b6917601bf120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a>&#160;&#160;&#160;( 100 ) /* Pull-up Enable Register */</td></tr>
<tr class="memitem:a6883dfca9ed613d467b440fc8570f67e" id="r_a6883dfca9ed613d467b440fc8570f67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a>&#160;&#160;&#160;( 104 ) /* Pull-up Status Register */</td></tr>
<tr class="memitem:a8892afaa8c312cb0dc2358e801822b70" id="r_a8892afaa8c312cb0dc2358e801822b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a>&#160;&#160;&#160;( 112 ) /* Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="memitem:a4c6bc543f491bba2e3d2e75b2a7d9cc9" id="r_a4c6bc543f491bba2e3d2e75b2a7d9cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a>&#160;&#160;&#160;( 116 ) /* Select B Register */</td></tr>
<tr class="memitem:ac53695dc2016de7e37e9b9bba37ea812" id="r_ac53695dc2016de7e37e9b9bba37ea812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a>&#160;&#160;&#160;( 120 ) /* AB Select Status Register */</td></tr>
<tr class="memitem:a263ada7a907422d8ab5221ef8709a85e" id="r_a263ada7a907422d8ab5221ef8709a85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a>&#160;&#160;&#160;( 160 ) /* Output Write Enable Register */</td></tr>
<tr class="memitem:a5e08fb0736743b6137863d98fcf23e80" id="r_a5e08fb0736743b6137863d98fcf23e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a>&#160;&#160;&#160;( 164 ) /* Output Write Disable Register */</td></tr>
<tr class="memitem:a08b4ec1d1eb01b2118748bb85c1d377e" id="r_a08b4ec1d1eb01b2118748bb85c1d377e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a>&#160;&#160;&#160;( 168 ) /* Output Write Status Register */</td></tr>
<tr class="memitem:a108629f56688058183fff4032ed2a7dd" id="r_a108629f56688058183fff4032ed2a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&#160;&#160;&#160;( 0 )           /* Main Oscillator Register */</td></tr>
<tr class="memitem:ac41ecef7cbcca0567b1bdf0bcbd1e745" id="r_ac41ecef7cbcca0567b1bdf0bcbd1e745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&#160;&#160;&#160;( 4 )           /* Main Clock  Frequency Register */</td></tr>
<tr class="memitem:ac3306a289bc7223f867537a5dde62dbd" id="r_ac3306a289bc7223f867537a5dde62dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3306a289bc7223f867537a5dde62dbd">CKGR_PLLR</a>&#160;&#160;&#160;( 12 )          /* PLL Register */</td></tr>
<tr class="memitem:abc58240679a941a11db833389e9cdb5f" id="r_abc58240679a941a11db833389e9cdb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc58240679a941a11db833389e9cdb5f">AT91C_CKGR_MOSCEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (CKGR) Main Oscillator Enable */</td></tr>
<tr class="memitem:af521ca4b677587a598023e5dc56719a1" id="r_af521ca4b677587a598023e5dc56719a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af521ca4b677587a598023e5dc56719a1">AT91C_CKGR_OSCBYPASS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (CKGR) Main Oscillator Bypass */</td></tr>
<tr class="memitem:abf711498b5e24df6624a87d941bff78c" id="r_abf711498b5e24df6624a87d941bff78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf711498b5e24df6624a87d941bff78c">AT91C_CKGR_OSCOUNT</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )   /* (CKGR) Main Oscillator Start-up Time */</td></tr>
<tr class="memitem:a0a4edafd10ec19ac8012b0a7816a16af" id="r_a0a4edafd10ec19ac8012b0a7816a16af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a4edafd10ec19ac8012b0a7816a16af">AT91C_CKGR_MAINF</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CKGR) Main Clock Frequency */</td></tr>
<tr class="memitem:a73b42bd9104e5db128eeeaa9e2aacce7" id="r_a73b42bd9104e5db128eeeaa9e2aacce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73b42bd9104e5db128eeeaa9e2aacce7">AT91C_CKGR_MAINRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (CKGR) Main Clock Ready */</td></tr>
<tr class="memitem:afd3b2c5b0412f935aeb39c0f78d8f91c" id="r_afd3b2c5b0412f935aeb39c0f78d8f91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd3b2c5b0412f935aeb39c0f78d8f91c">AT91C_CKGR_DIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )   /* (CKGR) Divider Selected */</td></tr>
<tr class="memitem:ac0ae713cfb4ad96b47cef49e71c5ff05" id="r_ac0ae713cfb4ad96b47cef49e71c5ff05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0ae713cfb4ad96b47cef49e71c5ff05">AT91C_CKGR_DIV_0</a>&#160;&#160;&#160;( 0x0 )         /* (CKGR) Divider output is 0 */</td></tr>
<tr class="memitem:a8ba9b034b178a5883462c0b68560a88c" id="r_a8ba9b034b178a5883462c0b68560a88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ba9b034b178a5883462c0b68560a88c">AT91C_CKGR_DIV_BYPASS</a>&#160;&#160;&#160;( 0x1 )         /* (CKGR) Divider is bypassed */</td></tr>
<tr class="memitem:a68d6a08acab31c911b17fed60dc292dd" id="r_a68d6a08acab31c911b17fed60dc292dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68d6a08acab31c911b17fed60dc292dd">AT91C_CKGR_PLLCOUNT</a>&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )   /* (CKGR) PLL Counter */</td></tr>
<tr class="memitem:a8bc5e7864ae6d6caef840eabb5c52e78" id="r_a8bc5e7864ae6d6caef840eabb5c52e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bc5e7864ae6d6caef840eabb5c52e78">AT91C_CKGR_OUT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) PLL Output Frequency Range */</td></tr>
<tr class="memitem:ab50e86021e3b3e0aa815f578311f2c06" id="r_ab50e86021e3b3e0aa815f578311f2c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab50e86021e3b3e0aa815f578311f2c06">AT91C_CKGR_OUT_0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="memitem:af3a0dfa809b22314f0fb54c16713e863" id="r_af3a0dfa809b22314f0fb54c16713e863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3a0dfa809b22314f0fb54c16713e863">AT91C_CKGR_OUT_1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="memitem:a410e38db81ba806bf2ff5e3de5f0d5d2" id="r_a410e38db81ba806bf2ff5e3de5f0d5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a410e38db81ba806bf2ff5e3de5f0d5d2">AT91C_CKGR_OUT_2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="memitem:ae3e674d92ca57aa4825df959b3ce8163" id="r_ae3e674d92ca57aa4825df959b3ce8163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3e674d92ca57aa4825df959b3ce8163">AT91C_CKGR_OUT_3</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="memitem:a44b46e50ecc26bbccde8938378a86a9f" id="r_a44b46e50ecc26bbccde8938378a86a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44b46e50ecc26bbccde8938378a86a9f">AT91C_CKGR_MUL</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (CKGR) PLL Multiplier */</td></tr>
<tr class="memitem:ae3b998ed6bb1e0da958109b31389aed0" id="r_ae3b998ed6bb1e0da958109b31389aed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3b998ed6bb1e0da958109b31389aed0">AT91C_CKGR_USBDIV</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )   /* (CKGR) Divider for USB Clocks */</td></tr>
<tr class="memitem:a9ce88e4a133a495c8ac8c6c8083ac582" id="r_a9ce88e4a133a495c8ac8c6c8083ac582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ce88e4a133a495c8ac8c6c8083ac582">AT91C_CKGR_USBDIV_0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output */</td></tr>
<tr class="memitem:a46951fbe3aba6bb30149956400061658" id="r_a46951fbe3aba6bb30149956400061658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46951fbe3aba6bb30149956400061658">AT91C_CKGR_USBDIV_1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 2 */</td></tr>
<tr class="memitem:aeee2e43a6c21910e5460bacacff9fc08" id="r_aeee2e43a6c21910e5460bacacff9fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeee2e43a6c21910e5460bacacff9fc08">AT91C_CKGR_USBDIV_2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 4 */</td></tr>
<tr class="memitem:aacd36b77ddfa06bec89a6cd95c831e92" id="r_aacd36b77ddfa06bec89a6cd95c831e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&#160;&#160;&#160;( 0 )         /* System Clock Enable Register */</td></tr>
<tr class="memitem:aa4807f134f3d0d90daa37f59220f6a83" id="r_aa4807f134f3d0d90daa37f59220f6a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&#160;&#160;&#160;( 4 )         /* System Clock Disable Register */</td></tr>
<tr class="memitem:a72b837f4a2dfe540e16e049c3a20155f" id="r_a72b837f4a2dfe540e16e049c3a20155f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&#160;&#160;&#160;( 8 )         /* System Clock Status Register */</td></tr>
<tr class="memitem:a17654b41c5f9f88c153bad07eaaf9afc" id="r_a17654b41c5f9f88c153bad07eaaf9afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>&#160;&#160;&#160;( 16 )        /* Peripheral Clock Enable Register */</td></tr>
<tr class="memitem:a68bfc3402ba2db05d42f9daceeb6c1c1" id="r_a68bfc3402ba2db05d42f9daceeb6c1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>&#160;&#160;&#160;( 20 )        /* Peripheral Clock Disable Register */</td></tr>
<tr class="memitem:ae9434030020f0c439e6e27c3e1295fb2" id="r_ae9434030020f0c439e6e27c3e1295fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>&#160;&#160;&#160;( 24 )        /* Peripheral Clock Status Register */</td></tr>
<tr class="memitem:a33b63e57e286641dc963e5c6e267f52e" id="r_a33b63e57e286641dc963e5c6e267f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a>&#160;&#160;&#160;( 32 )        /* Main Oscillator Register */</td></tr>
<tr class="memitem:a30348d55427a5811fe1b61ea4d5f142c" id="r_a30348d55427a5811fe1b61ea4d5f142c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a>&#160;&#160;&#160;( 36 )        /* Main Clock  Frequency Register */</td></tr>
<tr class="memitem:a45d6947370fcecf22eebd9a8995d3ae2" id="r_a45d6947370fcecf22eebd9a8995d3ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a>&#160;&#160;&#160;( 44 )        /* PLL Register */</td></tr>
<tr class="memitem:a314a6e99b335233bb6335868cf5ea446" id="r_a314a6e99b335233bb6335868cf5ea446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&#160;&#160;&#160;( 48 )        /* Master Clock Register */</td></tr>
<tr class="memitem:adcbdb2898bcbc022d647f11e89fc8077" id="r_adcbdb2898bcbc022d647f11e89fc8077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a>&#160;&#160;&#160;( 64 )        /* Programmable Clock Register */</td></tr>
<tr class="memitem:a4c2d24c6c42778ac54cffb0b264c641f" id="r_a4c2d24c6c42778ac54cffb0b264c641f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&#160;&#160;&#160;( 96 )        /* Interrupt Enable Register */</td></tr>
<tr class="memitem:ae23a907cb7ef6560bf055246a7465722" id="r_ae23a907cb7ef6560bf055246a7465722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&#160;&#160;&#160;( 100 )       /* Interrupt Disable Register */</td></tr>
<tr class="memitem:aa809adcd1690770e60a2395914c18887" id="r_aa809adcd1690770e60a2395914c18887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa809adcd1690770e60a2395914c18887">PMC_SR</a>&#160;&#160;&#160;( 104 )       /* Status Register */</td></tr>
<tr class="memitem:a59741d665166a51370dad4f6bc48431c" id="r_a59741d665166a51370dad4f6bc48431c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&#160;&#160;&#160;( 108 )       /* Interrupt Mask Register */</td></tr>
<tr class="memitem:ac0b54b8eec4f185d31b506fa4ebb4659" id="r_ac0b54b8eec4f185d31b506fa4ebb4659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0b54b8eec4f185d31b506fa4ebb4659">AT91C_PMC_PCK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) Processor Clock */</td></tr>
<tr class="memitem:a1503d9b3a20ac41fcd02106c6a05812e" id="r_a1503d9b3a20ac41fcd02106c6a05812e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1503d9b3a20ac41fcd02106c6a05812e">AT91C_PMC_UDP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (PMC) USB Device Port Clock */</td></tr>
<tr class="memitem:a4134e46a5c50b17e112c5641d0d46dff" id="r_a4134e46a5c50b17e112c5641d0d46dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4134e46a5c50b17e112c5641d0d46dff">AT91C_PMC_PCK0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) Programmable Clock Output */</td></tr>
<tr class="memitem:aa4e39ed61c203c605be7ed47c73213fe" id="r_aa4e39ed61c203c605be7ed47c73213fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4e39ed61c203c605be7ed47c73213fe">AT91C_PMC_PCK1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) Programmable Clock Output */</td></tr>
<tr class="memitem:a95ea2ca477d7add1e5e4d9ee9821dc45" id="r_a95ea2ca477d7add1e5e4d9ee9821dc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95ea2ca477d7add1e5e4d9ee9821dc45">AT91C_PMC_PCK2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) Programmable Clock Output */</td></tr>
<tr class="memitem:a82d9fe431c9b62e9a5f83c2dfa65c83a" id="r_a82d9fe431c9b62e9a5f83c2dfa65c83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82d9fe431c9b62e9a5f83c2dfa65c83a">AT91C_PMC_PCK3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) Programmable Clock Output */</td></tr>
<tr class="memitem:aaa04778b864187f4ef69c232d5624c08" id="r_aaa04778b864187f4ef69c232d5624c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa04778b864187f4ef69c232d5624c08">AT91C_PMC_CSS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (PMC) Programmable Clock Selection */</td></tr>
<tr class="memitem:ab296199ccb1353e23d03f34b8278e2e0" id="r_ab296199ccb1353e23d03f34b8278e2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab296199ccb1353e23d03f34b8278e2e0">AT91C_PMC_CSS_SLOW_CLK</a>&#160;&#160;&#160;( 0x0 )      /* (PMC) Slow Clock is selected */</td></tr>
<tr class="memitem:a813d97b4a832b927fb1c9ea734e0c49d" id="r_a813d97b4a832b927fb1c9ea734e0c49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a813d97b4a832b927fb1c9ea734e0c49d">AT91C_PMC_CSS_MAIN_CLK</a>&#160;&#160;&#160;( 0x1 )      /* (PMC) Main Clock is selected */</td></tr>
<tr class="memitem:a240341dbb684bff674083a308408fb96" id="r_a240341dbb684bff674083a308408fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a240341dbb684bff674083a308408fb96">AT91C_PMC_CSS_PLL_CLK</a>&#160;&#160;&#160;( 0x3 )      /* (PMC) Clock from PLL is selected */</td></tr>
<tr class="memitem:a5008f2f510effd06886208cf385e03d5" id="r_a5008f2f510effd06886208cf385e03d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5008f2f510effd06886208cf385e03d5">AT91C_PMC_PRES</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 2 ) /* (PMC) Programmable Clock Prescaler */</td></tr>
<tr class="memitem:af93c30b1c33911e107f7d80ec3bd447b" id="r_af93c30b1c33911e107f7d80ec3bd447b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af93c30b1c33911e107f7d80ec3bd447b">AT91C_PMC_PRES_CLK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (PMC) Selected clock */</td></tr>
<tr class="memitem:a771237f361ba9230f118bbf90f008a5a" id="r_a771237f361ba9230f118bbf90f008a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a771237f361ba9230f118bbf90f008a5a">AT91C_PMC_PRES_CLK_2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 2 */</td></tr>
<tr class="memitem:a6e6a4ecd6663b6c0ee70c090d7e98894" id="r_a6e6a4ecd6663b6c0ee70c090d7e98894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e6a4ecd6663b6c0ee70c090d7e98894">AT91C_PMC_PRES_CLK_4</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 4 */</td></tr>
<tr class="memitem:ac18fc13dafdb8d4594dbba875bed09a6" id="r_ac18fc13dafdb8d4594dbba875bed09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac18fc13dafdb8d4594dbba875bed09a6">AT91C_PMC_PRES_CLK_8</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 8 */</td></tr>
<tr class="memitem:a600afc9944b0a01f4a750da8962c5316" id="r_a600afc9944b0a01f4a750da8962c5316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a600afc9944b0a01f4a750da8962c5316">AT91C_PMC_PRES_CLK_16</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 16 */</td></tr>
<tr class="memitem:a3c6b34ef4131c2d5b242e3356a4fb4ee" id="r_a3c6b34ef4131c2d5b242e3356a4fb4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c6b34ef4131c2d5b242e3356a4fb4ee">AT91C_PMC_PRES_CLK_32</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 32 */</td></tr>
<tr class="memitem:a16055efe37c00e395bf9b8e9d6d4c827" id="r_a16055efe37c00e395bf9b8e9d6d4c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16055efe37c00e395bf9b8e9d6d4c827">AT91C_PMC_PRES_CLK_64</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 64 */</td></tr>
<tr class="memitem:ab701153e8fa354983de157cfadedd7a2" id="r_ab701153e8fa354983de157cfadedd7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab701153e8fa354983de157cfadedd7a2">AT91C_PMC_MOSCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) MOSC Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a794cb8ea85aa95014e6b4a6a527b1988" id="r_a794cb8ea85aa95014e6b4a6a527b1988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a794cb8ea85aa95014e6b4a6a527b1988">AT91C_PMC_LOCK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (PMC) PLL Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a0a5bcb27abbe8c2fc3c2b9a4bad3bf69" id="r_a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">AT91C_PMC_MCKRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (PMC) MCK_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a0dfbbfdfce6a84247e6c785f2d76c8a8" id="r_a0dfbbfdfce6a84247e6c785f2d76c8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dfbbfdfce6a84247e6c785f2d76c8a8">AT91C_PMC_PCK0RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a9eaab47529d85c7eea6e644e216ea944" id="r_a9eaab47529d85c7eea6e644e216ea944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9eaab47529d85c7eea6e644e216ea944">AT91C_PMC_PCK1RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:aa57ac639cfd8784dfbdd7e6bf446f60f" id="r_aa57ac639cfd8784dfbdd7e6bf446f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa57ac639cfd8784dfbdd7e6bf446f60f">AT91C_PMC_PCK2RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a988a2dbbf4e21bf734c68a82396ec9b4" id="r_a988a2dbbf4e21bf734c68a82396ec9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a988a2dbbf4e21bf734c68a82396ec9b4">AT91C_PMC_PCK3RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="memitem:a65eef9c52ae8e17ad24d08d201fc23b9" id="r_a65eef9c52ae8e17ad24d08d201fc23b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a>&#160;&#160;&#160;( 0 )          /* Reset Control Register */</td></tr>
<tr class="memitem:a65c5b32727f286fc04eff758d2d0a08b" id="r_a65c5b32727f286fc04eff758d2d0a08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a>&#160;&#160;&#160;( 4 )          /* Reset Status Register */</td></tr>
<tr class="memitem:a713bcfabe6192dee6831a01fe985ac1e" id="r_a713bcfabe6192dee6831a01fe985ac1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a>&#160;&#160;&#160;( 8 )          /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ac6f23b32adaeb850f3db01283604d905" id="r_ac6f23b32adaeb850f3db01283604d905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6f23b32adaeb850f3db01283604d905">AT91C_RSTC_PROCRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) Processor Reset */</td></tr>
<tr class="memitem:a955d030f26231412c120bb3132ce56e2" id="r_a955d030f26231412c120bb3132ce56e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a955d030f26231412c120bb3132ce56e2">AT91C_RSTC_PERRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (RSTC) Peripheral Reset */</td></tr>
<tr class="memitem:a57e2c621b94abfd7ad35c31c33dcac6d" id="r_a57e2c621b94abfd7ad35c31c33dcac6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57e2c621b94abfd7ad35c31c33dcac6d">AT91C_RSTC_EXTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (RSTC) External Reset */</td></tr>
<tr class="memitem:aa18a97761386e5a18f74400eeda6f113" id="r_aa18a97761386e5a18f74400eeda6f113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa18a97761386e5a18f74400eeda6f113">AT91C_RSTC_KEY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (RSTC) Password */</td></tr>
<tr class="memitem:a8647938ff8ece9ed87e31620c83f0301" id="r_a8647938ff8ece9ed87e31620c83f0301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8647938ff8ece9ed87e31620c83f0301">AT91C_RSTC_URSTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Status */</td></tr>
<tr class="memitem:ad836bd7b8548dfc47593ebd8a3ff4011" id="r_ad836bd7b8548dfc47593ebd8a3ff4011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad836bd7b8548dfc47593ebd8a3ff4011">AT91C_RSTC_BODSTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) Brownout Detection Status */</td></tr>
<tr class="memitem:acf50947499d8142fca62ea626b77fce0" id="r_acf50947499d8142fca62ea626b77fce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf50947499d8142fca62ea626b77fce0">AT91C_RSTC_RSTTYP</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (RSTC) Reset Type */</td></tr>
<tr class="memitem:ac8c4290ddd698e23911614b353f97ec2" id="r_ac8c4290ddd698e23911614b353f97ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8c4290ddd698e23911614b353f97ec2">AT91C_RSTC_RSTTYP_POWERUP</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (RSTC) Power-up Reset. VDDCORE rising. */</td></tr>
<tr class="memitem:aee9aa42b293f2cfdd33534e5450a391b" id="r_aee9aa42b293f2cfdd33534e5450a391b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee9aa42b293f2cfdd33534e5450a391b">AT91C_RSTC_RSTTYP_WAKEUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (RSTC) WakeUp Reset. VDDCORE rising. */</td></tr>
<tr class="memitem:a61b7102af0f1a772a46654cb83eabbd3" id="r_a61b7102af0f1a772a46654cb83eabbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61b7102af0f1a772a46654cb83eabbd3">AT91C_RSTC_RSTTYP_WATCHDOG</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</td></tr>
<tr class="memitem:a34c1d1d25e07ff7a86ad2e0f3d4d1538" id="r_a34c1d1d25e07ff7a86ad2e0f3d4d1538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34c1d1d25e07ff7a86ad2e0f3d4d1538">AT91C_RSTC_RSTTYP_SOFTWARE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (RSTC) Software Reset. Processor reset required by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> software. */</td></tr>
<tr class="memitem:ad12ffeb4a28ade956274fec7cdab34f7" id="r_ad12ffeb4a28ade956274fec7cdab34f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad12ffeb4a28ade956274fec7cdab34f7">AT91C_RSTC_RSTTYP_USER</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (RSTC) User Reset. NRST pin detected low. */</td></tr>
<tr class="memitem:a656db27a982840c08cafa4df24849ef0" id="r_a656db27a982840c08cafa4df24849ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a656db27a982840c08cafa4df24849ef0">AT91C_RSTC_RSTTYP_BROWNOUT</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (RSTC) Brownout Reset occurred. */</td></tr>
<tr class="memitem:ad59ae3b16ce8892f89f0a445c15b74b6" id="r_ad59ae3b16ce8892f89f0a445c15b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad59ae3b16ce8892f89f0a445c15b74b6">AT91C_RSTC_NRSTL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) NRST pin level */</td></tr>
<tr class="memitem:ab8aec8f15a7c4fd75723da11513a9119" id="r_ab8aec8f15a7c4fd75723da11513a9119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8aec8f15a7c4fd75723da11513a9119">AT91C_RSTC_SRCMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (RSTC) Software Reset Command in Progress. */</td></tr>
<tr class="memitem:aa267aca405f117ff10304d5900292aaa" id="r_aa267aca405f117ff10304d5900292aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa267aca405f117ff10304d5900292aaa">AT91C_RSTC_URSTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Enable */</td></tr>
<tr class="memitem:ac4c3efb23695a0ecc4ec7cd7bd36950b" id="r_ac4c3efb23695a0ecc4ec7cd7bd36950b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4c3efb23695a0ecc4ec7cd7bd36950b">AT91C_RSTC_URSTIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (RSTC) User Reset Interrupt Enable */</td></tr>
<tr class="memitem:a88087fec0c0bd6fb62dc4ca27005648a" id="r_a88087fec0c0bd6fb62dc4ca27005648a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88087fec0c0bd6fb62dc4ca27005648a">AT91C_RSTC_ERSTL</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (RSTC) User Reset Enable */</td></tr>
<tr class="memitem:a05c7925d4222e93229ff3cb2633aa20d" id="r_a05c7925d4222e93229ff3cb2633aa20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05c7925d4222e93229ff3cb2633aa20d">AT91C_RSTC_BODIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) Brownout Detection Interrupt Enable */</td></tr>
<tr class="memitem:af77546b861a679c9b0d8fc3daf11aaf1" id="r_af77546b861a679c9b0d8fc3daf11aaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a>&#160;&#160;&#160;( 0 )           /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ace1e332520140ed8c5074b316751663d" id="r_ace1e332520140ed8c5074b316751663d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a>&#160;&#160;&#160;( 4 )           /* Real-time Alarm Register */</td></tr>
<tr class="memitem:a87bf08880c99cb1e0f829b880601c7f2" id="r_a87bf08880c99cb1e0f829b880601c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a>&#160;&#160;&#160;( 8 )           /* Real-time Value Register */</td></tr>
<tr class="memitem:a9bcfeccf1ff30f0ef923de0ab78aa702" id="r_a9bcfeccf1ff30f0ef923de0ab78aa702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a>&#160;&#160;&#160;( 12 )          /* Real-time Status Register */</td></tr>
<tr class="memitem:adffc1c654af2fc3ab5ffc0521787f216" id="r_adffc1c654af2fc3ab5ffc0521787f216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adffc1c654af2fc3ab5ffc0521787f216">AT91C_RTTC_RTPRES</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (RTTC) Real-time Timer Prescaler Value */</td></tr>
<tr class="memitem:a3a25ccc49d33d296f1369fbe0de131ab" id="r_a3a25ccc49d33d296f1369fbe0de131ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a25ccc49d33d296f1369fbe0de131ab">AT91C_RTTC_ALMIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (RTTC) Alarm Interrupt Enable */</td></tr>
<tr class="memitem:a8b1fa743c6388662c279b13e931fbf1b" id="r_a8b1fa743c6388662c279b13e931fbf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b1fa743c6388662c279b13e931fbf1b">AT91C_RTTC_RTTINCIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )   /* (RTTC) Real Time Timer Increment Interrupt Enable */</td></tr>
<tr class="memitem:ab2a693e4069960bc7a8bef5e76040002" id="r_ab2a693e4069960bc7a8bef5e76040002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2a693e4069960bc7a8bef5e76040002">AT91C_RTTC_RTTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )   /* (RTTC) Real Time Timer Restart */</td></tr>
<tr class="memitem:acebecb0a20c4f0b4ae212213cad51fc4" id="r_acebecb0a20c4f0b4ae212213cad51fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acebecb0a20c4f0b4ae212213cad51fc4">AT91C_RTTC_ALMV</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Alarm Value */</td></tr>
<tr class="memitem:a9d31b14a0e5428ef9db156cefed59d7a" id="r_a9d31b14a0e5428ef9db156cefed59d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d31b14a0e5428ef9db156cefed59d7a">AT91C_RTTC_CRTV</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Current Real-time Value */</td></tr>
<tr class="memitem:a22bf9ab29ce142fff96b15fc77d2091e" id="r_a22bf9ab29ce142fff96b15fc77d2091e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22bf9ab29ce142fff96b15fc77d2091e">AT91C_RTTC_ALMS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (RTTC) Real-time Alarm Status */</td></tr>
<tr class="memitem:a0cae5928afb38404973b0489ed5d0b51" id="r_a0cae5928afb38404973b0489ed5d0b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cae5928afb38404973b0489ed5d0b51">AT91C_RTTC_RTTINC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (RTTC) Real-time Timer Increment */</td></tr>
<tr class="memitem:abb6a1f94faa15313ede77ffde49eff5b" id="r_abb6a1f94faa15313ede77ffde49eff5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a>&#160;&#160;&#160;( 0 )            /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a24f4a83eefa176061d5d110181ce30d4" id="r_a24f4a83eefa176061d5d110181ce30d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a>&#160;&#160;&#160;( 4 )            /* Period Interval Status Register */</td></tr>
<tr class="memitem:a8c8fd80acd190953633dcbbae6e55ed0" id="r_a8c8fd80acd190953633dcbbae6e55ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a>&#160;&#160;&#160;( 8 )            /* Period Interval Value Register */</td></tr>
<tr class="memitem:ae36e200dd4bdff4e73139eba50b040ff" id="r_ae36e200dd4bdff4e73139eba50b040ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a>&#160;&#160;&#160;( 12 )           /* Period Interval Image Register */</td></tr>
<tr class="memitem:a530cdd281b4fb0828fa30fa8bc6d9502" id="r_a530cdd281b4fb0828fa30fa8bc6d9502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a530cdd281b4fb0828fa30fa8bc6d9502">AT91C_PITC_PIV</a>&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Periodic Interval Value */</td></tr>
<tr class="memitem:a74f259e80bef7866567e4118c992146a" id="r_a74f259e80bef7866567e4118c992146a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74f259e80bef7866567e4118c992146a">AT91C_PITC_PITEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (PITC) Periodic Interval Timer Enabled */</td></tr>
<tr class="memitem:ac2d23cd44f3075eeaf71d4b80de494f8" id="r_ac2d23cd44f3075eeaf71d4b80de494f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2d23cd44f3075eeaf71d4b80de494f8">AT91C_PITC_PITIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )    /* (PITC) Periodic Interval Timer Interrupt Enable */</td></tr>
<tr class="memitem:ad9aa2174cedda4fea90f814f346caeb5" id="r_ad9aa2174cedda4fea90f814f346caeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9aa2174cedda4fea90f814f346caeb5">AT91C_PITC_PITS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (PITC) Periodic Interval Timer Status */</td></tr>
<tr class="memitem:abe19805a51d45572affc66cfde229eea" id="r_abe19805a51d45572affc66cfde229eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe19805a51d45572affc66cfde229eea">AT91C_PITC_CPIV</a>&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Current Periodic Interval Value */</td></tr>
<tr class="memitem:aae5dbbf1a38069fd56dc429ea51ee675" id="r_aae5dbbf1a38069fd56dc429ea51ee675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae5dbbf1a38069fd56dc429ea51ee675">AT91C_PITC_PICNT</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 20 )  /* (PITC) Periodic Interval Counter */</td></tr>
<tr class="memitem:a33bc6fc719a983f3cda4a15533225650" id="r_a33bc6fc719a983f3cda4a15533225650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a>&#160;&#160;&#160;( 0 )           /* Watchdog Control Register */</td></tr>
<tr class="memitem:a362479937f85f96a72d3bbbe9aab096c" id="r_a362479937f85f96a72d3bbbe9aab096c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a>&#160;&#160;&#160;( 4 )           /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a847fb63add5080e605cedeb4c54f4e50" id="r_a847fb63add5080e605cedeb4c54f4e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a>&#160;&#160;&#160;( 8 )           /* Watchdog Status Register */</td></tr>
<tr class="memitem:ae2ad52fd4b99b30d372c5a23b209d144" id="r_ae2ad52fd4b99b30d372c5a23b209d144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2ad52fd4b99b30d372c5a23b209d144">AT91C_WDTC_WDRSTT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Restart */</td></tr>
<tr class="memitem:a2f80286cf30378eb04e5a94832efd4fd" id="r_a2f80286cf30378eb04e5a94832efd4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f80286cf30378eb04e5a94832efd4fd">AT91C_WDTC_KEY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (WDTC) Watchdog KEY Password */</td></tr>
<tr class="memitem:ad0a6fee5bfa9a6e6ff69675aa78aaa94" id="r_ad0a6fee5bfa9a6e6ff69675aa78aaa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0a6fee5bfa9a6e6ff69675aa78aaa94">AT91C_WDTC_WDV</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 0 )  /* (WDTC) Watchdog Timer Restart */</td></tr>
<tr class="memitem:a8bc0f0e0ba94fc295288ea67e033351d" id="r_a8bc0f0e0ba94fc295288ea67e033351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bc0f0e0ba94fc295288ea67e033351d">AT91C_WDTC_WDFIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )   /* (WDTC) Watchdog Fault Interrupt Enable */</td></tr>
<tr class="memitem:aab69aebae30f8b00613ce38d21842af6" id="r_aab69aebae30f8b00613ce38d21842af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab69aebae30f8b00613ce38d21842af6">AT91C_WDTC_WDRSTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )   /* (WDTC) Watchdog Reset Enable */</td></tr>
<tr class="memitem:a01bd2716917bb781553cacc20dadd736" id="r_a01bd2716917bb781553cacc20dadd736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01bd2716917bb781553cacc20dadd736">AT91C_WDTC_WDRPROC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (WDTC) Watchdog Timer Restart */</td></tr>
<tr class="memitem:a14f2f2814929d111a4e7e8e1225d8a68" id="r_a14f2f2814929d111a4e7e8e1225d8a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14f2f2814929d111a4e7e8e1225d8a68">AT91C_WDTC_WDDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (WDTC) Watchdog Disable */</td></tr>
<tr class="memitem:a90b3b54b990353f42ea64454eeadc565" id="r_a90b3b54b990353f42ea64454eeadc565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90b3b54b990353f42ea64454eeadc565">AT91C_WDTC_WDD</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 16 ) /* (WDTC) Watchdog Delta Value */</td></tr>
<tr class="memitem:a1a49ae25dd4fc009d4992c8b41f35d5a" id="r_a1a49ae25dd4fc009d4992c8b41f35d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a49ae25dd4fc009d4992c8b41f35d5a">AT91C_WDTC_WDDBGHLT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (WDTC) Watchdog Debug Halt */</td></tr>
<tr class="memitem:ab9740dbe480fa2c505dea37ee6ad2161" id="r_ab9740dbe480fa2c505dea37ee6ad2161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9740dbe480fa2c505dea37ee6ad2161">AT91C_WDTC_WDIDLEHLT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )   /* (WDTC) Watchdog Idle Halt */</td></tr>
<tr class="memitem:aa2d6bd01172c27288eb7d5dcdd18893c" id="r_aa2d6bd01172c27288eb7d5dcdd18893c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2d6bd01172c27288eb7d5dcdd18893c">AT91C_WDTC_WDUNF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Underflow */</td></tr>
<tr class="memitem:a07900f53d22ce8dc1576708761ca2f3b" id="r_a07900f53d22ce8dc1576708761ca2f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07900f53d22ce8dc1576708761ca2f3b">AT91C_WDTC_WDERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (WDTC) Watchdog Error */</td></tr>
<tr class="memitem:a58ecb2b8aceae4d67b3dab97272ef8a1" id="r_a58ecb2b8aceae4d67b3dab97272ef8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58ecb2b8aceae4d67b3dab97272ef8a1">VREG_MR</a>&#160;&#160;&#160;( 0 )        /* Voltage Regulator <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:af7e17711279e7d6ba81e03b87b6dffce" id="r_af7e17711279e7d6ba81e03b87b6dffce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7e17711279e7d6ba81e03b87b6dffce">AT91C_VREG_PSTDBY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (VREG) Voltage Regulator Power Standby <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a7e9f7a3dc2cf529348f2295ad21b3025" id="r_a7e9f7a3dc2cf529348f2295ad21b3025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a>&#160;&#160;&#160;( 0 )          /* MC Remap Control Register */</td></tr>
<tr class="memitem:ae1e9197a40479407c29f7efb1a8efd9a" id="r_ae1e9197a40479407c29f7efb1a8efd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a>&#160;&#160;&#160;( 4 )          /* MC Abort Status Register */</td></tr>
<tr class="memitem:aa4c2626d6c2ac373cea862f15516a0b0" id="r_aa4c2626d6c2ac373cea862f15516a0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a>&#160;&#160;&#160;( 8 )          /* MC Abort Address Status Register */</td></tr>
<tr class="memitem:a56e71c1eef6133561636a2dad91b5121" id="r_a56e71c1eef6133561636a2dad91b5121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a>&#160;&#160;&#160;( 96 )         /* MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ab7f999f08036052b9db3f03405bf54ae" id="r_ab7f999f08036052b9db3f03405bf54ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a>&#160;&#160;&#160;( 100 )        /* MC Flash Command Register */</td></tr>
<tr class="memitem:a2ea651b93de3a0e8226b2a7badc16406" id="r_a2ea651b93de3a0e8226b2a7badc16406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a>&#160;&#160;&#160;( 104 )        /* MC Flash Status Register */</td></tr>
<tr class="memitem:ab6b8204ee6ccdefb2d36105a2073d01f" id="r_ab6b8204ee6ccdefb2d36105a2073d01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6b8204ee6ccdefb2d36105a2073d01f">AT91C_MC_RCB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Remap Command Bit */</td></tr>
<tr class="memitem:a83add5d1d2f89823dea4c9e7de0044f3" id="r_a83add5d1d2f89823dea4c9e7de0044f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83add5d1d2f89823dea4c9e7de0044f3">AT91C_MC_UNDADD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Undefined Addess Abort Status */</td></tr>
<tr class="memitem:a1b3fbdb62ca970ae579a3672e8cf9c1d" id="r_a1b3fbdb62ca970ae579a3672e8cf9c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b3fbdb62ca970ae579a3672e8cf9c1d">AT91C_MC_MISADD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (MC) Misaligned Addess Abort Status */</td></tr>
<tr class="memitem:a8bfb506f1d00374bd55155c4f64bd5ac" id="r_a8bfb506f1d00374bd55155c4f64bd5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bfb506f1d00374bd55155c4f64bd5ac">AT91C_MC_ABTSZ</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Abort Size Status */</td></tr>
<tr class="memitem:a44e3602d58de4b878889737e353b61be" id="r_a44e3602d58de4b878889737e353b61be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44e3602d58de4b878889737e353b61be">AT91C_MC_ABTSZ_BYTE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) Byte */</td></tr>
<tr class="memitem:a0a13bdc3d578896c79a5bb02840317f9" id="r_a0a13bdc3d578896c79a5bb02840317f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a13bdc3d578896c79a5bb02840317f9">AT91C_MC_ABTSZ_HWORD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Half-word */</td></tr>
<tr class="memitem:a380b81e6fac8a2d5f449e5e1e84c38c2" id="r_a380b81e6fac8a2d5f449e5e1e84c38c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a380b81e6fac8a2d5f449e5e1e84c38c2">AT91C_MC_ABTSZ_WORD</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) Word */</td></tr>
<tr class="memitem:a722eba792397e6b4914393b1568bed7b" id="r_a722eba792397e6b4914393b1568bed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a722eba792397e6b4914393b1568bed7b">AT91C_MC_ABTTYP</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 )  /* (MC) Abort Type Status */</td></tr>
<tr class="memitem:afbdc9661f6c7a1cc816b4c192b00258f" id="r_afbdc9661f6c7a1cc816b4c192b00258f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbdc9661f6c7a1cc816b4c192b00258f">AT91C_MC_ABTTYP_DATAR</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 10 )  /* (MC) Data <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td></tr>
<tr class="memitem:a25c9e10a822050804bfb5447bba9ea98" id="r_a25c9e10a822050804bfb5447bba9ea98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25c9e10a822050804bfb5447bba9ea98">AT91C_MC_ABTTYP_DATAW</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Data Write */</td></tr>
<tr class="memitem:a16ce99f0f201bd373ed95b26988c5ffc" id="r_a16ce99f0f201bd373ed95b26988c5ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16ce99f0f201bd373ed95b26988c5ffc">AT91C_MC_ABTTYP_FETCH</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 10 )  /* (MC) Code Fetch */</td></tr>
<tr class="memitem:ad9f0ffb340fe4ccca8438bd941f800a0" id="r_ad9f0ffb340fe4ccca8438bd941f800a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9f0ffb340fe4ccca8438bd941f800a0">AT91C_MC_MST0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Master 0 Abort Source */</td></tr>
<tr class="memitem:a6ac63d9679da659f2cfed44d469c7ea7" id="r_a6ac63d9679da659f2cfed44d469c7ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ac63d9679da659f2cfed44d469c7ea7">AT91C_MC_MST1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Master 1 Abort Source */</td></tr>
<tr class="memitem:a410c1fc6c826559a0cc5a00cb6ac4b4a" id="r_a410c1fc6c826559a0cc5a00cb6ac4b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a410c1fc6c826559a0cc5a00cb6ac4b4a">AT91C_MC_SVMST0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Saved Master 0 Abort Source */</td></tr>
<tr class="memitem:adb9e13156e6ec0b2118e258087f267be" id="r_adb9e13156e6ec0b2118e258087f267be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb9e13156e6ec0b2118e258087f267be">AT91C_MC_SVMST1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Saved Master 1 Abort Source */</td></tr>
<tr class="memitem:a28791a45fc8d97eaf19f89d59af16bdd" id="r_a28791a45fc8d97eaf19f89d59af16bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28791a45fc8d97eaf19f89d59af16bdd">AT91C_MC_FRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Flash Ready */</td></tr>
<tr class="memitem:a5c23992ce74663c5c677c9ffa4f9ca8a" id="r_a5c23992ce74663c5c677c9ffa4f9ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c23992ce74663c5c677c9ffa4f9ca8a">AT91C_MC_LOCKE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (MC) Lock Error */</td></tr>
<tr class="memitem:a51003d4a42a14b09c31e40b112a3444e" id="r_a51003d4a42a14b09c31e40b112a3444e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51003d4a42a14b09c31e40b112a3444e">AT91C_MC_PROGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (MC) Programming Error */</td></tr>
<tr class="memitem:acfb9c2131577637928888eba5e37feb9" id="r_acfb9c2131577637928888eba5e37feb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfb9c2131577637928888eba5e37feb9">AT91C_MC_NEBP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (MC) No Erase Before Programming */</td></tr>
<tr class="memitem:abde1149723253a6b754a0e046a0743f2" id="r_abde1149723253a6b754a0e046a0743f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abde1149723253a6b754a0e046a0743f2">AT91C_MC_FWS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Flash Wait State */</td></tr>
<tr class="memitem:a24a24f5e0887516b01745b784bb79acc" id="r_a24a24f5e0887516b01745b784bb79acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24a24f5e0887516b01745b784bb79acc">AT91C_MC_FWS_0FWS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) 1 cycle for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 2 for Write operations */</td></tr>
<tr class="memitem:a2c9b74e35c152de5a755a13a05e51349" id="r_a2c9b74e35c152de5a755a13a05e51349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c9b74e35c152de5a755a13a05e51349">AT91C_MC_FWS_1FWS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) 2 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 3 for Write operations */</td></tr>
<tr class="memitem:a686bdaa960fa1c91cb3451b639aac253" id="r_a686bdaa960fa1c91cb3451b639aac253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a686bdaa960fa1c91cb3451b639aac253">AT91C_MC_FWS_2FWS</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) 3 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td></tr>
<tr class="memitem:a62e144d03d7512ddc936e3075294bfc0" id="r_a62e144d03d7512ddc936e3075294bfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62e144d03d7512ddc936e3075294bfc0">AT91C_MC_FWS_3FWS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) 4 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td></tr>
<tr class="memitem:a4cd92d2de8be30cf8e64c12516d96d00" id="r_a4cd92d2de8be30cf8e64c12516d96d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cd92d2de8be30cf8e64c12516d96d00">AT91C_MC_FMCN</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (MC) Flash Microsecond Cycle Number */</td></tr>
<tr class="memitem:afa08db9089e589641ed9288d46c9614a" id="r_afa08db9089e589641ed9288d46c9614a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa08db9089e589641ed9288d46c9614a">AT91C_MC_FCMD</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )   /* (MC) Flash Command */</td></tr>
<tr class="memitem:afa4afd5ef56ff009bde9e6e44ab5aae7" id="r_afa4afd5ef56ff009bde9e6e44ab5aae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa4afd5ef56ff009bde9e6e44ab5aae7">AT91C_MC_FCMD_START_PROG</a>&#160;&#160;&#160;( 0x1 )        /* (MC) Starts <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming of th epage specified by PAGEN. */</td></tr>
<tr class="memitem:aab77d58f4a72dbf03af6402d0b62147e" id="r_aab77d58f4a72dbf03af6402d0b62147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab77d58f4a72dbf03af6402d0b62147e">AT91C_MC_FCMD_LOCK</a>&#160;&#160;&#160;( 0x2 )        /* (MC) Starts <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> lock sequence of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 7 of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td></tr>
<tr class="memitem:a60f398760749191c1d45abb7aa62862f" id="r_a60f398760749191c1d45abb7aa62862f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60f398760749191c1d45abb7aa62862f">AT91C_MC_FCMD_PROG_AND_LOCK</a>&#160;&#160;&#160;( 0x3 )        /* (MC) The lock sequence automatically happens after <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming sequence is completed. */</td></tr>
<tr class="memitem:aab3859711589ff3e72f9f9f9404b32c6" id="r_aab3859711589ff3e72f9f9f9404b32c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab3859711589ff3e72f9f9f9404b32c6">AT91C_MC_FCMD_UNLOCK</a>&#160;&#160;&#160;( 0x4 )        /* (MC) Starts an unlock sequence of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 7 of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td></tr>
<tr class="memitem:a3ef6511577c1f4d0027df47cb46b87ea" id="r_a3ef6511577c1f4d0027df47cb46b87ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ef6511577c1f4d0027df47cb46b87ea">AT91C_MC_FCMD_ERASE_ALL</a>&#160;&#160;&#160;( 0x8 )        /* (MC) Starts <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> erase of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> entire <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#ae2187eab120811c05bc976e27dc27659">flash.If</a> at least <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> page is <a class="el" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a>, <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> command is cancelled. */</td></tr>
<tr class="memitem:addf2b98be37e34298229d5bd71708381" id="r_addf2b98be37e34298229d5bd71708381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addf2b98be37e34298229d5bd71708381">AT91C_MC_FCMD_SET_GP_NVM</a>&#160;&#160;&#160;( 0xB )        /* (MC) Set General Purpose NVM bits. */</td></tr>
<tr class="memitem:a597031dde990b28e55feb8784e9c2869" id="r_a597031dde990b28e55feb8784e9c2869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a597031dde990b28e55feb8784e9c2869">AT91C_MC_FCMD_CLR_GP_NVM</a>&#160;&#160;&#160;( 0xD )        /* (MC) Clear General Purpose NVM bits. */</td></tr>
<tr class="memitem:a0aa353f7ff15e472ebaa3495db64d9d1" id="r_a0aa353f7ff15e472ebaa3495db64d9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aa353f7ff15e472ebaa3495db64d9d1">AT91C_MC_FCMD_SET_SECURITY</a>&#160;&#160;&#160;( 0xF )        /* (MC) Set Security Bit. */</td></tr>
<tr class="memitem:ae5daf68a2f229a51d570dc384b20e984" id="r_ae5daf68a2f229a51d570dc384b20e984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5daf68a2f229a51d570dc384b20e984">AT91C_MC_PAGEN</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 8 ) /* (MC) Page Number */</td></tr>
<tr class="memitem:a1cbd8e060f370881e5513905b9a4400d" id="r_a1cbd8e060f370881e5513905b9a4400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cbd8e060f370881e5513905b9a4400d">AT91C_MC_KEY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (MC) Writing Protect Key */</td></tr>
<tr class="memitem:a6889b77fb99e4a2b1a07cb9b6a5ad857" id="r_a6889b77fb99e4a2b1a07cb9b6a5ad857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6889b77fb99e4a2b1a07cb9b6a5ad857">AT91C_MC_SECURITY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (MC) Security Bit Status */</td></tr>
<tr class="memitem:a77973b31e0de8f783117d9e81624bd1d" id="r_a77973b31e0de8f783117d9e81624bd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77973b31e0de8f783117d9e81624bd1d">AT91C_MC_GPNVM0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Sector 0 Lock Status */</td></tr>
<tr class="memitem:a3d219d794fc09544a80daa38bb4ec6fb" id="r_a3d219d794fc09544a80daa38bb4ec6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d219d794fc09544a80daa38bb4ec6fb">AT91C_MC_GPNVM1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (MC) Sector 1 Lock Status */</td></tr>
<tr class="memitem:a364c37442845f55309a2bd2a570fa65b" id="r_a364c37442845f55309a2bd2a570fa65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a364c37442845f55309a2bd2a570fa65b">AT91C_MC_GPNVM2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Sector 2 Lock Status */</td></tr>
<tr class="memitem:a3dbf487d59f269f85f06e9517e892820" id="r_a3dbf487d59f269f85f06e9517e892820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dbf487d59f269f85f06e9517e892820">AT91C_MC_GPNVM3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (MC) Sector 3 Lock Status */</td></tr>
<tr class="memitem:afcc44ce3e43904353c35801da8f07b4c" id="r_afcc44ce3e43904353c35801da8f07b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afcc44ce3e43904353c35801da8f07b4c">AT91C_MC_GPNVM4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (MC) Sector 4 Lock Status */</td></tr>
<tr class="memitem:a870f46762932a34cec683ea772e16939" id="r_a870f46762932a34cec683ea772e16939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a870f46762932a34cec683ea772e16939">AT91C_MC_GPNVM5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (MC) Sector 5 Lock Status */</td></tr>
<tr class="memitem:a7d51945411fc4f34fb0b0a5070554b7e" id="r_a7d51945411fc4f34fb0b0a5070554b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d51945411fc4f34fb0b0a5070554b7e">AT91C_MC_GPNVM6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )  /* (MC) Sector 6 Lock Status */</td></tr>
<tr class="memitem:af15097f4e117f1ef3673f1ad9120dcf2" id="r_af15097f4e117f1ef3673f1ad9120dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af15097f4e117f1ef3673f1ad9120dcf2">AT91C_MC_GPNVM7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (MC) Sector 7 Lock Status */</td></tr>
<tr class="memitem:a8837a767ba9bebb4e1867394e6ef4d94" id="r_a8837a767ba9bebb4e1867394e6ef4d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8837a767ba9bebb4e1867394e6ef4d94">AT91C_MC_LOCKS0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Sector 0 Lock Status */</td></tr>
<tr class="memitem:a6be750933740d336b55dd8d8e467a003" id="r_a6be750933740d336b55dd8d8e467a003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6be750933740d336b55dd8d8e467a003">AT91C_MC_LOCKS1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Sector 1 Lock Status */</td></tr>
<tr class="memitem:a4d73d4c348b2cf0545d991b3f858b6a0" id="r_a4d73d4c348b2cf0545d991b3f858b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d73d4c348b2cf0545d991b3f858b6a0">AT91C_MC_LOCKS2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )  /* (MC) Sector 2 Lock Status */</td></tr>
<tr class="memitem:a1616435849d9c56515fe93afa5921e99" id="r_a1616435849d9c56515fe93afa5921e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1616435849d9c56515fe93afa5921e99">AT91C_MC_LOCKS3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )  /* (MC) Sector 3 Lock Status */</td></tr>
<tr class="memitem:a90d0ce32f6fd4a0741c1895901e5f6fd" id="r_a90d0ce32f6fd4a0741c1895901e5f6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90d0ce32f6fd4a0741c1895901e5f6fd">AT91C_MC_LOCKS4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (MC) Sector 4 Lock Status */</td></tr>
<tr class="memitem:a30747aaee928ce37676044fc054ef2d2" id="r_a30747aaee928ce37676044fc054ef2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30747aaee928ce37676044fc054ef2d2">AT91C_MC_LOCKS5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )  /* (MC) Sector 5 Lock Status */</td></tr>
<tr class="memitem:af08178928b1c222b5c8f77118545a981" id="r_af08178928b1c222b5c8f77118545a981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af08178928b1c222b5c8f77118545a981">AT91C_MC_LOCKS6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )  /* (MC) Sector 6 Lock Status */</td></tr>
<tr class="memitem:ae99cc78f64afd20d980185980bafc47d" id="r_ae99cc78f64afd20d980185980bafc47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae99cc78f64afd20d980185980bafc47d">AT91C_MC_LOCKS7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )  /* (MC) Sector 7 Lock Status */</td></tr>
<tr class="memitem:a01bba183b0d0e85f2e5111464fed5d9a" id="r_a01bba183b0d0e85f2e5111464fed5d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01bba183b0d0e85f2e5111464fed5d9a">AT91C_MC_LOCKS8</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Sector 8 Lock Status */</td></tr>
<tr class="memitem:a138a49a023ee1e8d4d5769d09813bb62" id="r_a138a49a023ee1e8d4d5769d09813bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a138a49a023ee1e8d4d5769d09813bb62">AT91C_MC_LOCKS9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Sector 9 Lock Status */</td></tr>
<tr class="memitem:a2e0f2c8ac71257fa1559f93658ea037d" id="r_a2e0f2c8ac71257fa1559f93658ea037d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e0f2c8ac71257fa1559f93658ea037d">AT91C_MC_LOCKS10</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 26 )  /* (MC) Sector 10 Lock Status */</td></tr>
<tr class="memitem:a8e6480d4c2ceb227a2478985322b115c" id="r_a8e6480d4c2ceb227a2478985322b115c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e6480d4c2ceb227a2478985322b115c">AT91C_MC_LOCKS11</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 27 )  /* (MC) Sector 11 Lock Status */</td></tr>
<tr class="memitem:a51aa6cf64868087e2d522c49e3e4e26a" id="r_a51aa6cf64868087e2d522c49e3e4e26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51aa6cf64868087e2d522c49e3e4e26a">AT91C_MC_LOCKS12</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )  /* (MC) Sector 12 Lock Status */</td></tr>
<tr class="memitem:a031625681fe68f737d2c94af5a7764d5" id="r_a031625681fe68f737d2c94af5a7764d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a031625681fe68f737d2c94af5a7764d5">AT91C_MC_LOCKS13</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )  /* (MC) Sector 13 Lock Status */</td></tr>
<tr class="memitem:a436c78823744781881884f699db34304" id="r_a436c78823744781881884f699db34304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a436c78823744781881884f699db34304">AT91C_MC_LOCKS14</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )  /* (MC) Sector 14 Lock Status */</td></tr>
<tr class="memitem:ab49990c4303faa7aa6c0165a602b3931" id="r_ab49990c4303faa7aa6c0165a602b3931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab49990c4303faa7aa6c0165a602b3931">AT91C_MC_LOCKS15</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )  /* (MC) Sector 15 Lock Status */</td></tr>
<tr class="memitem:a3ecc73f7a1477b6815f7f7937eebaefc" id="r_a3ecc73f7a1477b6815f7f7937eebaefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a>&#160;&#160;&#160;( 0 )           /* Control Register */</td></tr>
<tr class="memitem:ac7ef4bc319505d5dec038a619132b3a2" id="r_ac7ef4bc319505d5dec038a619132b3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a>&#160;&#160;&#160;( 4 )           /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a41ec241fd319fafc815be1fa76aedae7" id="r_a41ec241fd319fafc815be1fa76aedae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a>&#160;&#160;&#160;( 8 )           /* Receive Data Register */</td></tr>
<tr class="memitem:a34252b62e862054c2f9b7b13d64df1c6" id="r_a34252b62e862054c2f9b7b13d64df1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a>&#160;&#160;&#160;( 12 )          /* Transmit Data Register */</td></tr>
<tr class="memitem:ac2725a893e2f98de37d81e119fa56799" id="r_ac2725a893e2f98de37d81e119fa56799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a>&#160;&#160;&#160;( 16 )          /* Status Register */</td></tr>
<tr class="memitem:a26b7c15b3b208fc90b3d65f6d22bcbf1" id="r_a26b7c15b3b208fc90b3d65f6d22bcbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a>&#160;&#160;&#160;( 20 )          /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a91170c22aef8cb6ac75d82e09b7ffc80" id="r_a91170c22aef8cb6ac75d82e09b7ffc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a>&#160;&#160;&#160;( 24 )          /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a248f573b7253a81e11388070b46a7f5a" id="r_a248f573b7253a81e11388070b46a7f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a>&#160;&#160;&#160;( 28 )          /* Interrupt Mask Register */</td></tr>
<tr class="memitem:aebf7e3bb7dc75c104a86d5ed0a215d87" id="r_aebf7e3bb7dc75c104a86d5ed0a215d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a>&#160;&#160;&#160;( 48 )          /* Chip Select Register */</td></tr>
<tr class="memitem:a7d701fb72ab2c25c45b48879c92341d8" id="r_a7d701fb72ab2c25c45b48879c92341d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a>&#160;&#160;&#160;( 256 )         /* Receive Pointer Register */</td></tr>
<tr class="memitem:ae9a9d4f4b01d03cb7cb34ea12d911602" id="r_ae9a9d4f4b01d03cb7cb34ea12d911602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a>&#160;&#160;&#160;( 260 )         /* Receive Counter Register */</td></tr>
<tr class="memitem:a64855396677fb870d2804747d1183ec9" id="r_a64855396677fb870d2804747d1183ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64855396677fb870d2804747d1183ec9">SPI_TPR</a>&#160;&#160;&#160;( 264 )         /* Transmit Pointer Register */</td></tr>
<tr class="memitem:adb360b2cc3fc823994d9f334867c72af" id="r_adb360b2cc3fc823994d9f334867c72af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a>&#160;&#160;&#160;( 268 )         /* Transmit Counter Register */</td></tr>
<tr class="memitem:a44a7cc9d68ea2523442ec9f4858d7c98" id="r_a44a7cc9d68ea2523442ec9f4858d7c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a>&#160;&#160;&#160;( 272 )         /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a84a51fcb532802be27b13e84aaed4427" id="r_a84a51fcb532802be27b13e84aaed4427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a>&#160;&#160;&#160;( 276 )         /* Receive Next Counter Register */</td></tr>
<tr class="memitem:af51f8df174d7da1a54d0389687bf12c3" id="r_af51f8df174d7da1a54d0389687bf12c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a>&#160;&#160;&#160;( 280 )         /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a8600c52bc41bbc70d2822cac80ae3b44" id="r_a8600c52bc41bbc70d2822cac80ae3b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a>&#160;&#160;&#160;( 284 )         /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:a1a25f44997fe9960b77f5c8c069bf3cc" id="r_a1a25f44997fe9960b77f5c8c069bf3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a>&#160;&#160;&#160;( 288 )         /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:ab11506aea0bf5eaa006bd649e8bfc949" id="r_ab11506aea0bf5eaa006bd649e8bfc949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a>&#160;&#160;&#160;( 292 )         /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:af8b6cf825aa844af2db7ad732771d676" id="r_af8b6cf825aa844af2db7ad732771d676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8b6cf825aa844af2db7ad732771d676">AT91C_SPI_SPIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) SPI Enable */</td></tr>
<tr class="memitem:acc6bb7762dad073f7f4b19abf04a389a" id="r_acc6bb7762dad073f7f4b19abf04a389a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc6bb7762dad073f7f4b19abf04a389a">AT91C_SPI_SPIDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) SPI Disable */</td></tr>
<tr class="memitem:a62264b14022d2ed854bd8a9961f121fc" id="r_a62264b14022d2ed854bd8a9961f121fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62264b14022d2ed854bd8a9961f121fc">AT91C_SPI_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) SPI Software reset */</td></tr>
<tr class="memitem:abc117c104afa7592c1d0d8aa8bf9ab67" id="r_abc117c104afa7592c1d0d8aa8bf9ab67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc117c104afa7592c1d0d8aa8bf9ab67">AT91C_SPI_LASTXFER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (SPI) SPI Last Transfer */</td></tr>
<tr class="memitem:a479f6b3128f737b47531279618b667f7" id="r_a479f6b3128f737b47531279618b667f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a479f6b3128f737b47531279618b667f7">AT91C_SPI_MSTR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Master/Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:ab4e1cc60b7b4be8d4359e7b44de4ebf5" id="r_ab4e1cc60b7b4be8d4359e7b44de4ebf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4e1cc60b7b4be8d4359e7b44de4ebf5">AT91C_SPI_PS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Peripheral Select */</td></tr>
<tr class="memitem:ac64fe273c5fe9d9c70e77c2061b310ef" id="r_ac64fe273c5fe9d9c70e77c2061b310ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac64fe273c5fe9d9c70e77c2061b310ef">AT91C_SPI_PS_FIXED</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )    /* (SPI) Fixed Peripheral Select */</td></tr>
<tr class="memitem:ae633f0edacf72f6ed9a09979289183fc" id="r_ae633f0edacf72f6ed9a09979289183fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae633f0edacf72f6ed9a09979289183fc">AT91C_SPI_PS_VARIABLE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Variable Peripheral Select */</td></tr>
<tr class="memitem:a421746a552f05b77817e1ebcc8ded96c" id="r_a421746a552f05b77817e1ebcc8ded96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a421746a552f05b77817e1ebcc8ded96c">AT91C_SPI_PCSDEC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) Chip Select Decode */</td></tr>
<tr class="memitem:a4d2163d1d5663fe26f5ad8a11546cc70" id="r_a4d2163d1d5663fe26f5ad8a11546cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d2163d1d5663fe26f5ad8a11546cc70">AT91C_SPI_FDIV</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Clock Selection */</td></tr>
<tr class="memitem:a42cacded2971792f4ba8c9909b658351" id="r_a42cacded2971792f4ba8c9909b658351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42cacded2971792f4ba8c9909b658351">AT91C_SPI_MODFDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Detection */</td></tr>
<tr class="memitem:aa6ae52cc314108f3c0967bf06f8cbb12" id="r_aa6ae52cc314108f3c0967bf06f8cbb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6ae52cc314108f3c0967bf06f8cbb12">AT91C_SPI_LLB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) Clock Selection */</td></tr>
<tr class="memitem:ac7f7e2b57e7496b554cb96ec8f3160ef" id="r_ac7f7e2b57e7496b554cb96ec8f3160ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7f7e2b57e7496b554cb96ec8f3160ef">AT91C_SPI_PCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select */</td></tr>
<tr class="memitem:a2377012e46cf5b1981b40333c43004fa" id="r_a2377012e46cf5b1981b40333c43004fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2377012e46cf5b1981b40333c43004fa">AT91C_SPI_DLYBCS</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (SPI) Delay Between Chip Selects */</td></tr>
<tr class="memitem:aa02a30ad0984b3ef5e385afabea5a21e" id="r_aa02a30ad0984b3ef5e385afabea5a21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa02a30ad0984b3ef5e385afabea5a21e">AT91C_SPI_RD</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Receive Data */</td></tr>
<tr class="memitem:ab2be5161c5a993475193d9b570e90077" id="r_ab2be5161c5a993475193d9b570e90077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2be5161c5a993475193d9b570e90077">AT91C_SPI_RPCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td></tr>
<tr class="memitem:a83a595a0fed81189c4c6da9108a5c1d9" id="r_a83a595a0fed81189c4c6da9108a5c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83a595a0fed81189c4c6da9108a5c1d9">AT91C_SPI_TD</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Transmit Data */</td></tr>
<tr class="memitem:a8f92018227b7c2e18c163e0c650d566e" id="r_a8f92018227b7c2e18c163e0c650d566e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f92018227b7c2e18c163e0c650d566e">AT91C_SPI_TPCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td></tr>
<tr class="memitem:a22e75b78402111d55c7eb78cf540c096" id="r_a22e75b78402111d55c7eb78cf540c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22e75b78402111d55c7eb78cf540c096">AT91C_SPI_RDRF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Receive Data Register Full */</td></tr>
<tr class="memitem:a56ad596122900367194c9701a4100cc6" id="r_a56ad596122900367194c9701a4100cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56ad596122900367194c9701a4100cc6">AT91C_SPI_TDRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Transmit Data Register Empty */</td></tr>
<tr class="memitem:ac0e07aa9c32da2093dca301108785c77" id="r_ac0e07aa9c32da2093dca301108785c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0e07aa9c32da2093dca301108785c77">AT91C_SPI_MODF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Error */</td></tr>
<tr class="memitem:a0a3aaa73a28d5393e49113df273cc1aa" id="r_a0a3aaa73a28d5393e49113df273cc1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a3aaa73a28d5393e49113df273cc1aa">AT91C_SPI_OVRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Overrun Error Status */</td></tr>
<tr class="memitem:ab58d70225915de985a5253431b6cfbfd" id="r_ab58d70225915de985a5253431b6cfbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab58d70225915de985a5253431b6cfbfd">AT91C_SPI_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) End of Receiver Transfer */</td></tr>
<tr class="memitem:a89af683d676b67f1ad69fb6412954e4b" id="r_a89af683d676b67f1ad69fb6412954e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89af683d676b67f1ad69fb6412954e4b">AT91C_SPI_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (SPI) End of Receiver Transfer */</td></tr>
<tr class="memitem:a142e654f86c8bfdf000b7023643f8e88" id="r_a142e654f86c8bfdf000b7023643f8e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a142e654f86c8bfdf000b7023643f8e88">AT91C_SPI_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (SPI) RXBUFF Interrupt */</td></tr>
<tr class="memitem:a8550c94e16bc7c37b93dd89bbcfcc608" id="r_a8550c94e16bc7c37b93dd89bbcfcc608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8550c94e16bc7c37b93dd89bbcfcc608">AT91C_SPI_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) TXBUFE Interrupt */</td></tr>
<tr class="memitem:ace9aa7a013275f15f98be885f53d38ea" id="r_ace9aa7a013275f15f98be885f53d38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace9aa7a013275f15f98be885f53d38ea">AT91C_SPI_NSSR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (SPI) NSSR Interrupt */</td></tr>
<tr class="memitem:ad71ab9171309a50418dce0384ae107e3" id="r_ad71ab9171309a50418dce0384ae107e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad71ab9171309a50418dce0384ae107e3">AT91C_SPI_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (SPI) TXEMPTY Interrupt */</td></tr>
<tr class="memitem:aeb37401a277a158bc56530c48cfc939a" id="r_aeb37401a277a158bc56530c48cfc939a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb37401a277a158bc56530c48cfc939a">AT91C_SPI_SPIENS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (SPI) Enable Status */</td></tr>
<tr class="memitem:a786c67ebde1fb4e6cfa1222735fb4037" id="r_a786c67ebde1fb4e6cfa1222735fb4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a786c67ebde1fb4e6cfa1222735fb4037">AT91C_SPI_CPOL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SPI) Clock Polarity */</td></tr>
<tr class="memitem:a328473b3283187759952d9d202244b7c" id="r_a328473b3283187759952d9d202244b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a328473b3283187759952d9d202244b7c">AT91C_SPI_NCPHA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SPI) Clock Phase */</td></tr>
<tr class="memitem:a9bfb568f1ed298474b3bf4d69ac2edcd" id="r_a9bfb568f1ed298474b3bf4d69ac2edcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bfb568f1ed298474b3bf4d69ac2edcd">AT91C_SPI_CSAAT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (SPI) Chip Select Active After Transfer */</td></tr>
<tr class="memitem:a3a905093a22aecf9818ecefe9a67f51a" id="r_a3a905093a22aecf9818ecefe9a67f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a905093a22aecf9818ecefe9a67f51a">AT91C_SPI_BITS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (SPI) Bits Per Transfer */</td></tr>
<tr class="memitem:a65cc4fbef8c78d2e57bb097e0dd96ddb" id="r_a65cc4fbef8c78d2e57bb097e0dd96ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65cc4fbef8c78d2e57bb097e0dd96ddb">AT91C_SPI_BITS_8</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (SPI) 8 Bits Per transfer */</td></tr>
<tr class="memitem:ac28697cac7288825cf48fcd73eedddf0" id="r_ac28697cac7288825cf48fcd73eedddf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac28697cac7288825cf48fcd73eedddf0">AT91C_SPI_BITS_9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (SPI) 9 Bits Per transfer */</td></tr>
<tr class="memitem:a402baea61bde4ca4b266f37c09793e6a" id="r_a402baea61bde4ca4b266f37c09793e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a402baea61bde4ca4b266f37c09793e6a">AT91C_SPI_BITS_10</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )   /* (SPI) 10 Bits Per transfer */</td></tr>
<tr class="memitem:ae80f2a00ab34077c868b21a587f0c68e" id="r_ae80f2a00ab34077c868b21a587f0c68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae80f2a00ab34077c868b21a587f0c68e">AT91C_SPI_BITS_11</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )   /* (SPI) 11 Bits Per transfer */</td></tr>
<tr class="memitem:a846425a366188702bcf98d17ade90c4b" id="r_a846425a366188702bcf98d17ade90c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a846425a366188702bcf98d17ade90c4b">AT91C_SPI_BITS_12</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 4 )   /* (SPI) 12 Bits Per transfer */</td></tr>
<tr class="memitem:a1b82d14749d1d1f796054638d0d98480" id="r_a1b82d14749d1d1f796054638d0d98480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b82d14749d1d1f796054638d0d98480">AT91C_SPI_BITS_13</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 4 )   /* (SPI) 13 Bits Per transfer */</td></tr>
<tr class="memitem:a281cda5d012229e61615478d10b1d9bf" id="r_a281cda5d012229e61615478d10b1d9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a281cda5d012229e61615478d10b1d9bf">AT91C_SPI_BITS_14</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 4 )   /* (SPI) 14 Bits Per transfer */</td></tr>
<tr class="memitem:a31a060e85ea4ae41f4adc76d57c8fa71" id="r_a31a060e85ea4ae41f4adc76d57c8fa71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31a060e85ea4ae41f4adc76d57c8fa71">AT91C_SPI_BITS_15</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )   /* (SPI) 15 Bits Per transfer */</td></tr>
<tr class="memitem:ae82c536038593b7a5952476e94067017" id="r_ae82c536038593b7a5952476e94067017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae82c536038593b7a5952476e94067017">AT91C_SPI_BITS_16</a>&#160;&#160;&#160;( 0x8 &lt;&lt; 4 )   /* (SPI) 16 Bits Per transfer */</td></tr>
<tr class="memitem:a55d464c3b90c13b2d133360ddcd06f51" id="r_a55d464c3b90c13b2d133360ddcd06f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55d464c3b90c13b2d133360ddcd06f51">AT91C_SPI_SCBR</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (SPI) Serial Clock Baud Rate */</td></tr>
<tr class="memitem:af82cf4250c4ed29267b5c39dbad2f3b5" id="r_af82cf4250c4ed29267b5c39dbad2f3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af82cf4250c4ed29267b5c39dbad2f3b5">AT91C_SPI_DLYBS</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SPI) Delay Before SPCK */</td></tr>
<tr class="memitem:a62eb4fc41727d04cfa69f31536e060e8" id="r_a62eb4fc41727d04cfa69f31536e060e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62eb4fc41727d04cfa69f31536e060e8">AT91C_SPI_DLYBCT</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SPI) Delay Between Consecutive Transfers */</td></tr>
<tr class="memitem:a1e167eda2ee18b471b374bcb1a097951" id="r_a1e167eda2ee18b471b374bcb1a097951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e167eda2ee18b471b374bcb1a097951">US_CR</a>&#160;&#160;&#160;( 0 )         /* Control Register */</td></tr>
<tr class="memitem:a899b8039a83770823199dea65fb57b46" id="r_a899b8039a83770823199dea65fb57b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a899b8039a83770823199dea65fb57b46">US_MR</a>&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:affba74cfda7792045b1a473edbe2c1bf" id="r_affba74cfda7792045b1a473edbe2c1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affba74cfda7792045b1a473edbe2c1bf">US_IER</a>&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a8b4dfee7087421aa962366899b560e91" id="r_a8b4dfee7087421aa962366899b560e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b4dfee7087421aa962366899b560e91">US_IDR</a>&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td></tr>
<tr class="memitem:aecb5fc84bc8460871d70435a82959efb" id="r_aecb5fc84bc8460871d70435a82959efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecb5fc84bc8460871d70435a82959efb">US_IMR</a>&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a0f69cf550a56da11e972b20e36271aca" id="r_a0f69cf550a56da11e972b20e36271aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f69cf550a56da11e972b20e36271aca">US_CSR</a>&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td></tr>
<tr class="memitem:ab3e732c83f7f5f9e16e23354c184e9b7" id="r_ab3e732c83f7f5f9e16e23354c184e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a>&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td></tr>
<tr class="memitem:a54c5ece60eafc031238f8fc9dc4a7d5e" id="r_a54c5ece60eafc031238f8fc9dc4a7d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a>&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td></tr>
<tr class="memitem:ae9a286387610d87e35bb5847652fb6ad" id="r_ae9a286387610d87e35bb5847652fb6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a>&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td></tr>
<tr class="memitem:afdaf4c0fe60a3d7d14bf4bc654550cc9" id="r_afdaf4c0fe60a3d7d14bf4bc654550cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a>&#160;&#160;&#160;( 36 )        /* Receiver Time-out Register */</td></tr>
<tr class="memitem:a591f252a22d153ccbaacd94b5b01a012" id="r_a591f252a22d153ccbaacd94b5b01a012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a>&#160;&#160;&#160;( 40 )        /* Transmitter Time-guard Register */</td></tr>
<tr class="memitem:aa1b91c9fea1e279fa0365fbfcefd0aa4" id="r_aa1b91c9fea1e279fa0365fbfcefd0aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a>&#160;&#160;&#160;( 64 )        /* FI_DI_Ratio Register */</td></tr>
<tr class="memitem:ada84a90038c809f27e19a3c105c20e2d" id="r_ada84a90038c809f27e19a3c105c20e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada84a90038c809f27e19a3c105c20e2d">US_NER</a>&#160;&#160;&#160;( 68 )        /* Nb Errors Register */</td></tr>
<tr class="memitem:a1d156ebb06a5d68a18cd3780fdbaabaf" id="r_a1d156ebb06a5d68a18cd3780fdbaabaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d156ebb06a5d68a18cd3780fdbaabaf">US_IF</a>&#160;&#160;&#160;( 76 )        /* IRDA_FILTER Register */</td></tr>
<tr class="memitem:a68d12f97ad0859499bb78abf865af626" id="r_a68d12f97ad0859499bb78abf865af626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68d12f97ad0859499bb78abf865af626">US_RPR</a>&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td></tr>
<tr class="memitem:ae5ce6d247e18b2b0192005272ad3312d" id="r_ae5ce6d247e18b2b0192005272ad3312d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5ce6d247e18b2b0192005272ad3312d">US_RCR</a>&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td></tr>
<tr class="memitem:a1f6639380d59761cac4f97df90271e9a" id="r_a1f6639380d59761cac4f97df90271e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f6639380d59761cac4f97df90271e9a">US_TPR</a>&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a6f92e9b05ffef324bea116d815c74f6c" id="r_a6f92e9b05ffef324bea116d815c74f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f92e9b05ffef324bea116d815c74f6c">US_TCR</a>&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td></tr>
<tr class="memitem:a006a5374eeaa2ed9b9aa4b1119f21fad" id="r_a006a5374eeaa2ed9b9aa4b1119f21fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a006a5374eeaa2ed9b9aa4b1119f21fad">US_RNPR</a>&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a0380c0bd7654ecbb4811482ff36384ff" id="r_a0380c0bd7654ecbb4811482ff36384ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0380c0bd7654ecbb4811482ff36384ff">US_RNCR</a>&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td></tr>
<tr class="memitem:aab08d8c7c5c0b01f1f2d6757f14a5771" id="r_aab08d8c7c5c0b01f1f2d6757f14a5771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab08d8c7c5c0b01f1f2d6757f14a5771">US_TNPR</a>&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a29d749ac4f1714aef984221b3ddd3830" id="r_a29d749ac4f1714aef984221b3ddd3830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29d749ac4f1714aef984221b3ddd3830">US_TNCR</a>&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:aabe9fdc75c730b556f93a3e74db98509" id="r_aabe9fdc75c730b556f93a3e74db98509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabe9fdc75c730b556f93a3e74db98509">US_PTCR</a>&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:afa594ea4daade936659cf519753f1fdb" id="r_afa594ea4daade936659cf519753f1fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa594ea4daade936659cf519753f1fdb">US_PTSR</a>&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a667a687bad11763e128d9d03f7872462" id="r_a667a687bad11763e128d9d03f7872462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a667a687bad11763e128d9d03f7872462">AT91C_US_STTBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (USART) Start Break */</td></tr>
<tr class="memitem:a34fbaef25acd1b86017f2969bc0af0c4" id="r_a34fbaef25acd1b86017f2969bc0af0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34fbaef25acd1b86017f2969bc0af0c4">AT91C_US_STPBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Stop Break */</td></tr>
<tr class="memitem:a9bdbe4c51ea6128f03e65e4fe693b68c" id="r_a9bdbe4c51ea6128f03e65e4fe693b68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bdbe4c51ea6128f03e65e4fe693b68c">AT91C_US_STTTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (USART) Start Time-out */</td></tr>
<tr class="memitem:aee64c1f2590ee543e81b7a5f11bbda12" id="r_aee64c1f2590ee543e81b7a5f11bbda12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee64c1f2590ee543e81b7a5f11bbda12">AT91C_US_SENDA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Send Address */</td></tr>
<tr class="memitem:a9696b5b211bed0957e0ce3fbb407e13b" id="r_a9696b5b211bed0957e0ce3fbb407e13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9696b5b211bed0957e0ce3fbb407e13b">AT91C_US_RSTIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Reset Iterations */</td></tr>
<tr class="memitem:a7a9ec9ae8d3b8647cb0387535fe99878" id="r_a7a9ec9ae8d3b8647cb0387535fe99878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a9ec9ae8d3b8647cb0387535fe99878">AT91C_US_RSTNACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (USART) Reset Non Acknowledge */</td></tr>
<tr class="memitem:a83f36ddece1b0f57d3c165b281c2a457" id="r_a83f36ddece1b0f57d3c165b281c2a457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83f36ddece1b0f57d3c165b281c2a457">AT91C_US_RETTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (USART) Rearm Time-out */</td></tr>
<tr class="memitem:aa8ff739ad732697c1e4b776f38d343ef" id="r_aa8ff739ad732697c1e4b776f38d343ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8ff739ad732697c1e4b776f38d343ef">AT91C_US_DTREN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Data Terminal ready Enable */</td></tr>
<tr class="memitem:a7e4bbffdbca1888ee3c9b9f5ab2bea6e" id="r_a7e4bbffdbca1888ee3c9b9f5ab2bea6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">AT91C_US_DTRDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Terminal ready Disable */</td></tr>
<tr class="memitem:afa2f776efe032418af98b643ffb3f8e3" id="r_afa2f776efe032418af98b643ffb3f8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa2f776efe032418af98b643ffb3f8e3">AT91C_US_RTSEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Request <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Send enable */</td></tr>
<tr class="memitem:a211282d443fd0b66b9aeb52269bf8a19" id="r_a211282d443fd0b66b9aeb52269bf8a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a211282d443fd0b66b9aeb52269bf8a19">AT91C_US_RTSDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Request <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Send Disable */</td></tr>
<tr class="memitem:a54b74c8e47f7ab03edb6f2fa771bb8c9" id="r_a54b74c8e47f7ab03edb6f2fa771bb8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54b74c8e47f7ab03edb6f2fa771bb8c9">AT91C_US_USMODE</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (USART) Usart mode */</td></tr>
<tr class="memitem:aedc8f1da3d47745d56ae7a94c9900e53" id="r_aedc8f1da3d47745d56ae7a94c9900e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedc8f1da3d47745d56ae7a94c9900e53">AT91C_US_USMODE_NORMAL</a>&#160;&#160;&#160;( 0x0 )       /* (USART) Normal */</td></tr>
<tr class="memitem:a08841e157236369a9878ee21539c937a" id="r_a08841e157236369a9878ee21539c937a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08841e157236369a9878ee21539c937a">AT91C_US_USMODE_RS485</a>&#160;&#160;&#160;( 0x1 )       /* (USART) RS485 */</td></tr>
<tr class="memitem:aff13736853d74e95c9bdf99b4d1d50c2" id="r_aff13736853d74e95c9bdf99b4d1d50c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff13736853d74e95c9bdf99b4d1d50c2">AT91C_US_USMODE_HWHSH</a>&#160;&#160;&#160;( 0x2 )       /* (USART) Hardware Handshaking */</td></tr>
<tr class="memitem:a4785752b1bad8fdd33e9e2e211deb4ad" id="r_a4785752b1bad8fdd33e9e2e211deb4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4785752b1bad8fdd33e9e2e211deb4ad">AT91C_US_USMODE_MODEM</a>&#160;&#160;&#160;( 0x3 )       /* (USART) Modem */</td></tr>
<tr class="memitem:a485a64212cf24e677c95d32e0bf77bf4" id="r_a485a64212cf24e677c95d32e0bf77bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a485a64212cf24e677c95d32e0bf77bf4">AT91C_US_USMODE_ISO7816_0</a>&#160;&#160;&#160;( 0x4 )       /* (USART) ISO7816 protocol: T = 0 */</td></tr>
<tr class="memitem:a426462a8b108ad93aeee66c233ef7cfe" id="r_a426462a8b108ad93aeee66c233ef7cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a426462a8b108ad93aeee66c233ef7cfe">AT91C_US_USMODE_ISO7816_1</a>&#160;&#160;&#160;( 0x6 )       /* (USART) ISO7816 protocol: T = 1 */</td></tr>
<tr class="memitem:ac312d738280e765e9889e11981230bec" id="r_ac312d738280e765e9889e11981230bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac312d738280e765e9889e11981230bec">AT91C_US_USMODE_IRDA</a>&#160;&#160;&#160;( 0x8 )       /* (USART) IrDA */</td></tr>
<tr class="memitem:a1ef61ea6cfc34a336b371add0d0e7bce" id="r_a1ef61ea6cfc34a336b371add0d0e7bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ef61ea6cfc34a336b371add0d0e7bce">AT91C_US_USMODE_SWHSH</a>&#160;&#160;&#160;( 0xC )       /* (USART) Software Handshaking */</td></tr>
<tr class="memitem:ab954e9525e22961efd5283060bf8c26e" id="r_ab954e9525e22961efd5283060bf8c26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab954e9525e22961efd5283060bf8c26e">AT91C_US_CLKS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td></tr>
<tr class="memitem:a96988c1c28f85099e88679fdc389b02f" id="r_a96988c1c28f85099e88679fdc389b02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96988c1c28f85099e88679fdc389b02f">AT91C_US_CLKS_CLOCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (USART) Clock */</td></tr>
<tr class="memitem:af59a5002bd0b6b0b544fea38b48d6df6" id="r_af59a5002bd0b6b0b544fea38b48d6df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af59a5002bd0b6b0b544fea38b48d6df6">AT91C_US_CLKS_FDIV1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (USART) fdiv1 */</td></tr>
<tr class="memitem:a4d4ac43a530645d31920ab7a0e97656d" id="r_a4d4ac43a530645d31920ab7a0e97656d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d4ac43a530645d31920ab7a0e97656d">AT91C_US_CLKS_SLOW</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (USART) slow_clock (ARM) */</td></tr>
<tr class="memitem:a739f61b8aac76af08dc42b3af9505abd" id="r_a739f61b8aac76af08dc42b3af9505abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a739f61b8aac76af08dc42b3af9505abd">AT91C_US_CLKS_EXT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) External (SCK) */</td></tr>
<tr class="memitem:a622f82c943fbb8dbe30d8c482ac27b8a" id="r_a622f82c943fbb8dbe30d8c482ac27b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a622f82c943fbb8dbe30d8c482ac27b8a">AT91C_US_CHRL</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td></tr>
<tr class="memitem:a330e29f7f16295c2b25853dad22c87f7" id="r_a330e29f7f16295c2b25853dad22c87f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a330e29f7f16295c2b25853dad22c87f7">AT91C_US_CHRL_5_BITS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )  /* (USART) Character Length: 5 bits */</td></tr>
<tr class="memitem:a8a05bbd1b8cd25765a81934f73e07e55" id="r_a8a05bbd1b8cd25765a81934f73e07e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a05bbd1b8cd25765a81934f73e07e55">AT91C_US_CHRL_6_BITS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (USART) Character Length: 6 bits */</td></tr>
<tr class="memitem:a5f7c2375932edf30a8c807edbd43c8a1" id="r_a5f7c2375932edf30a8c807edbd43c8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f7c2375932edf30a8c807edbd43c8a1">AT91C_US_CHRL_7_BITS</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )  /* (USART) Character Length: 7 bits */</td></tr>
<tr class="memitem:a24e961af79b1cf5bdd081e542fb0a68c" id="r_a24e961af79b1cf5bdd081e542fb0a68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24e961af79b1cf5bdd081e542fb0a68c">AT91C_US_CHRL_8_BITS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Character Length: 8 bits */</td></tr>
<tr class="memitem:a6742d5c71293dcf214b58d02f5204ed5" id="r_a6742d5c71293dcf214b58d02f5204ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6742d5c71293dcf214b58d02f5204ed5">AT91C_US_SYNC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Synchronous <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Select */</td></tr>
<tr class="memitem:a4e801e6efe31b19ce0259d2bc7d9bb75" id="r_a4e801e6efe31b19ce0259d2bc7d9bb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e801e6efe31b19ce0259d2bc7d9bb75">AT91C_US_NBSTOP</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (USART) Number of Stop bits */</td></tr>
<tr class="memitem:ae6197043098a1d7254e57377a20a6d1d" id="r_ae6197043098a1d7254e57377a20a6d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6197043098a1d7254e57377a20a6d1d">AT91C_US_NBSTOP_1_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (USART) 1 stop bit */</td></tr>
<tr class="memitem:aab8436d580c1da51295b1a12ab1475b4" id="r_aab8436d580c1da51295b1a12ab1475b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab8436d580c1da51295b1a12ab1475b4">AT91C_US_NBSTOP_15_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</td></tr>
<tr class="memitem:af7368a739bd3b1d9eb2376ec66b549da" id="r_af7368a739bd3b1d9eb2376ec66b549da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7368a739bd3b1d9eb2376ec66b549da">AT91C_US_NBSTOP_2_BIT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (USART) 2 stop bits */</td></tr>
<tr class="memitem:a931e762d6ef61bb5a32327f5c9cec346" id="r_a931e762d6ef61bb5a32327f5c9cec346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a931e762d6ef61bb5a32327f5c9cec346">AT91C_US_MSBF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Bit Order */</td></tr>
<tr class="memitem:af875fd0e9ab43cb42bc2c7a3223f38af" id="r_af875fd0e9ab43cb42bc2c7a3223f38af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af875fd0e9ab43cb42bc2c7a3223f38af">AT91C_US_MODE9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) 9-bit Character length */</td></tr>
<tr class="memitem:a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b" id="r_a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">AT91C_US_CKLO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Clock Output Select */</td></tr>
<tr class="memitem:a257c98ad8375c37549893754d71d847d" id="r_a257c98ad8375c37549893754d71d847d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a257c98ad8375c37549893754d71d847d">AT91C_US_OVER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Over Sampling <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:ad19157e5761a347dc97cf7f7fb99db41" id="r_ad19157e5761a347dc97cf7f7fb99db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad19157e5761a347dc97cf7f7fb99db41">AT91C_US_INACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (USART) Inhibit Non Acknowledge */</td></tr>
<tr class="memitem:a6ac6073d3ebf2a9a96cae6a2153b9578" id="r_a6ac6073d3ebf2a9a96cae6a2153b9578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ac6073d3ebf2a9a96cae6a2153b9578">AT91C_US_DSNACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (USART) Disable Successive NACK */</td></tr>
<tr class="memitem:a3f33466540b1af26616115483dadc50a" id="r_a3f33466540b1af26616115483dadc50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f33466540b1af26616115483dadc50a">AT91C_US_MAX_ITER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (USART) Number of Repetitions */</td></tr>
<tr class="memitem:a6dc21a41ebf3aa87e150902b2ec26f80" id="r_a6dc21a41ebf3aa87e150902b2ec26f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dc21a41ebf3aa87e150902b2ec26f80">AT91C_US_FILTER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (USART) Receive Line Filter */</td></tr>
<tr class="memitem:a2ec4bfa2ed1550ba194557620bb0e2f9" id="r_a2ec4bfa2ed1550ba194557620bb0e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ec4bfa2ed1550ba194557620bb0e2f9">AT91C_US_RXBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (USART) Break Received/End of Break */</td></tr>
<tr class="memitem:a5f33b22453ba10500116bee8cd01bb11" id="r_a5f33b22453ba10500116bee8cd01bb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f33b22453ba10500116bee8cd01bb11">AT91C_US_TIMEOUT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Receiver Time-out */</td></tr>
<tr class="memitem:a55202f99005121a026698260e1fcc7a2" id="r_a55202f99005121a026698260e1fcc7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55202f99005121a026698260e1fcc7a2">AT91C_US_ITERATION</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Max number of Repetitions Reached */</td></tr>
<tr class="memitem:a5b583db472780465fd7c12d56869e836" id="r_a5b583db472780465fd7c12d56869e836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b583db472780465fd7c12d56869e836">AT91C_US_NACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Non Acknowledge */</td></tr>
<tr class="memitem:a8b12a4e70bafb2468ce3407cdc13ea02" id="r_a8b12a4e70bafb2468ce3407cdc13ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b12a4e70bafb2468ce3407cdc13ea02">AT91C_US_RIIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Ring INdicator Input Change Flag */</td></tr>
<tr class="memitem:a500e29def8da7d0b281cf72e32d8e26b" id="r_a500e29def8da7d0b281cf72e32d8e26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a500e29def8da7d0b281cf72e32d8e26b">AT91C_US_DSRIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Set Ready Input Change Flag */</td></tr>
<tr class="memitem:af59df6b9a33fefc9b38335560957ed38" id="r_af59df6b9a33fefc9b38335560957ed38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af59df6b9a33fefc9b38335560957ed38">AT91C_US_DCDIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Data Carrier Flag */</td></tr>
<tr class="memitem:a1db34685cd82e7afb8a05927f7ad35aa" id="r_a1db34685cd82e7afb8a05927f7ad35aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1db34685cd82e7afb8a05927f7ad35aa">AT91C_US_CTSIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Clear To Send Input Change Flag */</td></tr>
<tr class="memitem:a78aad73d3d671a4b4835ab8de978e454" id="r_a78aad73d3d671a4b4835ab8de978e454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78aad73d3d671a4b4835ab8de978e454">AT91C_US_RI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )         /* (USART) Image of RI Input */</td></tr>
<tr class="memitem:aa175adb7c1f19272e1f480ce6010928f" id="r_aa175adb7c1f19272e1f480ce6010928f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa175adb7c1f19272e1f480ce6010928f">AT91C_US_DSR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )         /* (USART) Image of DSR Input */</td></tr>
<tr class="memitem:a6c2a1ad3ab3043766411bb50e7e6a50b" id="r_a6c2a1ad3ab3043766411bb50e7e6a50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c2a1ad3ab3043766411bb50e7e6a50b">AT91C_US_DCD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )         /* (USART) Image of DCD Input */</td></tr>
<tr class="memitem:a868e34a72467f269d9f054922b08b669" id="r_a868e34a72467f269d9f054922b08b669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a868e34a72467f269d9f054922b08b669">AT91C_US_CTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )         /* (USART) Image of CTS Input */</td></tr>
<tr class="memitem:a8333a0d563246b070743867d7ee973be" id="r_a8333a0d563246b070743867d7ee973be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8333a0d563246b070743867d7ee973be">SSC_CR</a>&#160;&#160;&#160;( 0 )          /* Control Register */</td></tr>
<tr class="memitem:ad3108df745eed38dbacdf7af537e1e8b" id="r_ad3108df745eed38dbacdf7af537e1e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>&#160;&#160;&#160;( 4 )          /* Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a340d3b36fc4244bf799b45439e66c995" id="r_a340d3b36fc4244bf799b45439e66c995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>&#160;&#160;&#160;( 16 )         /* Receive Clock ModeRegister */</td></tr>
<tr class="memitem:a3fb128790d1d6b4e9be45f80e8b201e7" id="r_a3fb128790d1d6b4e9be45f80e8b201e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>&#160;&#160;&#160;( 20 )         /* Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a3ee6649e3943ba66a740c5210e81c40a" id="r_a3ee6649e3943ba66a740c5210e81c40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>&#160;&#160;&#160;( 24 )         /* Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:aa862d4063504db595007b721590dd8a2" id="r_aa862d4063504db595007b721590dd8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a>&#160;&#160;&#160;( 28 )         /* Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a475d96e9865411e21d337f1dfd56b059" id="r_a475d96e9865411e21d337f1dfd56b059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>&#160;&#160;&#160;( 32 )         /* Receive Holding Register */</td></tr>
<tr class="memitem:a5c51880f2cfda70338156a555eed1e16" id="r_a5c51880f2cfda70338156a555eed1e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a>&#160;&#160;&#160;( 36 )         /* Transmit Holding Register */</td></tr>
<tr class="memitem:a631c19db5d36a13277cc8ba4b757e3e3" id="r_a631c19db5d36a13277cc8ba4b757e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>&#160;&#160;&#160;( 48 )         /* Receive Sync Holding Register */</td></tr>
<tr class="memitem:a48081c1fa5413fd00f11f627fc97eb64" id="r_a48081c1fa5413fd00f11f627fc97eb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>&#160;&#160;&#160;( 52 )         /* Transmit Sync Holding Register */</td></tr>
<tr class="memitem:a90a127c193bd864152a396f6b71218ae" id="r_a90a127c193bd864152a396f6b71218ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90a127c193bd864152a396f6b71218ae">SSC_SR</a>&#160;&#160;&#160;( 64 )         /* Status Register */</td></tr>
<tr class="memitem:a9c4f7e1ade47bc88ab797dd56d863075" id="r_a9c4f7e1ade47bc88ab797dd56d863075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a>&#160;&#160;&#160;( 68 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a808b994115af005bf8529aae4cc4b3fd" id="r_a808b994115af005bf8529aae4cc4b3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a>&#160;&#160;&#160;( 72 )         /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a6b93450dd7362357ec0043f85c9cc56c" id="r_a6b93450dd7362357ec0043f85c9cc56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a>&#160;&#160;&#160;( 76 )         /* Interrupt Mask Register */</td></tr>
<tr class="memitem:ab2d3b46a38e2a7290da46376be6db59b" id="r_ab2d3b46a38e2a7290da46376be6db59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2d3b46a38e2a7290da46376be6db59b">SSC_RPR</a>&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td></tr>
<tr class="memitem:a63bd8e8d0aa110debdab10aa03370600" id="r_a63bd8e8d0aa110debdab10aa03370600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63bd8e8d0aa110debdab10aa03370600">SSC_RCR</a>&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td></tr>
<tr class="memitem:a4681441f3dca8575f8d989cc4b34154d" id="r_a4681441f3dca8575f8d989cc4b34154d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4681441f3dca8575f8d989cc4b34154d">SSC_TPR</a>&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a368b0ef7321235e9316078e4b725fa63" id="r_a368b0ef7321235e9316078e4b725fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a368b0ef7321235e9316078e4b725fa63">SSC_TCR</a>&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td></tr>
<tr class="memitem:a7dfdbdb8d6805210a076a9c64cae28c6" id="r_a7dfdbdb8d6805210a076a9c64cae28c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dfdbdb8d6805210a076a9c64cae28c6">SSC_RNPR</a>&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a90982c515d22a956d8759c330c212b07" id="r_a90982c515d22a956d8759c330c212b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90982c515d22a956d8759c330c212b07">SSC_RNCR</a>&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td></tr>
<tr class="memitem:adb2b8483e2a43e20f1922899e3456e03" id="r_adb2b8483e2a43e20f1922899e3456e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb2b8483e2a43e20f1922899e3456e03">SSC_TNPR</a>&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ac95b3208d26eea6e6deb2d04b1151311" id="r_ac95b3208d26eea6e6deb2d04b1151311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac95b3208d26eea6e6deb2d04b1151311">SSC_TNCR</a>&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:a70d36d980f37d82af6c279119076ca73" id="r_a70d36d980f37d82af6c279119076ca73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70d36d980f37d82af6c279119076ca73">SSC_PTCR</a>&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:ae098fb4b340cd405bc8b64e4a8466d93" id="r_ae098fb4b340cd405bc8b64e4a8466d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae098fb4b340cd405bc8b64e4a8466d93">SSC_PTSR</a>&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:aa7df2761c0ae4a46514d91b2586d0c0b" id="r_aa7df2761c0ae4a46514d91b2586d0c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7df2761c0ae4a46514d91b2586d0c0b">AT91C_SSC_RXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SSC) Receive Enable */</td></tr>
<tr class="memitem:aa071e5024c302d4051cb47cacaa48b70" id="r_aa071e5024c302d4051cb47cacaa48b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa071e5024c302d4051cb47cacaa48b70">AT91C_SSC_RXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SSC) Receive Disable */</td></tr>
<tr class="memitem:a57ac83bbf3f2b07e8852e4af21a98590" id="r_a57ac83bbf3f2b07e8852e4af21a98590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57ac83bbf3f2b07e8852e4af21a98590">AT91C_SSC_TXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit Enable */</td></tr>
<tr class="memitem:a98635a33b6c91953eb908c3bdb772ed3" id="r_a98635a33b6c91953eb908c3bdb772ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98635a33b6c91953eb908c3bdb772ed3">AT91C_SSC_TXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (SSC) Transmit Disable */</td></tr>
<tr class="memitem:a9633270e3ed0b135ee575e473af59923" id="r_a9633270e3ed0b135ee575e473af59923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9633270e3ed0b135ee575e473af59923">AT91C_SSC_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Software Reset */</td></tr>
<tr class="memitem:a9e6b3d5f9d5231a49474899822f082b5" id="r_a9e6b3d5f9d5231a49474899822f082b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e6b3d5f9d5231a49474899822f082b5">AT91C_SSC_CKS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 0 )   /* (SSC) Receive/Transmit Clock Selection */</td></tr>
<tr class="memitem:af3b0d5267e547d14533fe6ab39735b71" id="r_af3b0d5267e547d14533fe6ab39735b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3b0d5267e547d14533fe6ab39735b71">AT91C_SSC_CKS_DIV</a>&#160;&#160;&#160;( 0x0 )        /* (SSC) Divided Clock */</td></tr>
<tr class="memitem:a91f865117049de686415648540bfbd17" id="r_a91f865117049de686415648540bfbd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91f865117049de686415648540bfbd17">AT91C_SSC_CKS_TK</a>&#160;&#160;&#160;( 0x1 )        /* (SSC) TK Clock signal */</td></tr>
<tr class="memitem:a7abfd3e00e922c8d2c484aac620b5879" id="r_a7abfd3e00e922c8d2c484aac620b5879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7abfd3e00e922c8d2c484aac620b5879">AT91C_SSC_CKS_RK</a>&#160;&#160;&#160;( 0x2 )        /* (SSC) RK pin */</td></tr>
<tr class="memitem:a24072139b3dd18a7a36aa249794aa226" id="r_a24072139b3dd18a7a36aa249794aa226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24072139b3dd18a7a36aa249794aa226">AT91C_SSC_CKO</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Selection */</td></tr>
<tr class="memitem:a0dbdf3ae9c352c6d4531acf0aa3aa0d7" id="r_a0dbdf3ae9c352c6d4531acf0aa3aa0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">AT91C_SSC_CKO_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</td></tr>
<tr class="memitem:a12b31ce3f441bc9ad9e4f3afb3a9b511" id="r_a12b31ce3f441bc9ad9e4f3afb3a9b511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12b31ce3f441bc9ad9e4f3afb3a9b511">AT91C_SSC_CKO_CONTINUOUS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</td></tr>
<tr class="memitem:a8ed1083dc80124599c9e85fe3fa600c2" id="r_a8ed1083dc80124599c9e85fe3fa600c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ed1083dc80124599c9e85fe3fa600c2">AT91C_SSC_CKO_DATA_TX</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</td></tr>
<tr class="memitem:a2ccc913719c9e584d1c8a67f988696fb" id="r_a2ccc913719c9e584d1c8a67f988696fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ccc913719c9e584d1c8a67f988696fb">AT91C_SSC_CKI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Receive/Transmit Clock Inversion */</td></tr>
<tr class="memitem:a4b085ac152c89d19d2119d4dbc4748d1" id="r_a4b085ac152c89d19d2119d4dbc4748d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b085ac152c89d19d2119d4dbc4748d1">AT91C_SSC_START</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Receive/Transmit Start Selection */</td></tr>
<tr class="memitem:a4f26f9688127b54f12826cf647c5da7d" id="r_a4f26f9688127b54f12826cf647c5da7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f26f9688127b54f12826cf647c5da7d">AT91C_SSC_START_CONTINUOUS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (SSC) Continuous, as soon as <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> receiver is enabled, and immediately after <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> end of transfer of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> previous data. */</td></tr>
<tr class="memitem:a90707e309129adcae1a4ef93e66b4667" id="r_a90707e309129adcae1a4ef93e66b4667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90707e309129adcae1a4ef93e66b4667">AT91C_SSC_START_TX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit/Receive start */</td></tr>
<tr class="memitem:a047db59e34c88b4624217e34e45f3786" id="r_a047db59e34c88b4624217e34e45f3786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a047db59e34c88b4624217e34e45f3786">AT91C_SSC_START_LOW_RF</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> low level on RF input */</td></tr>
<tr class="memitem:af6987f76f45123f2eb48b4a22287407a" id="r_af6987f76f45123f2eb48b4a22287407a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6987f76f45123f2eb48b4a22287407a">AT91C_SSC_START_HIGH_RF</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> high level on RF input */</td></tr>
<tr class="memitem:afd4e58b365fb2e0c3a584f83c4a51706" id="r_afd4e58b365fb2e0c3a584f83c4a51706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd4e58b365fb2e0c3a584f83c4a51706">AT91C_SSC_START_FALL_RF</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> falling edge on RF input */</td></tr>
<tr class="memitem:aeca4c3425f3a4b2da6dc816387833236" id="r_aeca4c3425f3a4b2da6dc816387833236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeca4c3425f3a4b2da6dc816387833236">AT91C_SSC_START_RISE_RF</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> rising edge on RF input */</td></tr>
<tr class="memitem:ae7fd48e4a61e1b64933f02f2cb3dabff" id="r_ae7fd48e4a61e1b64933f02f2cb3dabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7fd48e4a61e1b64933f02f2cb3dabff">AT91C_SSC_START_LEVEL_RF</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )   /* (SSC) Detection of any level change on RF input */</td></tr>
<tr class="memitem:a556c5e6e3baaf31bb0a3d02a64caf930" id="r_a556c5e6e3baaf31bb0a3d02a64caf930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a556c5e6e3baaf31bb0a3d02a64caf930">AT91C_SSC_START_EDGE_RF</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (SSC) Detection of any edge on RF input */</td></tr>
<tr class="memitem:a7fbcc0ca211fd65164db6e7f2b8e1db4" id="r_a7fbcc0ca211fd65164db6e7f2b8e1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fbcc0ca211fd65164db6e7f2b8e1db4">AT91C_SSC_START_0</a>&#160;&#160;&#160;( 0x8 &lt;&lt; 8 )   /* (SSC) Compare 0 */</td></tr>
<tr class="memitem:a8a4c629d363ed4f14b05873023f65242" id="r_a8a4c629d363ed4f14b05873023f65242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a4c629d363ed4f14b05873023f65242">AT91C_SSC_STTDLY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SSC) Receive/Transmit Start Delay */</td></tr>
<tr class="memitem:a5591a1d593f1a8cb1a37a02ed1f118dd" id="r_a5591a1d593f1a8cb1a37a02ed1f118dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5591a1d593f1a8cb1a37a02ed1f118dd">AT91C_SSC_PERIOD</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SSC) Receive/Transmit Period Divider Selection */</td></tr>
<tr class="memitem:aebfe3d53df7cd7457d21b8e7f577031e" id="r_aebfe3d53df7cd7457d21b8e7f577031e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebfe3d53df7cd7457d21b8e7f577031e">AT91C_SSC_DATLEN</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 0 )  /* (SSC) Data Length */</td></tr>
<tr class="memitem:a041f3a41034bc6b75137170b81747d0c" id="r_a041f3a41034bc6b75137170b81747d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a041f3a41034bc6b75137170b81747d0c">AT91C_SSC_LOOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Loop <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a934f2e5cc17964df08cf48c89913bfbe" id="r_a934f2e5cc17964df08cf48c89913bfbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a934f2e5cc17964df08cf48c89913bfbe">AT91C_SSC_MSBF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (SSC) Most Significant Bit First */</td></tr>
<tr class="memitem:acc9a2e81348cda02f7ebd988a44a2453" id="r_acc9a2e81348cda02f7ebd988a44a2453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc9a2e81348cda02f7ebd988a44a2453">AT91C_SSC_DATNB</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Data Number per Frame */</td></tr>
<tr class="memitem:a6583880582b7d73e3f014e218b83e844" id="r_a6583880582b7d73e3f014e218b83e844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6583880582b7d73e3f014e218b83e844">AT91C_SSC_FSLEN</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )  /* (SSC) Receive/Transmit Frame Sync length */</td></tr>
<tr class="memitem:aebae2d8d8c6dfda036da6c983c553a24" id="r_aebae2d8d8c6dfda036da6c983c553a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebae2d8d8c6dfda036da6c983c553a24">AT91C_SSC_FSOS</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 20 )  /* (SSC) Receive/Transmit Frame Sync Output Selection */</td></tr>
<tr class="memitem:a5ed0c5f75224acc7fc446a37bab08047" id="r_a5ed0c5f75224acc7fc446a37bab08047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ed0c5f75224acc7fc446a37bab08047">AT91C_SSC_FSOS_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</td></tr>
<tr class="memitem:a27e019b859556184fb783c6efd30b8b1" id="r_a27e019b859556184fb783c6efd30b8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27e019b859556184fb783c6efd30b8b1">AT91C_SSC_FSOS_NEGATIVE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</td></tr>
<tr class="memitem:a57270f9a9cc51b04afb30086fa4a3bb7" id="r_a57270f9a9cc51b04afb30086fa4a3bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57270f9a9cc51b04afb30086fa4a3bb7">AT91C_SSC_FSOS_POSITIVE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</td></tr>
<tr class="memitem:ae16b1194e6d76a21e5842a168ce60c67" id="r_ae16b1194e6d76a21e5842a168ce60c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae16b1194e6d76a21e5842a168ce60c67">AT91C_SSC_FSOS_LOW</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</td></tr>
<tr class="memitem:a010d88ba3e69717538818da4e93da453" id="r_a010d88ba3e69717538818da4e93da453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a010d88ba3e69717538818da4e93da453">AT91C_SSC_FSOS_HIGH</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</td></tr>
<tr class="memitem:a22f83ee68e0dd03aa8175a4a2c6ee48c" id="r_a22f83ee68e0dd03aa8175a4a2c6ee48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22f83ee68e0dd03aa8175a4a2c6ee48c">AT91C_SSC_FSOS_TOGGLE</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</td></tr>
<tr class="memitem:abb16b227b07b73970fc7643a8e2c2677" id="r_abb16b227b07b73970fc7643a8e2c2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb16b227b07b73970fc7643a8e2c2677">AT91C_SSC_FSEDGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (SSC) Frame Sync Edge Detection */</td></tr>
<tr class="memitem:abffd823a26b0bdc8736d168b7b29b2ae" id="r_abffd823a26b0bdc8736d168b7b29b2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abffd823a26b0bdc8736d168b7b29b2ae">AT91C_SSC_DATDEF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Data Default Value */</td></tr>
<tr class="memitem:a928cb94b3d4345577eb71a0384f1e2b1" id="r_a928cb94b3d4345577eb71a0384f1e2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a928cb94b3d4345577eb71a0384f1e2b1">AT91C_SSC_FSDEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (SSC) Frame Sync Data Enable */</td></tr>
<tr class="memitem:afa0220dcd9f6cb602a72e0c594589c6b" id="r_afa0220dcd9f6cb602a72e0c594589c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa0220dcd9f6cb602a72e0c594589c6b">AT91C_SSC_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (SSC) Transmit Ready */</td></tr>
<tr class="memitem:a3e83e20c81520ec24b1f2d58a623410b" id="r_a3e83e20c81520ec24b1f2d58a623410b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e83e20c81520ec24b1f2d58a623410b">AT91C_SSC_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (SSC) Transmit Empty */</td></tr>
<tr class="memitem:a94576c033a97680baef94a239ff51457" id="r_a94576c033a97680baef94a239ff51457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94576c033a97680baef94a239ff51457">AT91C_SSC_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (SSC) End Of Transmission */</td></tr>
<tr class="memitem:a79bb1798c375e73a0ee053722fa6b9b6" id="r_a79bb1798c375e73a0ee053722fa6b9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79bb1798c375e73a0ee053722fa6b9b6">AT91C_SSC_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (SSC) Transmit Buffer Empty */</td></tr>
<tr class="memitem:a0943564de8f25d715a60277a1138ef85" id="r_a0943564de8f25d715a60277a1138ef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0943564de8f25d715a60277a1138ef85">AT91C_SSC_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (SSC) Receive Ready */</td></tr>
<tr class="memitem:a97cb0b39454b8384237dbd20a3d280d7" id="r_a97cb0b39454b8384237dbd20a3d280d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97cb0b39454b8384237dbd20a3d280d7">AT91C_SSC_OVRUN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Receive Overrun */</td></tr>
<tr class="memitem:a9f6a5f61fd3b42b7dada79d281d1cca8" id="r_a9f6a5f61fd3b42b7dada79d281d1cca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f6a5f61fd3b42b7dada79d281d1cca8">AT91C_SSC_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (SSC) End of Reception */</td></tr>
<tr class="memitem:a89870caf2f23d997e01a5b7f61b09261" id="r_a89870caf2f23d997e01a5b7f61b09261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89870caf2f23d997e01a5b7f61b09261">AT91C_SSC_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (SSC) Receive Buffer Full */</td></tr>
<tr class="memitem:a00b33f71ce89a3d1482901b72a4b020f" id="r_a00b33f71ce89a3d1482901b72a4b020f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00b33f71ce89a3d1482901b72a4b020f">AT91C_SSC_TXSYN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (SSC) Transmit Sync */</td></tr>
<tr class="memitem:adf5fa0d604e3edb42ac7dff9fd8d172a" id="r_adf5fa0d604e3edb42ac7dff9fd8d172a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf5fa0d604e3edb42ac7dff9fd8d172a">AT91C_SSC_RXSYN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (SSC) Receive Sync */</td></tr>
<tr class="memitem:ab5ed21f902c53a28156aef969036856c" id="r_ab5ed21f902c53a28156aef969036856c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5ed21f902c53a28156aef969036856c">AT91C_SSC_TXENA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (SSC) Transmit Enable */</td></tr>
<tr class="memitem:a8c6cc1f5eda5e84ed1b5030f90de8c55" id="r_a8c6cc1f5eda5e84ed1b5030f90de8c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c6cc1f5eda5e84ed1b5030f90de8c55">AT91C_SSC_RXENA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (SSC) Receive Enable */</td></tr>
<tr class="memitem:a02b3d1b1a042abb22c9de7bb29298911" id="r_a02b3d1b1a042abb22c9de7bb29298911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>&#160;&#160;&#160;( 0 )          /* Control Register */</td></tr>
<tr class="memitem:ad8d84be2df06ad45ecf3542a47af9ba1" id="r_ad8d84be2df06ad45ecf3542a47af9ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>&#160;&#160;&#160;( 4 )          /* Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a8bead1fd15629dfaa03bcecaed7bd805" id="r_a8bead1fd15629dfaa03bcecaed7bd805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>&#160;&#160;&#160;( 12 )         /* Internal Address Register */</td></tr>
<tr class="memitem:ab596a5d1047574a8e0e6f28af3819bbd" id="r_ab596a5d1047574a8e0e6f28af3819bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>&#160;&#160;&#160;( 16 )         /* Clock Waveform Generator Register */</td></tr>
<tr class="memitem:ace05219303a4d04f60d0667e05cc203a" id="r_ace05219303a4d04f60d0667e05cc203a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace05219303a4d04f60d0667e05cc203a">TWI_SR</a>&#160;&#160;&#160;( 32 )         /* Status Register */</td></tr>
<tr class="memitem:acd0b43819e666d118cc878ded56bb806" id="r_acd0b43819e666d118cc878ded56bb806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd0b43819e666d118cc878ded56bb806">TWI_IER</a>&#160;&#160;&#160;( 36 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a3b24e0af67309bddaf69254fc506d5b3" id="r_a3b24e0af67309bddaf69254fc506d5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>&#160;&#160;&#160;( 40 )         /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a628dad2c0cd19a9ead7e62d30d5f0468" id="r_a628dad2c0cd19a9ead7e62d30d5f0468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>&#160;&#160;&#160;( 44 )         /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a10ec126222ab67b1b0d4d45a12bfce86" id="r_a10ec126222ab67b1b0d4d45a12bfce86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>&#160;&#160;&#160;( 48 )         /* Receive Holding Register */</td></tr>
<tr class="memitem:a4b03a7b68ca09ea527c41c27eb79b885" id="r_a4b03a7b68ca09ea527c41c27eb79b885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>&#160;&#160;&#160;( 52 )         /* Transmit Holding Register */</td></tr>
<tr class="memitem:a65d3781517ef6df35e4858dc60370c6d" id="r_a65d3781517ef6df35e4858dc60370c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65d3781517ef6df35e4858dc60370c6d">AT91C_TWI_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Send <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> START Condition */</td></tr>
<tr class="memitem:a5e464d6e72b1bb1c919dc94f5a4e9a19" id="r_a5e464d6e72b1bb1c919dc94f5a4e9a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e464d6e72b1bb1c919dc94f5a4e9a19">AT91C_TWI_STOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Send <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> STOP Condition */</td></tr>
<tr class="memitem:a57e54d515cf6271cb8c3370cb6f2decb" id="r_a57e54d515cf6271cb8c3370cb6f2decb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57e54d515cf6271cb8c3370cb6f2decb">AT91C_TWI_MSEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) TWI Master Transfer Enabled */</td></tr>
<tr class="memitem:a9164ccbd0f08ec84953f634aff3b4c54" id="r_a9164ccbd0f08ec84953f634aff3b4c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9164ccbd0f08ec84953f634aff3b4c54">AT91C_TWI_MSDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) TWI Master Transfer Disabled */</td></tr>
<tr class="memitem:a062994c3d4283286adf67c183dbee328" id="r_a062994c3d4283286adf67c183dbee328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a062994c3d4283286adf67c183dbee328">AT91C_TWI_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Software Reset */</td></tr>
<tr class="memitem:a1f25cd146fba43daf62840aea54c34aa" id="r_a1f25cd146fba43daf62840aea54c34aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f25cd146fba43daf62840aea54c34aa">AT91C_TWI_IADRSZ</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Internal Device Address Size */</td></tr>
<tr class="memitem:a4c065357c9430fa52f135d653b243ee3" id="r_a4c065357c9430fa52f135d653b243ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c065357c9430fa52f135d653b243ee3">AT91C_TWI_IADRSZ_NO</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (TWI) No internal device address */</td></tr>
<tr class="memitem:a5268dfd7f7bdcee41e811b5c90ce4c3f" id="r_a5268dfd7f7bdcee41e811b5c90ce4c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5268dfd7f7bdcee41e811b5c90ce4c3f">AT91C_TWI_IADRSZ_1_BYTE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) One-byte internal device address */</td></tr>
<tr class="memitem:a690289c1337ae72208f79d00d11f51f2" id="r_a690289c1337ae72208f79d00d11f51f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a690289c1337ae72208f79d00d11f51f2">AT91C_TWI_IADRSZ_2_BYTE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (TWI) Two-byte internal device address */</td></tr>
<tr class="memitem:a26d31e1aaffcdb5383f9ad995e757ce8" id="r_a26d31e1aaffcdb5383f9ad995e757ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26d31e1aaffcdb5383f9ad995e757ce8">AT91C_TWI_IADRSZ_3_BYTE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Three-byte internal device address */</td></tr>
<tr class="memitem:adb131e2f68f4b950a176ac7e436d2378" id="r_adb131e2f68f4b950a176ac7e436d2378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb131e2f68f4b950a176ac7e436d2378">AT91C_TWI_MREAD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Direction */</td></tr>
<tr class="memitem:af3d4421d7e164c2e7be47890f9701d2f" id="r_af3d4421d7e164c2e7be47890f9701d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d4421d7e164c2e7be47890f9701d2f">AT91C_TWI_DADR</a>&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Device Address */</td></tr>
<tr class="memitem:a8ca43517fea8374f62e0e9e356dcf851" id="r_a8ca43517fea8374f62e0e9e356dcf851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ca43517fea8374f62e0e9e356dcf851">AT91C_TWI_CLDIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (TWI) Clock Low Divider */</td></tr>
<tr class="memitem:a1bd7d67abfe3f76283cc892ec6de333d" id="r_a1bd7d67abfe3f76283cc892ec6de333d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd7d67abfe3f76283cc892ec6de333d">AT91C_TWI_CHDIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (TWI) Clock High Divider */</td></tr>
<tr class="memitem:a7825a75dd307f7fe4d31996276f8fa0d" id="r_a7825a75dd307f7fe4d31996276f8fa0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7825a75dd307f7fe4d31996276f8fa0d">AT91C_TWI_CKDIV</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (TWI) Clock Divider */</td></tr>
<tr class="memitem:aae36af808d245102ba025846f22ab6d5" id="r_aae36af808d245102ba025846f22ab6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae36af808d245102ba025846f22ab6d5">AT91C_TWI_TXCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Transmission Completed */</td></tr>
<tr class="memitem:a5dc8759ecbd21842df75d82d1694c1a7" id="r_a5dc8759ecbd21842df75d82d1694c1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dc8759ecbd21842df75d82d1694c1a7">AT91C_TWI_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Receive holding <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td></tr>
<tr class="memitem:a09539cd95a16cd31c083baa11a9131e2" id="r_a09539cd95a16cd31c083baa11a9131e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09539cd95a16cd31c083baa11a9131e2">AT91C_TWI_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) Transmit holding <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td></tr>
<tr class="memitem:a209a95835a9ac055170b6d99d4d9d2b5" id="r_a209a95835a9ac055170b6d99d4d9d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a209a95835a9ac055170b6d99d4d9d2b5">AT91C_TWI_OVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (TWI) Overrun Error */</td></tr>
<tr class="memitem:a9d6fc48c612316cd17f298dea509a72c" id="r_a9d6fc48c612316cd17f298dea509a72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d6fc48c612316cd17f298dea509a72c">AT91C_TWI_UNRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Underrun Error */</td></tr>
<tr class="memitem:a83fcbf48dfd5911539f04053f5945583" id="r_a83fcbf48dfd5911539f04053f5945583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83fcbf48dfd5911539f04053f5945583">AT91C_TWI_NACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) Not Acknowledged */</td></tr>
<tr class="memitem:a632034948348ad1713e632dc47e1a593" id="r_a632034948348ad1713e632dc47e1a593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a>&#160;&#160;&#160;( 0 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a3ad338103b89eae5a7ad6eb49c879cac" id="r_a3ad338103b89eae5a7ad6eb49c879cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a>&#160;&#160;&#160;( 4 )         /* Channel Duty Cycle Register */</td></tr>
<tr class="memitem:aa58744eced11c0ecee4daf466a3b6076" id="r_aa58744eced11c0ecee4daf466a3b6076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a>&#160;&#160;&#160;( 8 )         /* Channel Period Register */</td></tr>
<tr class="memitem:a743e65c6c68770b8bf204e7c75732d54" id="r_a743e65c6c68770b8bf204e7c75732d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a>&#160;&#160;&#160;( 12 )        /* Channel Counter Register */</td></tr>
<tr class="memitem:ad84c452b64f96f59b46cc8f1d67f6818" id="r_ad84c452b64f96f59b46cc8f1d67f6818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a>&#160;&#160;&#160;( 16 )        /* Channel Update Register */</td></tr>
<tr class="memitem:a36f3eaa4231551e9ac9f722c67e8e60a" id="r_a36f3eaa4231551e9ac9f722c67e8e60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a>&#160;&#160;&#160;( 20 )        /* Reserved */</td></tr>
<tr class="memitem:a92111764b223a0bf7305ec4693a80584" id="r_a92111764b223a0bf7305ec4693a80584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92111764b223a0bf7305ec4693a80584">AT91C_PWMC_CPRE</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Pre-scaler : PWMC_CLKx */</td></tr>
<tr class="memitem:a5016eb27e1ccdbcc0957873d46ec017a" id="r_a5016eb27e1ccdbcc0957873d46ec017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5016eb27e1ccdbcc0957873d46ec017a">AT91C_PWMC_CPRE_MCK</a>&#160;&#160;&#160;( 0x0 )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="memitem:a5ef05931cd8d7c9c6239b82138e4ff22" id="r_a5ef05931cd8d7c9c6239b82138e4ff22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ef05931cd8d7c9c6239b82138e4ff22">AT91C_PWMC_CPRE_MCKA</a>&#160;&#160;&#160;( 0xB )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="memitem:a5d72dd7e4351fcc2cea8ad191ef93e70" id="r_a5d72dd7e4351fcc2cea8ad191ef93e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d72dd7e4351fcc2cea8ad191ef93e70">AT91C_PWMC_CPRE_MCKB</a>&#160;&#160;&#160;( 0xC )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="memitem:a5343cdc8e24a06313c79c396e5e05007" id="r_a5343cdc8e24a06313c79c396e5e05007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5343cdc8e24a06313c79c396e5e05007">AT91C_PWMC_CALG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Alignment */</td></tr>
<tr class="memitem:a980337fe08cff463cf4b907afbf94b5b" id="r_a980337fe08cff463cf4b907afbf94b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a980337fe08cff463cf4b907afbf94b5b">AT91C_PWMC_CPOL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Polarity */</td></tr>
<tr class="memitem:a52d089832ea954b3970fe3fa613871a4" id="r_a52d089832ea954b3970fe3fa613871a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52d089832ea954b3970fe3fa613871a4">AT91C_PWMC_CPD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update Period */</td></tr>
<tr class="memitem:ac334ec5d6b396e653abffe96a8d42904" id="r_ac334ec5d6b396e653abffe96a8d42904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac334ec5d6b396e653abffe96a8d42904">AT91C_PWMC_CDTY</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Duty Cycle */</td></tr>
<tr class="memitem:a87acdedf8ce9be836d024cfa1b213af0" id="r_a87acdedf8ce9be836d024cfa1b213af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87acdedf8ce9be836d024cfa1b213af0">AT91C_PWMC_CPRD</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Period */</td></tr>
<tr class="memitem:afb29e1cc4a83bb7c7fe7f7481b47920b" id="r_afb29e1cc4a83bb7c7fe7f7481b47920b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb29e1cc4a83bb7c7fe7f7481b47920b">AT91C_PWMC_CCNT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Counter */</td></tr>
<tr class="memitem:aee1a0a02872a39bf134892ec37efafac" id="r_aee1a0a02872a39bf134892ec37efafac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee1a0a02872a39bf134892ec37efafac">AT91C_PWMC_CUPD</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update */</td></tr>
<tr class="memitem:afc236ccdfde1b75798af8efac0a3882b" id="r_afc236ccdfde1b75798af8efac0a3882b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a>&#160;&#160;&#160;( 0 )          /* PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a9c4ed222ead736e732914168ced7b5ed" id="r_a9c4ed222ead736e732914168ced7b5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a>&#160;&#160;&#160;( 4 )          /* PWMC Enable Register */</td></tr>
<tr class="memitem:a3541a68d876ed13805b8eebdea37d557" id="r_a3541a68d876ed13805b8eebdea37d557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a>&#160;&#160;&#160;( 8 )          /* PWMC Disable Register */</td></tr>
<tr class="memitem:ac77d514f3dd8679c6122e7b232045b42" id="r_ac77d514f3dd8679c6122e7b232045b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a>&#160;&#160;&#160;( 12 )         /* PWMC Status Register */</td></tr>
<tr class="memitem:a4427bc86b9c7afed97310c78a6f0fb35" id="r_a4427bc86b9c7afed97310c78a6f0fb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a>&#160;&#160;&#160;( 16 )         /* PWMC Interrupt Enable Register */</td></tr>
<tr class="memitem:a7028938d7e75a5c678c434eb818dbbad" id="r_a7028938d7e75a5c678c434eb818dbbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a>&#160;&#160;&#160;( 20 )         /* PWMC Interrupt Disable Register */</td></tr>
<tr class="memitem:ab9351d5f1a187070b0996b81144ea5e4" id="r_ab9351d5f1a187070b0996b81144ea5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a>&#160;&#160;&#160;( 24 )         /* PWMC Interrupt Mask Register */</td></tr>
<tr class="memitem:a7bbbd577e073a0765a21a6951068ffa1" id="r_a7bbbd577e073a0765a21a6951068ffa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a>&#160;&#160;&#160;( 28 )         /* PWMC Interrupt Status Register */</td></tr>
<tr class="memitem:acd999344c479583f3c398ec7e1c7daa8" id="r_acd999344c479583f3c398ec7e1c7daa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a>&#160;&#160;&#160;( 252 )        /* PWMC Version Register */</td></tr>
<tr class="memitem:ad4ab53b0d2b14679ab61b334ab29c4b9" id="r_ad4ab53b0d2b14679ab61b334ab29c4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>&#160;&#160;&#160;( 512 )        /* PWMC Channel */</td></tr>
<tr class="memitem:a3108f527efb1a0026e7a5bd7dbaf4613" id="r_a3108f527efb1a0026e7a5bd7dbaf4613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3108f527efb1a0026e7a5bd7dbaf4613">AT91C_PWMC_DIVA</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (PWMC) CLKA divide factor. */</td></tr>
<tr class="memitem:a9cbbd9f834ebf9858a6097cf5af5e63a" id="r_a9cbbd9f834ebf9858a6097cf5af5e63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cbbd9f834ebf9858a6097cf5af5e63a">AT91C_PWMC_PREA</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (PWMC) Divider Input Clock Prescaler <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:a477e34e6f4e44028a66672fae268c633" id="r_a477e34e6f4e44028a66672fae268c633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a477e34e6f4e44028a66672fae268c633">AT91C_PWMC_PREA_MCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (PWMC) */</td></tr>
<tr class="memitem:ad34024a5488dc9ccbf410b85489eac28" id="r_ad34024a5488dc9ccbf410b85489eac28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad34024a5488dc9ccbf410b85489eac28">AT91C_PWMC_DIVB</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (PWMC) CLKB divide factor. */</td></tr>
<tr class="memitem:a307a50fad99227683ab61e7be70d50cf" id="r_a307a50fad99227683ab61e7be70d50cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a307a50fad99227683ab61e7be70d50cf">AT91C_PWMC_PREB</a>&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (PWMC) Divider Input Clock Prescaler B */</td></tr>
<tr class="memitem:a7900e3d28d1888130f9f70c954e6424a" id="r_a7900e3d28d1888130f9f70c954e6424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7900e3d28d1888130f9f70c954e6424a">AT91C_PWMC_PREB_MCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )  /* (PWMC) */</td></tr>
<tr class="memitem:a4ca7975eb170ea029255aa13efe63908" id="r_a4ca7975eb170ea029255aa13efe63908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ca7975eb170ea029255aa13efe63908">AT91C_PWMC_CHID0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (PWMC) Channel ID 0 */</td></tr>
<tr class="memitem:aa41d6106e3fe0a8366622de6bdbec2a8" id="r_aa41d6106e3fe0a8366622de6bdbec2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa41d6106e3fe0a8366622de6bdbec2a8">AT91C_PWMC_CHID1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (PWMC) Channel ID 1 */</td></tr>
<tr class="memitem:a07679c8f5c52bb41c9317a2213f48dd4" id="r_a07679c8f5c52bb41c9317a2213f48dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07679c8f5c52bb41c9317a2213f48dd4">AT91C_PWMC_CHID2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (PWMC) Channel ID 2 */</td></tr>
<tr class="memitem:ad9b989525e43ef5fcdb9eca00a9c4f75" id="r_ad9b989525e43ef5fcdb9eca00a9c4f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9b989525e43ef5fcdb9eca00a9c4f75">AT91C_PWMC_CHID3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (PWMC) Channel ID 3 */</td></tr>
<tr class="memitem:a51622153ab12def47cee4fec1481c907" id="r_a51622153ab12def47cee4fec1481c907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51622153ab12def47cee4fec1481c907">UDP_NUM</a>&#160;&#160;&#160;( 0 )          /* Frame Number Register */</td></tr>
<tr class="memitem:affc85b88cdcce4495ede1b37136357aa" id="r_affc85b88cdcce4495ede1b37136357aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a>&#160;&#160;&#160;( 4 )          /* Global State Register */</td></tr>
<tr class="memitem:a52592f8077f321361452d452d2723b02" id="r_a52592f8077f321361452d452d2723b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52592f8077f321361452d452d2723b02">UDP_FADDR</a>&#160;&#160;&#160;( 8 )          /* Function Address Register */</td></tr>
<tr class="memitem:a2b63ab7e8b1f4726fb8a211838d941c0" id="r_a2b63ab7e8b1f4726fb8a211838d941c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a>&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a2abda30a7a18b86a0c6477929d679883" id="r_a2abda30a7a18b86a0c6477929d679883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a>&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td></tr>
<tr class="memitem:af5e3f9aaceb184fd30e7a932ae660a8c" id="r_af5e3f9aaceb184fd30e7a932ae660a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a>&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a9ca9094c349a63d856deba6ece29b9bf" id="r_a9ca9094c349a63d856deba6ece29b9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a>&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td></tr>
<tr class="memitem:a613322f90ce4686f342e99dfc9777483" id="r_a613322f90ce4686f342e99dfc9777483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a>&#160;&#160;&#160;( 32 )         /* Interrupt Clear Register */</td></tr>
<tr class="memitem:a1995fa785edfc74696def269afe17e5b" id="r_a1995fa785edfc74696def269afe17e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a>&#160;&#160;&#160;( 40 )         /* Reset Endpoint Register */</td></tr>
<tr class="memitem:adeabde67cea5ed0098b9d2c8f3ade1d5" id="r_adeabde67cea5ed0098b9d2c8f3ade1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a>&#160;&#160;&#160;( 48 )         /* Endpoint Control and Status Register */</td></tr>
<tr class="memitem:a517899d1d05e9c475358e6d40d41e08f" id="r_a517899d1d05e9c475358e6d40d41e08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a>&#160;&#160;&#160;( 80 )         /* Endpoint FIFO Data Register */</td></tr>
<tr class="memitem:a998ab4ad8028dad7de7a6cd87e40f316" id="r_a998ab4ad8028dad7de7a6cd87e40f316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a998ab4ad8028dad7de7a6cd87e40f316">UDP_TXVC</a>&#160;&#160;&#160;( 116 )        /* Transceiver Control Register */</td></tr>
<tr class="memitem:ae918f0a0813be8b451014b8f529f4012" id="r_ae918f0a0813be8b451014b8f529f4012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae918f0a0813be8b451014b8f529f4012">AT91C_UDP_FRM_NUM</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 0 ) /* (UDP) Frame Number as Defined in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Packet Field Formats */</td></tr>
<tr class="memitem:a45d1c10c52bf20f2dd6997252eb2ae18" id="r_a45d1c10c52bf20f2dd6997252eb2ae18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45d1c10c52bf20f2dd6997252eb2ae18">AT91C_UDP_FRM_ERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (UDP) Frame Error */</td></tr>
<tr class="memitem:aa2e68a9a62ba43d7a96792240ad058b3" id="r_aa2e68a9a62ba43d7a96792240ad058b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2e68a9a62ba43d7a96792240ad058b3">AT91C_UDP_FRM_OK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (UDP) Frame OK */</td></tr>
<tr class="memitem:a3df939ec689fad23144ed35e84143477" id="r_a3df939ec689fad23144ed35e84143477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3df939ec689fad23144ed35e84143477">AT91C_UDP_FADDEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Function Address Enable */</td></tr>
<tr class="memitem:a3af25a93d8e82f42f92e4f79a5bbaa83" id="r_a3af25a93d8e82f42f92e4f79a5bbaa83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3af25a93d8e82f42f92e4f79a5bbaa83">AT91C_UDP_CONFG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Configured */</td></tr>
<tr class="memitem:a335e7d4d52f475e5faaf5a9fb156cf0e" id="r_a335e7d4d52f475e5faaf5a9fb156cf0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a335e7d4d52f475e5faaf5a9fb156cf0e">AT91C_UDP_ESR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Enable Send Resume */</td></tr>
<tr class="memitem:aa1cebacb3bdd5541bc1de71ccdf92bd9" id="r_aa1cebacb3bdd5541bc1de71ccdf92bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1cebacb3bdd5541bc1de71ccdf92bd9">AT91C_UDP_RSMINPR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Resume Has Been Sent <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host */</td></tr>
<tr class="memitem:acb510a4b8b4bb3b293dc239627531361" id="r_acb510a4b8b4bb3b293dc239627531361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb510a4b8b4bb3b293dc239627531361">AT91C_UDP_RMWUPE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Remote Wake Up Enable */</td></tr>
<tr class="memitem:aa399fdeb0df35c8553ef06c6da18eff7" id="r_aa399fdeb0df35c8553ef06c6da18eff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa399fdeb0df35c8553ef06c6da18eff7">AT91C_UDP_FADD</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (UDP) Function Address Value */</td></tr>
<tr class="memitem:a6c6ce7f722bcfaaaa6c9053d448a91bf" id="r_a6c6ce7f722bcfaaaa6c9053d448a91bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c6ce7f722bcfaaaa6c9053d448a91bf">AT91C_UDP_FEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) Function Enable */</td></tr>
<tr class="memitem:aa231db13123efe85390749a5f41655b3" id="r_aa231db13123efe85390749a5f41655b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa231db13123efe85390749a5f41655b3">AT91C_UDP_EPINT0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Endpoint 0 Interrupt */</td></tr>
<tr class="memitem:a1a17ba7dff62066021586d2c9da30148" id="r_a1a17ba7dff62066021586d2c9da30148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a17ba7dff62066021586d2c9da30148">AT91C_UDP_EPINT1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Endpoint 0 Interrupt */</td></tr>
<tr class="memitem:ae5d8fc722f9c7fcd51508e4b348dea0d" id="r_ae5d8fc722f9c7fcd51508e4b348dea0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5d8fc722f9c7fcd51508e4b348dea0d">AT91C_UDP_EPINT2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Endpoint 2 Interrupt */</td></tr>
<tr class="memitem:a242f01d1ddfe223db69f230c267b37c0" id="r_a242f01d1ddfe223db69f230c267b37c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a242f01d1ddfe223db69f230c267b37c0">AT91C_UDP_EPINT3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) Endpoint 3 Interrupt */</td></tr>
<tr class="memitem:a8b92a2c29b38aa41e194f04fd1bd9583" id="r_a8b92a2c29b38aa41e194f04fd1bd9583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b92a2c29b38aa41e194f04fd1bd9583">AT91C_UDP_EPINT4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Endpoint 4 Interrupt */</td></tr>
<tr class="memitem:ae82098ed40ebf71c7ad652794ef79d3f" id="r_ae82098ed40ebf71c7ad652794ef79d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae82098ed40ebf71c7ad652794ef79d3f">AT91C_UDP_EPINT5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (UDP) Endpoint 5 Interrupt */</td></tr>
<tr class="memitem:aee76f53e58d0725d21b57e16a1872b91" id="r_aee76f53e58d0725d21b57e16a1872b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee76f53e58d0725d21b57e16a1872b91">AT91C_UDP_RXSUSP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) USB Suspend Interrupt */</td></tr>
<tr class="memitem:a359943e009f7a44ba0bbe03db8eeedd5" id="r_a359943e009f7a44ba0bbe03db8eeedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a359943e009f7a44ba0bbe03db8eeedd5">AT91C_UDP_RXRSM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (UDP) USB Resume Interrupt */</td></tr>
<tr class="memitem:a16457337bc108f926e0da7eb99643baf" id="r_a16457337bc108f926e0da7eb99643baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16457337bc108f926e0da7eb99643baf">AT91C_UDP_EXTRSM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (UDP) USB External Resume Interrupt */</td></tr>
<tr class="memitem:a7bc497e4d0bcf0ad713648f9c13a890c" id="r_a7bc497e4d0bcf0ad713648f9c13a890c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bc497e4d0bcf0ad713648f9c13a890c">AT91C_UDP_SOFINT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (UDP) USB Start Of frame Interrupt */</td></tr>
<tr class="memitem:aa8ef719c8714aedb7d302809d1cabff6" id="r_aa8ef719c8714aedb7d302809d1cabff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8ef719c8714aedb7d302809d1cabff6">AT91C_UDP_WAKEUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (UDP) USB Resume Interrupt */</td></tr>
<tr class="memitem:a963f4e535475fdca21e2b4462041ba16" id="r_a963f4e535475fdca21e2b4462041ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a963f4e535475fdca21e2b4462041ba16">AT91C_UDP_ENDBUSRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (UDP) USB End Of Bus Reset Interrupt */</td></tr>
<tr class="memitem:a8eece1c2437e70c0d23995d182747169" id="r_a8eece1c2437e70c0d23995d182747169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8eece1c2437e70c0d23995d182747169">AT91C_UDP_EP0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Reset Endpoint 0 */</td></tr>
<tr class="memitem:a3192588280fa39ba88e7807162df2668" id="r_a3192588280fa39ba88e7807162df2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3192588280fa39ba88e7807162df2668">AT91C_UDP_EP1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Reset Endpoint 1 */</td></tr>
<tr class="memitem:afc01cc967634aaf6b34c009593ab6663" id="r_afc01cc967634aaf6b34c009593ab6663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc01cc967634aaf6b34c009593ab6663">AT91C_UDP_EP2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Reset Endpoint 2 */</td></tr>
<tr class="memitem:a55ff9f19b78ade374607ba1e30681b04" id="r_a55ff9f19b78ade374607ba1e30681b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55ff9f19b78ade374607ba1e30681b04">AT91C_UDP_EP3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Reset Endpoint 3 */</td></tr>
<tr class="memitem:a06db7f870578c69ea91a04032855ebfa" id="r_a06db7f870578c69ea91a04032855ebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06db7f870578c69ea91a04032855ebfa">AT91C_UDP_EP4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Reset Endpoint 4 */</td></tr>
<tr class="memitem:aa5fabc45c94b0b55e2ff75b512aada4d" id="r_aa5fabc45c94b0b55e2ff75b512aada4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5fabc45c94b0b55e2ff75b512aada4d">AT91C_UDP_EP5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Reset Endpoint 5 */</td></tr>
<tr class="memitem:aa0248fd3450dbed0a4920efbd37a5c25" id="r_aa0248fd3450dbed0a4920efbd37a5c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0248fd3450dbed0a4920efbd37a5c25">AT91C_UDP_TXCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Generates an IN packet with data previously written in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> DPR */</td></tr>
<tr class="memitem:ae313b496b0f57c6f1709a2fb4b57daaa" id="r_ae313b496b0f57c6f1709a2fb4b57daaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae313b496b0f57c6f1709a2fb4b57daaa">AT91C_UDP_RX_DATA_BK0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Receive Data Bank 0 */</td></tr>
<tr class="memitem:a2a28903a455889bb4db81566185e2470" id="r_a2a28903a455889bb4db81566185e2470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a28903a455889bb4db81566185e2470">AT91C_UDP_RXSETUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Sends STALL <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host (Control endpoints) */</td></tr>
<tr class="memitem:a59bb4c10c9e4abb9fbe812b22069f50f" id="r_a59bb4c10c9e4abb9fbe812b22069f50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59bb4c10c9e4abb9fbe812b22069f50f">AT91C_UDP_ISOERROR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Isochronous error (Isochronous endpoints) */</td></tr>
<tr class="memitem:afb1da15a9600778181dba435272150da" id="r_afb1da15a9600778181dba435272150da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb1da15a9600778181dba435272150da">AT91C_UDP_TXPKTRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Transmit Packet Ready */</td></tr>
<tr class="memitem:a99191244fa595e96bec692b200b9c708" id="r_a99191244fa595e96bec692b200b9c708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99191244fa595e96bec692b200b9c708">AT91C_UDP_FORCESTALL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</td></tr>
<tr class="memitem:acb6db66df37f8269f54808965876452d" id="r_acb6db66df37f8269f54808965876452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb6db66df37f8269f54808965876452d">AT91C_UDP_RX_DATA_BK1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</td></tr>
<tr class="memitem:ad5bb9f6b22cd7b71c41e0c5f21359147" id="r_ad5bb9f6b22cd7b71c41e0c5f21359147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5bb9f6b22cd7b71c41e0c5f21359147">AT91C_UDP_DIR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Transfer Direction */</td></tr>
<tr class="memitem:adab36cc6d97194fd0c3a34dfe9f1076b" id="r_adab36cc6d97194fd0c3a34dfe9f1076b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adab36cc6d97194fd0c3a34dfe9f1076b">AT91C_UDP_EPTYPE</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Endpoint type */</td></tr>
<tr class="memitem:a1d3aaad9ea154ac7ea6357eadd5c8a32" id="r_a1d3aaad9ea154ac7ea6357eadd5c8a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d3aaad9ea154ac7ea6357eadd5c8a32">AT91C_UDP_EPTYPE_CTRL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )    /* (UDP) Control */</td></tr>
<tr class="memitem:ae1aec7e27eed3a2d7be3a15342b6299f" id="r_ae1aec7e27eed3a2d7be3a15342b6299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1aec7e27eed3a2d7be3a15342b6299f">AT91C_UDP_EPTYPE_ISO_OUT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) Isochronous OUT */</td></tr>
<tr class="memitem:ac94b088b5f232c505558cabead5719fd" id="r_ac94b088b5f232c505558cabead5719fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac94b088b5f232c505558cabead5719fd">AT91C_UDP_EPTYPE_BULK_OUT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )    /* (UDP) Bulk OUT */</td></tr>
<tr class="memitem:ab1a1c8a2611827dd00b51592c13fc92e" id="r_ab1a1c8a2611827dd00b51592c13fc92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1a1c8a2611827dd00b51592c13fc92e">AT91C_UDP_EPTYPE_INT_OUT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )    /* (UDP) Interrupt OUT */</td></tr>
<tr class="memitem:ab0038b2f8b27df3ad0d9715120e5eb24" id="r_ab0038b2f8b27df3ad0d9715120e5eb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0038b2f8b27df3ad0d9715120e5eb24">AT91C_UDP_EPTYPE_ISO_IN</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )    /* (UDP) Isochronous IN */</td></tr>
<tr class="memitem:a6662ace61cac91faf0ae2d564623105d" id="r_a6662ace61cac91faf0ae2d564623105d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6662ace61cac91faf0ae2d564623105d">AT91C_UDP_EPTYPE_BULK_IN</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )    /* (UDP) Bulk IN */</td></tr>
<tr class="memitem:ab04fd08051845f87617a29a73b99fbfe" id="r_ab04fd08051845f87617a29a73b99fbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab04fd08051845f87617a29a73b99fbfe">AT91C_UDP_EPTYPE_INT_IN</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Interrupt IN */</td></tr>
<tr class="memitem:aa7f9626f06dff378615092a5c0d601a3" id="r_aa7f9626f06dff378615092a5c0d601a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7f9626f06dff378615092a5c0d601a3">AT91C_UDP_DTGLE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )   /* (UDP) Data Toggle */</td></tr>
<tr class="memitem:aa6a2e4bfbfd0b615450b6d812f21a0a3" id="r_aa6a2e4bfbfd0b615450b6d812f21a0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6a2e4bfbfd0b615450b6d812f21a0a3">AT91C_UDP_EPEDS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (UDP) Endpoint Enable Disable */</td></tr>
<tr class="memitem:a6528ea478dd6f86c09ec5fb953238acd" id="r_a6528ea478dd6f86c09ec5fb953238acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6528ea478dd6f86c09ec5fb953238acd">AT91C_UDP_RXBYTECNT</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (UDP) Number Of Bytes Available in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> FIFO */</td></tr>
<tr class="memitem:a8080f15a628788b94f22577425f1c178" id="r_a8080f15a628788b94f22577425f1c178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8080f15a628788b94f22577425f1c178">AT91C_UDP_TXVDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) */</td></tr>
<tr class="memitem:a95d441c7575612c9941c35d6191dc61a" id="r_a95d441c7575612c9941c35d6191dc61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95d441c7575612c9941c35d6191dc61a">AT91C_UDP_PUON</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (UDP) Pull-up ON */</td></tr>
<tr class="memitem:a71d406d34e805c71199f5c52834c7653" id="r_a71d406d34e805c71199f5c52834c7653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71d406d34e805c71199f5c52834c7653">TC_CCR</a>&#160;&#160;&#160;( 0 )         /* Channel Control Register */</td></tr>
<tr class="memitem:af7dbc159512d179e0a5fd0aa428f3951" id="r_af7dbc159512d179e0a5fd0aa428f3951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a>&#160;&#160;&#160;( 4 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="memitem:a81c913378839f7a0f1f081cbbba60a31" id="r_a81c913378839f7a0f1f081cbbba60a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a>&#160;&#160;&#160;( 16 )        /* Counter Value */</td></tr>
<tr class="memitem:a1c7785f1caaeb2fcaee737b65073ca57" id="r_a1c7785f1caaeb2fcaee737b65073ca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a>&#160;&#160;&#160;( 20 )        /* Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:af113ceccd1e0ef440fc3b5f9237e530a" id="r_af113ceccd1e0ef440fc3b5f9237e530a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a>&#160;&#160;&#160;( 24 )        /* Register B */</td></tr>
<tr class="memitem:a8db28618289fd7cb91d4fd7825d9e55c" id="r_a8db28618289fd7cb91d4fd7825d9e55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a>&#160;&#160;&#160;( 28 )        /* Register C */</td></tr>
<tr class="memitem:a988949bd59bf5b18614cba860a19ade5" id="r_a988949bd59bf5b18614cba860a19ade5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a988949bd59bf5b18614cba860a19ade5">TC_SR</a>&#160;&#160;&#160;( 32 )        /* Status Register */</td></tr>
<tr class="memitem:ab85081339ec947e661845897d34c4e87" id="r_ab85081339ec947e661845897d34c4e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab85081339ec947e661845897d34c4e87">TC_IER</a>&#160;&#160;&#160;( 36 )        /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a06653023ddc4b6bbd5ba51f1c314b592" id="r_a06653023ddc4b6bbd5ba51f1c314b592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a>&#160;&#160;&#160;( 40 )        /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a1e2f1ea8966581e856ad0eda55650a8b" id="r_a1e2f1ea8966581e856ad0eda55650a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a>&#160;&#160;&#160;( 44 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:af1a6dfe8007f114c92f9a3cd3c5cf340" id="r_af1a6dfe8007f114c92f9a3cd3c5cf340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1a6dfe8007f114c92f9a3cd3c5cf340">AT91C_TC_CLKEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Clock Enable Command */</td></tr>
<tr class="memitem:abeeab439eaca14b7c407eacef297ac5e" id="r_abeeab439eaca14b7c407eacef297ac5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abeeab439eaca14b7c407eacef297ac5e">AT91C_TC_CLKDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Counter Clock Disable Command */</td></tr>
<tr class="memitem:ad3ebce8686d4e5263febf879c0e0d638" id="r_ad3ebce8686d4e5263febf879c0e0d638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3ebce8686d4e5263febf879c0e0d638">AT91C_TC_SWTRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) Software Trigger Command */</td></tr>
<tr class="memitem:a6483dbb6cc585943611cf305469e07f9" id="r_a6483dbb6cc585943611cf305469e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6483dbb6cc585943611cf305469e07f9">AT91C_TC_CLKS</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )  /* (TC) Clock Selection */</td></tr>
<tr class="memitem:affc3992c4020b0d514d3840a334062d0" id="r_affc3992c4020b0d514d3840a334062d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affc3992c4020b0d514d3840a334062d0">AT91C_TC_CLKS_TIMER_DIV1_CLOCK</a>&#160;&#160;&#160;( 0x0 )       /* (TC) Clock selected: TIMER_DIV1_CLOCK */</td></tr>
<tr class="memitem:a00cafb235b9e46d8227a0bdf82177100" id="r_a00cafb235b9e46d8227a0bdf82177100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00cafb235b9e46d8227a0bdf82177100">AT91C_TC_CLKS_TIMER_DIV2_CLOCK</a>&#160;&#160;&#160;( 0x1 )       /* (TC) Clock selected: TIMER_DIV2_CLOCK */</td></tr>
<tr class="memitem:ae67ad47df485c375b6e4b4ac96373cdf" id="r_ae67ad47df485c375b6e4b4ac96373cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae67ad47df485c375b6e4b4ac96373cdf">AT91C_TC_CLKS_TIMER_DIV3_CLOCK</a>&#160;&#160;&#160;( 0x2 )       /* (TC) Clock selected: TIMER_DIV3_CLOCK */</td></tr>
<tr class="memitem:a2c40b6bd0239ce1aeecba8eef3ba763b" id="r_a2c40b6bd0239ce1aeecba8eef3ba763b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c40b6bd0239ce1aeecba8eef3ba763b">AT91C_TC_CLKS_TIMER_DIV4_CLOCK</a>&#160;&#160;&#160;( 0x3 )       /* (TC) Clock selected: TIMER_DIV4_CLOCK */</td></tr>
<tr class="memitem:ae913df889d5b850a30412b8dcbbedfeb" id="r_ae913df889d5b850a30412b8dcbbedfeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae913df889d5b850a30412b8dcbbedfeb">AT91C_TC_CLKS_TIMER_DIV5_CLOCK</a>&#160;&#160;&#160;( 0x4 )       /* (TC) Clock selected: TIMER_DIV5_CLOCK */</td></tr>
<tr class="memitem:aefe111e881861fbd88303435f6d01f3a" id="r_aefe111e881861fbd88303435f6d01f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefe111e881861fbd88303435f6d01f3a">AT91C_TC_CLKS_XC0</a>&#160;&#160;&#160;( 0x5 )       /* (TC) Clock selected: XC0 */</td></tr>
<tr class="memitem:a70ce543268d24ca798bb1ab7b170064f" id="r_a70ce543268d24ca798bb1ab7b170064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70ce543268d24ca798bb1ab7b170064f">AT91C_TC_CLKS_XC1</a>&#160;&#160;&#160;( 0x6 )       /* (TC) Clock selected: XC1 */</td></tr>
<tr class="memitem:a3b0eb0fa02aec444b85c9726cb315de5" id="r_a3b0eb0fa02aec444b85c9726cb315de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b0eb0fa02aec444b85c9726cb315de5">AT91C_TC_CLKS_XC2</a>&#160;&#160;&#160;( 0x7 )       /* (TC) Clock selected: XC2 */</td></tr>
<tr class="memitem:a0089b84d52894b0a2c2f26fc33a6c139" id="r_a0089b84d52894b0a2c2f26fc33a6c139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0089b84d52894b0a2c2f26fc33a6c139">AT91C_TC_CLKI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) Clock Invert */</td></tr>
<tr class="memitem:a6808cd396d1645ea2893c8abb9a368cb" id="r_a6808cd396d1645ea2893c8abb9a368cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6808cd396d1645ea2893c8abb9a368cb">AT91C_TC_BURST</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) Burst Signal Selection */</td></tr>
<tr class="memitem:ab82fe1f68c1ae6520b7fb1f76bf6ab8b" id="r_ab82fe1f68c1ae6520b7fb1f76bf6ab8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">AT91C_TC_BURST_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (TC) The clock is not gated by an external signal */</td></tr>
<tr class="memitem:af914fc7a0c776ca5ae40385fb8042f6f" id="r_af914fc7a0c776ca5ae40385fb8042f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af914fc7a0c776ca5ae40385fb8042f6f">AT91C_TC_BURST_XC0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) XC0 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="memitem:a3841762ae0e6b373423472d8bb9db465" id="r_a3841762ae0e6b373423472d8bb9db465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3841762ae0e6b373423472d8bb9db465">AT91C_TC_BURST_XC1</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (TC) XC1 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="memitem:a85951d6105537748b91ceb7ce5d48da3" id="r_a85951d6105537748b91ceb7ce5d48da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85951d6105537748b91ceb7ce5d48da3">AT91C_TC_BURST_XC2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) XC2 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="memitem:a958ba9ee9e460fdfbfdf661587323e41" id="r_a958ba9ee9e460fdfbfdf661587323e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958ba9ee9e460fdfbfdf661587323e41">AT91C_TC_CPCSTOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RC Compare */</td></tr>
<tr class="memitem:a88951f5e910ef65911f3e97298b66f31" id="r_a88951f5e910ef65911f3e97298b66f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88951f5e910ef65911f3e97298b66f31">AT91C_TC_LDBSTOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RB Loading */</td></tr>
<tr class="memitem:a2bf8ba07ce3032eedaf229a707575e37" id="r_a2bf8ba07ce3032eedaf229a707575e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bf8ba07ce3032eedaf229a707575e37">AT91C_TC_CPCDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disable with RC Compare */</td></tr>
<tr class="memitem:a18e926912e73855038269a644ed60ffa" id="r_a18e926912e73855038269a644ed60ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e926912e73855038269a644ed60ffa">AT91C_TC_LDBDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disabled with RB Loading */</td></tr>
<tr class="memitem:a68ebad65fed07cd1e1317c5b601a89b9" id="r_a68ebad65fed07cd1e1317c5b601a89b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68ebad65fed07cd1e1317c5b601a89b9">AT91C_TC_ETRGEDG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Trigger Edge Selection */</td></tr>
<tr class="memitem:ac62c6f0bdc17f7e3af5d1fd9538eb3d0" id="r_ac62c6f0bdc17f7e3af5d1fd9538eb3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">AT91C_TC_ETRGEDG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td></tr>
<tr class="memitem:a2cb60e148de13a65de2686684d540c8b" id="r_a2cb60e148de13a65de2686684d540c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cb60e148de13a65de2686684d540c8b">AT91C_TC_ETRGEDG_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td></tr>
<tr class="memitem:aebc67c7d7de20b43d18d959199854699" id="r_aebc67c7d7de20b43d18d959199854699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebc67c7d7de20b43d18d959199854699">AT91C_TC_ETRGEDG_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td></tr>
<tr class="memitem:aa7b486fb760a554cbd7b8ad6638aa180" id="r_aa7b486fb760a554cbd7b8ad6638aa180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7b486fb760a554cbd7b8ad6638aa180">AT91C_TC_ETRGEDG_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td></tr>
<tr class="memitem:afabdab6176d1c2cdef3d9e53cf35ce07" id="r_afabdab6176d1c2cdef3d9e53cf35ce07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afabdab6176d1c2cdef3d9e53cf35ce07">AT91C_TC_EEVTEDG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Event Edge Selection */</td></tr>
<tr class="memitem:ad590f34fa2b8f0e1d0032ed02ffbd24b" id="r_ad590f34fa2b8f0e1d0032ed02ffbd24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad590f34fa2b8f0e1d0032ed02ffbd24b">AT91C_TC_EEVTEDG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td></tr>
<tr class="memitem:a2e7ab9a2f5e6a5160d3a21154be8a802" id="r_a2e7ab9a2f5e6a5160d3a21154be8a802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e7ab9a2f5e6a5160d3a21154be8a802">AT91C_TC_EEVTEDG_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td></tr>
<tr class="memitem:af97fed24c44737498c063fe693fa1dd9" id="r_af97fed24c44737498c063fe693fa1dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af97fed24c44737498c063fe693fa1dd9">AT91C_TC_EEVTEDG_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td></tr>
<tr class="memitem:a12d4c419ced277d5c99d2714809fea0a" id="r_a12d4c419ced277d5c99d2714809fea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12d4c419ced277d5c99d2714809fea0a">AT91C_TC_EEVTEDG_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td></tr>
<tr class="memitem:aa250a015ab6c84619aee58f529a492cb" id="r_aa250a015ab6c84619aee58f529a492cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa250a015ab6c84619aee58f529a492cb">AT91C_TC_EEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) External Event  Selection */</td></tr>
<tr class="memitem:aa4580098f8fa189cbb2b68ebdd6b4729" id="r_aa4580098f8fa189cbb2b68ebdd6b4729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4580098f8fa189cbb2b68ebdd6b4729">AT91C_TC_EEVT_TIOB</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (TC) Signal selected as external event: TIOB TIOB direction: input */</td></tr>
<tr class="memitem:a40fc56d6cb9bdef301f1fb3fed545f57" id="r_a40fc56d6cb9bdef301f1fb3fed545f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40fc56d6cb9bdef301f1fb3fed545f57">AT91C_TC_EEVT_XC0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC0 TIOB direction: output */</td></tr>
<tr class="memitem:a9ea4c880874aa135d3e4dcaf17b7de16" id="r_a9ea4c880874aa135d3e4dcaf17b7de16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ea4c880874aa135d3e4dcaf17b7de16">AT91C_TC_EEVT_XC1</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC1 TIOB direction: output */</td></tr>
<tr class="memitem:a68afa1c5510bd40ff4d9a00b5dd3f5ac" id="r_a68afa1c5510bd40ff4d9a00b5dd3f5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68afa1c5510bd40ff4d9a00b5dd3f5ac">AT91C_TC_EEVT_XC2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC2 TIOB direction: output */</td></tr>
<tr class="memitem:a109e3bad371a947b453ea9b8019d4b89" id="r_a109e3bad371a947b453ea9b8019d4b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a109e3bad371a947b453ea9b8019d4b89">AT91C_TC_ABETRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) TIOA or TIOB External Trigger Selection */</td></tr>
<tr class="memitem:aeff65a55d0db8bc5948bee36246a8904" id="r_aeff65a55d0db8bc5948bee36246a8904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeff65a55d0db8bc5948bee36246a8904">AT91C_TC_ENETRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TC) External Event Trigger enable */</td></tr>
<tr class="memitem:a3f3128540dbb6c12b7952d44935352b5" id="r_a3f3128540dbb6c12b7952d44935352b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f3128540dbb6c12b7952d44935352b5">AT91C_TC_WAVESEL</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) Waveform  Selection */</td></tr>
<tr class="memitem:a2f4d598eb12d993086ca756a7f9ca56e" id="r_a2f4d598eb12d993086ca756a7f9ca56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f4d598eb12d993086ca756a7f9ca56e">AT91C_TC_WAVESEL_UP</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 13 ) /* (TC) UP mode without atomatic trigger on RC Compare */</td></tr>
<tr class="memitem:a31bf0b1e930821ec5d6ca77e85f02e9d" id="r_a31bf0b1e930821ec5d6ca77e85f02e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31bf0b1e930821ec5d6ca77e85f02e9d">AT91C_TC_WAVESEL_UPDOWN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (TC) UPDOWN mode without automatic trigger on RC Compare */</td></tr>
<tr class="memitem:aaf016a588c98b762058406d6d58048f1" id="r_aaf016a588c98b762058406d6d58048f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf016a588c98b762058406d6d58048f1">AT91C_TC_WAVESEL_UP_AUTO</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 13 ) /* (TC) UP mode with automatic trigger on RC Compare */</td></tr>
<tr class="memitem:ae4d957303bbc72d1eed8bf39f942006a" id="r_ae4d957303bbc72d1eed8bf39f942006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4d957303bbc72d1eed8bf39f942006a">AT91C_TC_WAVESEL_UPDOWN_AUTO</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) UPDOWN mode with automatic trigger on RC Compare */</td></tr>
<tr class="memitem:a4995d161e9dc47d7d9e8e98e3a892961" id="r_a4995d161e9dc47d7d9e8e98e3a892961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4995d161e9dc47d7d9e8e98e3a892961">AT91C_TC_CPCTRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (TC) RC Compare Trigger Enable */</td></tr>
<tr class="memitem:af3e2eca76c15de93c68e811bf025b6ff" id="r_af3e2eca76c15de93c68e811bf025b6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3e2eca76c15de93c68e811bf025b6ff">AT91C_TC_WAVE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TC) */</td></tr>
<tr class="memitem:ac7d8f5ab48c28bf05547b7efa308093d" id="r_ac7d8f5ab48c28bf05547b7efa308093d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7d8f5ab48c28bf05547b7efa308093d">AT91C_TC_ACPA</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Compare Effect on TIOA */</td></tr>
<tr class="memitem:a32405bd05c5a85e211a67c91ba8db852" id="r_a32405bd05c5a85e211a67c91ba8db852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32405bd05c5a85e211a67c91ba8db852">AT91C_TC_ACPA_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:ae2a44957573af617d94a9e439b598599" id="r_ae2a44957573af617d94a9e439b598599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2a44957573af617d94a9e439b598599">AT91C_TC_ACPA_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:ab09baf7ae19fa26f334ac67b66850ed6" id="r_ab09baf7ae19fa26f334ac67b66850ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab09baf7ae19fa26f334ac67b66850ed6">AT91C_TC_ACPA_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:ab7e9adab8492f93acfc31583e7d62a82" id="r_ab7e9adab8492f93acfc31583e7d62a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7e9adab8492f93acfc31583e7d62a82">AT91C_TC_ACPA_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:af287438e13f6b9c7d3e63e9fc2a389b8" id="r_af287438e13f6b9c7d3e63e9fc2a389b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af287438e13f6b9c7d3e63e9fc2a389b8">AT91C_TC_LDRA</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Loading Selection */</td></tr>
<tr class="memitem:a596fb9ecade42a3db6beae556f90ea96" id="r_a596fb9ecade42a3db6beae556f90ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a596fb9ecade42a3db6beae556f90ea96">AT91C_TC_LDRA_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Edge: None */</td></tr>
<tr class="memitem:aae8bb1383fd86487a5ba3af321d95da2" id="r_aae8bb1383fd86487a5ba3af321d95da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae8bb1383fd86487a5ba3af321d95da2">AT91C_TC_LDRA_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Edge: rising edge of TIOA */</td></tr>
<tr class="memitem:ae504975b21d0c1b0b174ccb423398d5d" id="r_ae504975b21d0c1b0b174ccb423398d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae504975b21d0c1b0b174ccb423398d5d">AT91C_TC_LDRA_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Edge: falling edge of TIOA */</td></tr>
<tr class="memitem:ae3bcab1b3df23b1c3d4e311a5adc6adf" id="r_ae3bcab1b3df23b1c3d4e311a5adc6adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3bcab1b3df23b1c3d4e311a5adc6adf">AT91C_TC_LDRA_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Edge: each edge of TIOA */</td></tr>
<tr class="memitem:a58c554f329dc6ec253b8650d045ecfb2" id="r_a58c554f329dc6ec253b8650d045ecfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58c554f329dc6ec253b8650d045ecfb2">AT91C_TC_ACPC</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RC Compare Effect on TIOA */</td></tr>
<tr class="memitem:a33da7c9f44471adb1467799470632c3d" id="r_a33da7c9f44471adb1467799470632c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33da7c9f44471adb1467799470632c3d">AT91C_TC_ACPC_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a30b75955de1a85aaf2aabda5138f05be" id="r_a30b75955de1a85aaf2aabda5138f05be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30b75955de1a85aaf2aabda5138f05be">AT91C_TC_ACPC_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:a08782f417baf5ca5868383add7597754" id="r_a08782f417baf5ca5868383add7597754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08782f417baf5ca5868383add7597754">AT91C_TC_ACPC_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:afa8b99d8cbf2a48af4b0604bd1b98da4" id="r_afa8b99d8cbf2a48af4b0604bd1b98da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa8b99d8cbf2a48af4b0604bd1b98da4">AT91C_TC_ACPC_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:ade0fdc20bb509e044542f700b69494db" id="r_ade0fdc20bb509e044542f700b69494db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade0fdc20bb509e044542f700b69494db">AT91C_TC_LDRB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RB Loading Selection */</td></tr>
<tr class="memitem:a62180255114397ab05fc6ade783c1267" id="r_a62180255114397ab05fc6ade783c1267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62180255114397ab05fc6ade783c1267">AT91C_TC_LDRB_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Edge: None */</td></tr>
<tr class="memitem:ac03dec55b3dce937a45a61b2f2759be3" id="r_ac03dec55b3dce937a45a61b2f2759be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac03dec55b3dce937a45a61b2f2759be3">AT91C_TC_LDRB_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Edge: rising edge of TIOA */</td></tr>
<tr class="memitem:a8c417c02eecc238b30f71653ac2857ab" id="r_a8c417c02eecc238b30f71653ac2857ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c417c02eecc238b30f71653ac2857ab">AT91C_TC_LDRB_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Edge: falling edge of TIOA */</td></tr>
<tr class="memitem:a79b715c44ae1f3af977d97f7712580ca" id="r_a79b715c44ae1f3af977d97f7712580ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79b715c44ae1f3af977d97f7712580ca">AT91C_TC_LDRB_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Edge: each edge of TIOA */</td></tr>
<tr class="memitem:a88d040c0af65609a06c9a37cfd8ce20c" id="r_a88d040c0af65609a06c9a37cfd8ce20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88d040c0af65609a06c9a37cfd8ce20c">AT91C_TC_AEEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) External Event Effect on TIOA */</td></tr>
<tr class="memitem:a71ad254bf8c0a85104590762ae7774fc" id="r_a71ad254bf8c0a85104590762ae7774fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71ad254bf8c0a85104590762ae7774fc">AT91C_TC_AEEVT_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 20 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a9a0fa7a18086b7ecac4af0001b946a06" id="r_a9a0fa7a18086b7ecac4af0001b946a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a0fa7a18086b7ecac4af0001b946a06">AT91C_TC_AEEVT_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:af326a9074408bd03701119693b5e5b68" id="r_af326a9074408bd03701119693b5e5b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af326a9074408bd03701119693b5e5b68">AT91C_TC_AEEVT_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 20 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:a06cd80f4cc7ab26ba6ddc480cfebcfd9" id="r_a06cd80f4cc7ab26ba6ddc480cfebcfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06cd80f4cc7ab26ba6ddc480cfebcfd9">AT91C_TC_AEEVT_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:a7b745aa903b20634e602c496fcad07bc" id="r_a7b745aa903b20634e602c496fcad07bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b745aa903b20634e602c496fcad07bc">AT91C_TC_ASWTRG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Software Trigger Effect on TIOA */</td></tr>
<tr class="memitem:a3d4574db4ddce97f63e67b4a0cc948d3" id="r_a3d4574db4ddce97f63e67b4a0cc948d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d4574db4ddce97f63e67b4a0cc948d3">AT91C_TC_ASWTRG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 22 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a9aeb9be4fc92cf7ade10ded35713633e" id="r_a9aeb9be4fc92cf7ade10ded35713633e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9aeb9be4fc92cf7ade10ded35713633e">AT91C_TC_ASWTRG_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:a9ccd13ad5e5574ab174f1d810fe9108a" id="r_a9ccd13ad5e5574ab174f1d810fe9108a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ccd13ad5e5574ab174f1d810fe9108a">AT91C_TC_ASWTRG_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 22 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:adc3d78a23ffd039e749bc135f8d7d70a" id="r_adc3d78a23ffd039e749bc135f8d7d70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc3d78a23ffd039e749bc135f8d7d70a">AT91C_TC_ASWTRG_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:a5c755adb2f13698bd70e538fd9b28e52" id="r_a5c755adb2f13698bd70e538fd9b28e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c755adb2f13698bd70e538fd9b28e52">AT91C_TC_BCPB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) RB Compare Effect on TIOB */</td></tr>
<tr class="memitem:ac0c9ee09167f9188281015230db928d7" id="r_ac0c9ee09167f9188281015230db928d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0c9ee09167f9188281015230db928d7">AT91C_TC_BCPB_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 24 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a4bf198d58f9b804c9d596a7d324fa255" id="r_a4bf198d58f9b804c9d596a7d324fa255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bf198d58f9b804c9d596a7d324fa255">AT91C_TC_BCPB_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:adb0ce065d061ea136ae69bc2de789de9" id="r_adb0ce065d061ea136ae69bc2de789de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb0ce065d061ea136ae69bc2de789de9">AT91C_TC_BCPB_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 24 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:a96df3690abd95de683721739eb9afe9a" id="r_a96df3690abd95de683721739eb9afe9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96df3690abd95de683721739eb9afe9a">AT91C_TC_BCPB_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:a33a0f6c7c40aebf48fb9aeee409520c9" id="r_a33a0f6c7c40aebf48fb9aeee409520c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33a0f6c7c40aebf48fb9aeee409520c9">AT91C_TC_BCPC</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) RC Compare Effect on TIOB */</td></tr>
<tr class="memitem:ac65d5a735b123e292ad5452ce2c91892" id="r_ac65d5a735b123e292ad5452ce2c91892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac65d5a735b123e292ad5452ce2c91892">AT91C_TC_BCPC_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 26 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:af2db25a89fc99361e1c334a5647abe37" id="r_af2db25a89fc99361e1c334a5647abe37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2db25a89fc99361e1c334a5647abe37">AT91C_TC_BCPC_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:ab4d5cbfc2c49dcad06262d863bc70d0c" id="r_ab4d5cbfc2c49dcad06262d863bc70d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4d5cbfc2c49dcad06262d863bc70d0c">AT91C_TC_BCPC_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 26 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:a0275fb8cf32b14b8f2cddc361748a20a" id="r_a0275fb8cf32b14b8f2cddc361748a20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0275fb8cf32b14b8f2cddc361748a20a">AT91C_TC_BCPC_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:ad3457da8470b88dcbfdfcc4c181a3dfb" id="r_ad3457da8470b88dcbfdfcc4c181a3dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3457da8470b88dcbfdfcc4c181a3dfb">AT91C_TC_BEEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) External Event Effect on TIOB */</td></tr>
<tr class="memitem:a68ee4a23932dd0ef1b3a1eed804e4861" id="r_a68ee4a23932dd0ef1b3a1eed804e4861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68ee4a23932dd0ef1b3a1eed804e4861">AT91C_TC_BEEVT_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 28 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a762fa401e52f3601c9466a01d54e701e" id="r_a762fa401e52f3601c9466a01d54e701e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a762fa401e52f3601c9466a01d54e701e">AT91C_TC_BEEVT_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:a09d1c605501f937ffda26aeb184e3008" id="r_a09d1c605501f937ffda26aeb184e3008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09d1c605501f937ffda26aeb184e3008">AT91C_TC_BEEVT_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 28 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:a82acd57eafa731f22bdff2018eefaec5" id="r_a82acd57eafa731f22bdff2018eefaec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82acd57eafa731f22bdff2018eefaec5">AT91C_TC_BEEVT_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:a04b0f1fc04bd6d6d11a5e194b2214188" id="r_a04b0f1fc04bd6d6d11a5e194b2214188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04b0f1fc04bd6d6d11a5e194b2214188">AT91C_TC_BSWTRG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Software Trigger Effect on TIOB */</td></tr>
<tr class="memitem:a71490d4b2d6b8d5cdc246d71d696a360" id="r_a71490d4b2d6b8d5cdc246d71d696a360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71490d4b2d6b8d5cdc246d71d696a360">AT91C_TC_BSWTRG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 30 ) /* (TC) Effect: none */</td></tr>
<tr class="memitem:a7d77e5117003e11e0c312ed33f142d5e" id="r_a7d77e5117003e11e0c312ed33f142d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d77e5117003e11e0c312ed33f142d5e">AT91C_TC_BSWTRG_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (TC) Effect: set */</td></tr>
<tr class="memitem:a90da673f257cf292b7437a123d88058f" id="r_a90da673f257cf292b7437a123d88058f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90da673f257cf292b7437a123d88058f">AT91C_TC_BSWTRG_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 30 ) /* (TC) Effect: clear */</td></tr>
<tr class="memitem:a8fc9812c09bfb66ee19f8b5ecde86fe3" id="r_a8fc9812c09bfb66ee19f8b5ecde86fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fc9812c09bfb66ee19f8b5ecde86fe3">AT91C_TC_BSWTRG_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Effect: toggle */</td></tr>
<tr class="memitem:a430dd419d79af2f49e86d63c5978169c" id="r_a430dd419d79af2f49e86d63c5978169c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a430dd419d79af2f49e86d63c5978169c">AT91C_TC_COVFS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Overflow */</td></tr>
<tr class="memitem:a519a22eec8b5c618c2c51130106a8f81" id="r_a519a22eec8b5c618c2c51130106a8f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a519a22eec8b5c618c2c51130106a8f81">AT91C_TC_LOVRS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Load Overrun */</td></tr>
<tr class="memitem:ac984dfb06785b4644e897331facbf791" id="r_ac984dfb06785b4644e897331facbf791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac984dfb06785b4644e897331facbf791">AT91C_TC_CPAS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) RA Compare */</td></tr>
<tr class="memitem:a9aab3e7ad396ec65293da7ed525b147c" id="r_a9aab3e7ad396ec65293da7ed525b147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9aab3e7ad396ec65293da7ed525b147c">AT91C_TC_CPBS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) RB Compare */</td></tr>
<tr class="memitem:a58852a9496be093ae1bc2a0fa8895024" id="r_a58852a9496be093ae1bc2a0fa8895024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58852a9496be093ae1bc2a0fa8895024">AT91C_TC_CPCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) RC Compare */</td></tr>
<tr class="memitem:ae95f62baf644c3bc39f3ae2d27634ddc" id="r_ae95f62baf644c3bc39f3ae2d27634ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae95f62baf644c3bc39f3ae2d27634ddc">AT91C_TC_LDRAS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (TC) RA Loading */</td></tr>
<tr class="memitem:ab6f7c97949a8c6c0f1cd7f8e45d84361" id="r_ab6f7c97949a8c6c0f1cd7f8e45d84361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6f7c97949a8c6c0f1cd7f8e45d84361">AT91C_TC_LDRBS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) RB Loading */</td></tr>
<tr class="memitem:af0d5bb0907975e95e87656bebcc275c7" id="r_af0d5bb0907975e95e87656bebcc275c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0d5bb0907975e95e87656bebcc275c7">AT91C_TC_ETRGS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) External Trigger */</td></tr>
<tr class="memitem:a352b40a891527c40f6072977230df969" id="r_a352b40a891527c40f6072977230df969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a352b40a891527c40f6072977230df969">AT91C_TC_CLKSTA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Clock Enabling */</td></tr>
<tr class="memitem:afcd600600083ddc63c832ee4e0236b44" id="r_afcd600600083ddc63c832ee4e0236b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afcd600600083ddc63c832ee4e0236b44">AT91C_TC_MTIOA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (TC) TIOA Mirror */</td></tr>
<tr class="memitem:a77e62550ab18d593d893a15f04c48b11" id="r_a77e62550ab18d593d893a15f04c48b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77e62550ab18d593d893a15f04c48b11">AT91C_TC_MTIOB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) TIOA Mirror */</td></tr>
<tr class="memitem:a2e02987c085b14b430de8a974e73dcf2" id="r_a2e02987c085b14b430de8a974e73dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a>&#160;&#160;&#160;( 0 )        /* TC Channel 0 */</td></tr>
<tr class="memitem:aa8f4a7047b09a10ca401fa94bc0ada66" id="r_aa8f4a7047b09a10ca401fa94bc0ada66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a>&#160;&#160;&#160;( 64 )       /* TC Channel 1 */</td></tr>
<tr class="memitem:a5bb50140d2cc55fe6f4fc1585535d2f4" id="r_a5bb50140d2cc55fe6f4fc1585535d2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a>&#160;&#160;&#160;( 128 )      /* TC Channel 2 */</td></tr>
<tr class="memitem:a0e94c0c067c3b035524a4f084a2d6367" id="r_a0e94c0c067c3b035524a4f084a2d6367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a>&#160;&#160;&#160;( 192 )      /* TC Block Control Register */</td></tr>
<tr class="memitem:a0a75ddbc59c2640a4534b0e4966eb422" id="r_a0a75ddbc59c2640a4534b0e4966eb422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a>&#160;&#160;&#160;( 196 )      /* TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a107c19a568a5dec4983418a84564ef4b" id="r_a107c19a568a5dec4983418a84564ef4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a107c19a568a5dec4983418a84564ef4b">AT91C_TCB_SYNC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) Synchro Command */</td></tr>
<tr class="memitem:ae15ae07551e91230ddf723731d003945" id="r_ae15ae07551e91230ddf723731d003945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae15ae07551e91230ddf723731d003945">AT91C_TCB_TC0XC0S</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (TCB) External Clock Signal 0 Selection */</td></tr>
<tr class="memitem:ae698f28e6c2299165b7b69ad7f2f077b" id="r_ae698f28e6c2299165b7b69ad7f2f077b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae698f28e6c2299165b7b69ad7f2f077b">AT91C_TCB_TC0XC0S_TCLK0</a>&#160;&#160;&#160;( 0x0 )      /* (TCB) TCLK0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td></tr>
<tr class="memitem:a2a3d3630ca284f2cef9836838e499597" id="r_a2a3d3630ca284f2cef9836838e499597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a3d3630ca284f2cef9836838e499597">AT91C_TCB_TC0XC0S_NONE</a>&#160;&#160;&#160;( 0x1 )      /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td></tr>
<tr class="memitem:aac6a33f8a77717cff071fa978eb40a02" id="r_aac6a33f8a77717cff071fa978eb40a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac6a33f8a77717cff071fa978eb40a02">AT91C_TCB_TC0XC0S_TIOA1</a>&#160;&#160;&#160;( 0x2 )      /* (TCB) TIOA1 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td></tr>
<tr class="memitem:a208d9f3f7e5d7a86e12bc766b5340d71" id="r_a208d9f3f7e5d7a86e12bc766b5340d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a208d9f3f7e5d7a86e12bc766b5340d71">AT91C_TCB_TC0XC0S_TIOA2</a>&#160;&#160;&#160;( 0x3 )      /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td></tr>
<tr class="memitem:ab841b88704c17e5e42b597dc4127c2f9" id="r_ab841b88704c17e5e42b597dc4127c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab841b88704c17e5e42b597dc4127c2f9">AT91C_TCB_TC1XC1S</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) External Clock Signal 1 Selection */</td></tr>
<tr class="memitem:a27b0840e23ff09778d0208757359fc8d" id="r_a27b0840e23ff09778d0208757359fc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27b0840e23ff09778d0208757359fc8d">AT91C_TCB_TC1XC1S_TCLK1</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (TCB) TCLK1 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td></tr>
<tr class="memitem:a72487486b4357d1f250cab673364653d" id="r_a72487486b4357d1f250cab673364653d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72487486b4357d1f250cab673364653d">AT91C_TCB_TC1XC1S_NONE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td></tr>
<tr class="memitem:a0b119a2dcd261e236d36e69945f03d51" id="r_a0b119a2dcd261e236d36e69945f03d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b119a2dcd261e236d36e69945f03d51">AT91C_TCB_TC1XC1S_TIOA0</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (TCB) TIOA0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td></tr>
<tr class="memitem:aef4e0cc9cfc6a26f0b78e82f01604d41" id="r_aef4e0cc9cfc6a26f0b78e82f01604d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef4e0cc9cfc6a26f0b78e82f01604d41">AT91C_TCB_TC1XC1S_TIOA2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td></tr>
<tr class="memitem:afef7e2ad858ff351031a50dc5761b7cb" id="r_afef7e2ad858ff351031a50dc5761b7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef7e2ad858ff351031a50dc5761b7cb">AT91C_TCB_TC2XC2S</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) External Clock Signal 2 Selection */</td></tr>
<tr class="memitem:a22a2ef64cb698fa796657a4a2568dc2b" id="r_a22a2ef64cb698fa796657a4a2568dc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22a2ef64cb698fa796657a4a2568dc2b">AT91C_TCB_TC2XC2S_TCLK2</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 ) /* (TCB) TCLK2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td></tr>
<tr class="memitem:a48647ce84e818212bf1c7bab2c271129" id="r_a48647ce84e818212bf1c7bab2c271129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48647ce84e818212bf1c7bab2c271129">AT91C_TCB_TC2XC2S_NONE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td></tr>
<tr class="memitem:abdf5cf6482dc8886b3f26910ef5ad08b" id="r_abdf5cf6482dc8886b3f26910ef5ad08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdf5cf6482dc8886b3f26910ef5ad08b">AT91C_TCB_TC2XC2S_TIOA0</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 ) /* (TCB) TIOA0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td></tr>
<tr class="memitem:a88dae7e2bf482828090c736330eb0187" id="r_a88dae7e2bf482828090c736330eb0187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88dae7e2bf482828090c736330eb0187">AT91C_TCB_TC2XC2S_TIOA1</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td></tr>
<tr class="memitem:ab40c63f99aae4ef2f018ffb40c9e20aa" id="r_ab40c63f99aae4ef2f018ffb40c9e20aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c63f99aae4ef2f018ffb40c9e20aa">CAN_MB_MMR</a>&#160;&#160;&#160;( 0 )            /* MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ae20541fd10a2d52e5b69578c8f8fb83d" id="r_ae20541fd10a2d52e5b69578c8f8fb83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae20541fd10a2d52e5b69578c8f8fb83d">CAN_MB_MAM</a>&#160;&#160;&#160;( 4 )            /* MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:a9932576f20fcb2de5b07553387c83f82" id="r_a9932576f20fcb2de5b07553387c83f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9932576f20fcb2de5b07553387c83f82">CAN_MB_MID</a>&#160;&#160;&#160;( 8 )            /* MailBox ID Register */</td></tr>
<tr class="memitem:ab33d46449b6179a4d58e1a9a7283d6f9" id="r_ab33d46449b6179a4d58e1a9a7283d6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab33d46449b6179a4d58e1a9a7283d6f9">CAN_MB_MFID</a>&#160;&#160;&#160;( 12 )           /* MailBox Family ID Register */</td></tr>
<tr class="memitem:a3b28bdf6ccc2ecac4c22485a5f4208fc" id="r_a3b28bdf6ccc2ecac4c22485a5f4208fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b28bdf6ccc2ecac4c22485a5f4208fc">CAN_MB_MSR</a>&#160;&#160;&#160;( 16 )           /* MailBox Status Register */</td></tr>
<tr class="memitem:a9b7760af6223f85d09d9c30bbdd81297" id="r_a9b7760af6223f85d09d9c30bbdd81297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b7760af6223f85d09d9c30bbdd81297">CAN_MB_MDL</a>&#160;&#160;&#160;( 20 )           /* MailBox Data Low Register */</td></tr>
<tr class="memitem:a4e4c40c303d6d49a1baba05f52c6e12c" id="r_a4e4c40c303d6d49a1baba05f52c6e12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e4c40c303d6d49a1baba05f52c6e12c">CAN_MB_MDH</a>&#160;&#160;&#160;( 24 )           /* MailBox Data High Register */</td></tr>
<tr class="memitem:aefa759e6ae9baa6bab9a80e3337e94ed" id="r_aefa759e6ae9baa6bab9a80e3337e94ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefa759e6ae9baa6bab9a80e3337e94ed">CAN_MB_MCR</a>&#160;&#160;&#160;( 28 )           /* MailBox Control Register */</td></tr>
<tr class="memitem:abd5093c7477515296fa846382b3ee474" id="r_abd5093c7477515296fa846382b3ee474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd5093c7477515296fa846382b3ee474">AT91C_CAN_MTIMEMARK</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (CAN_MB) Mailbox Timemark */</td></tr>
<tr class="memitem:a9e2675304d5afd8acb3bfafce411088f" id="r_a9e2675304d5afd8acb3bfafce411088f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e2675304d5afd8acb3bfafce411088f">AT91C_CAN_PRIOR</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )    /* (CAN_MB) Mailbox Priority */</td></tr>
<tr class="memitem:ac348598536fcb7e082125761f0602344" id="r_ac348598536fcb7e082125761f0602344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac348598536fcb7e082125761f0602344">AT91C_CAN_MOT</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 24 )    /* (CAN_MB) Mailbox Object Type */</td></tr>
<tr class="memitem:aa229b57b92029e4ae325d647c2230b3b" id="r_aa229b57b92029e4ae325d647c2230b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa229b57b92029e4ae325d647c2230b3b">AT91C_CAN_MOT_DIS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:a7d197f91f6af10386fc9f8c26ada1f62" id="r_a7d197f91f6af10386fc9f8c26ada1f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d197f91f6af10386fc9f8c26ada1f62">AT91C_CAN_MOT_RX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:a1cc2031f0741140d508a1c951d333b13" id="r_a1cc2031f0741140d508a1c951d333b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cc2031f0741140d508a1c951d333b13">AT91C_CAN_MOT_RXOVERWRITE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:a796d6415aa6e56ff9251ceb021ad1675" id="r_a796d6415aa6e56ff9251ceb021ad1675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a796d6415aa6e56ff9251ceb021ad1675">AT91C_CAN_MOT_TX</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:a1770109e1050ef7aa10d7e0c7e1d253c" id="r_a1770109e1050ef7aa10d7e0c7e1d253c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1770109e1050ef7aa10d7e0c7e1d253c">AT91C_CAN_MOT_CONSUMER</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:adac2b0a1e9a492157cb9f7d8dd2d9b6b" id="r_adac2b0a1e9a492157cb9f7d8dd2d9b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adac2b0a1e9a492157cb9f7d8dd2d9b6b">AT91C_CAN_MOT_PRODUCER</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 24 )    /* (CAN_MB) */</td></tr>
<tr class="memitem:a9a656bc31fe6b6f89714c62dc7c20d1f" id="r_a9a656bc31fe6b6f89714c62dc7c20d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a656bc31fe6b6f89714c62dc7c20d1f">AT91C_CAN_MIDvB</a>&#160;&#160;&#160;( 0x3FFFF &lt;&lt; 0 ) /* (CAN_MB) Complementary bits for identifier in extended mode */</td></tr>
<tr class="memitem:a6e92154d375e43d546ca1de3c1e96079" id="r_a6e92154d375e43d546ca1de3c1e96079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e92154d375e43d546ca1de3c1e96079">AT91C_CAN_MIDvA</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 18 )  /* (CAN_MB) Identifier for standard frame mode */</td></tr>
<tr class="memitem:aad3375663ba012fbbab1987c6c3c193c" id="r_aad3375663ba012fbbab1987c6c3c193c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad3375663ba012fbbab1987c6c3c193c">AT91C_CAN_MIDE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )    /* (CAN_MB) Identifier Version */</td></tr>
<tr class="memitem:ad8eba8ec2d2fda4b6c42c7c269aede3f" id="r_ad8eba8ec2d2fda4b6c42c7c269aede3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8eba8ec2d2fda4b6c42c7c269aede3f">AT91C_CAN_MTIMESTAMP</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CAN_MB) Timer Value */</td></tr>
<tr class="memitem:aba80a98a33c4c22f1385b7a478b817c0" id="r_aba80a98a33c4c22f1385b7a478b817c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba80a98a33c4c22f1385b7a478b817c0">AT91C_CAN_MDLC</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (CAN_MB) Mailbox Data Length Code */</td></tr>
<tr class="memitem:a0cb256750eaa20a97d8d5232b321d283" id="r_a0cb256750eaa20a97d8d5232b321d283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cb256750eaa20a97d8d5232b321d283">AT91C_CAN_MRTR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )   /* (CAN_MB) Mailbox Remote Transmission Request */</td></tr>
<tr class="memitem:a849fe8f7c40cd67ea45d182dafded25e" id="r_a849fe8f7c40cd67ea45d182dafded25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a849fe8f7c40cd67ea45d182dafded25e">AT91C_CAN_MABT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )   /* (CAN_MB) Mailbox Message Abort */</td></tr>
<tr class="memitem:ab624a97252c028557c89f0cf2a9bfd5e" id="r_ab624a97252c028557c89f0cf2a9bfd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab624a97252c028557c89f0cf2a9bfd5e">AT91C_CAN_MRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )   /* (CAN_MB) Mailbox Ready */</td></tr>
<tr class="memitem:a93c17b0a9680dae1ad6398827db6b80b" id="r_a93c17b0a9680dae1ad6398827db6b80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93c17b0a9680dae1ad6398827db6b80b">AT91C_CAN_MMI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (CAN_MB) Mailbox Message Ignored */</td></tr>
<tr class="memitem:a44aaaa305f8d36d1572ec18e750d3397" id="r_a44aaaa305f8d36d1572ec18e750d3397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44aaaa305f8d36d1572ec18e750d3397">AT91C_CAN_MACR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )       /* (CAN_MB) Abort Request for Mailbox */</td></tr>
<tr class="memitem:a59ce20cfdc361e3218458f6a25c95231" id="r_a59ce20cfdc361e3218458f6a25c95231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59ce20cfdc361e3218458f6a25c95231">AT91C_CAN_MTCR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )       /* (CAN_MB) Mailbox Transfer Command */</td></tr>
<tr class="memitem:a1847e5aca49913b83e17fd25954bfb73" id="r_a1847e5aca49913b83e17fd25954bfb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1847e5aca49913b83e17fd25954bfb73">CAN_MR</a>&#160;&#160;&#160;( 0 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a698f7030f66d441b03313d53870a6864" id="r_a698f7030f66d441b03313d53870a6864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a698f7030f66d441b03313d53870a6864">CAN_IER</a>&#160;&#160;&#160;( 4 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a7fcce58df9edba4162e6bcaa95ede693" id="r_a7fcce58df9edba4162e6bcaa95ede693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fcce58df9edba4162e6bcaa95ede693">CAN_IDR</a>&#160;&#160;&#160;( 8 )         /* Interrupt Disable Register */</td></tr>
<tr class="memitem:adc26ef2048b8361dbb2aeb011038b806" id="r_adc26ef2048b8361dbb2aeb011038b806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc26ef2048b8361dbb2aeb011038b806">CAN_IMR</a>&#160;&#160;&#160;( 12 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a774ae8ec2268af1a8fe5075c7d7c5cc5" id="r_a774ae8ec2268af1a8fe5075c7d7c5cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774ae8ec2268af1a8fe5075c7d7c5cc5">CAN_SR</a>&#160;&#160;&#160;( 16 )        /* Status Register */</td></tr>
<tr class="memitem:ae54e82efd11f3b82eac8c33cfd9d1719" id="r_ae54e82efd11f3b82eac8c33cfd9d1719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae54e82efd11f3b82eac8c33cfd9d1719">CAN_BR</a>&#160;&#160;&#160;( 20 )        /* Baudrate Register */</td></tr>
<tr class="memitem:a91650878b2a7fb1f71584604bc3097ef" id="r_a91650878b2a7fb1f71584604bc3097ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91650878b2a7fb1f71584604bc3097ef">CAN_TIM</a>&#160;&#160;&#160;( 24 )        /* Timer Register */</td></tr>
<tr class="memitem:a01b423db7affc7f418fc5f19127a4a71" id="r_a01b423db7affc7f418fc5f19127a4a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01b423db7affc7f418fc5f19127a4a71">CAN_TIMESTP</a>&#160;&#160;&#160;( 28 )        /* Time Stamp Register */</td></tr>
<tr class="memitem:acf3f445f4aaa9e4d8d5d2a8a2ef86811" id="r_acf3f445f4aaa9e4d8d5d2a8a2ef86811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf3f445f4aaa9e4d8d5d2a8a2ef86811">CAN_ECR</a>&#160;&#160;&#160;( 32 )        /* Error Counter Register */</td></tr>
<tr class="memitem:a1484d084d325cb79bbf34ed6e51b6b91" id="r_a1484d084d325cb79bbf34ed6e51b6b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1484d084d325cb79bbf34ed6e51b6b91">CAN_TCR</a>&#160;&#160;&#160;( 36 )        /* Transfer Command Register */</td></tr>
<tr class="memitem:a7a3cbd7093fb581aa32553c2ddf79feb" id="r_a7a3cbd7093fb581aa32553c2ddf79feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a3cbd7093fb581aa32553c2ddf79feb">CAN_ACR</a>&#160;&#160;&#160;( 40 )        /* Abort Command Register */</td></tr>
<tr class="memitem:ad645a8b7545ded94967481b753bdf45c" id="r_ad645a8b7545ded94967481b753bdf45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad645a8b7545ded94967481b753bdf45c">CAN_VR</a>&#160;&#160;&#160;( 252 )       /* Version Register */</td></tr>
<tr class="memitem:a95df61ea227c30d8ba097585f93be00c" id="r_a95df61ea227c30d8ba097585f93be00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>&#160;&#160;&#160;( 512 )       /* CAN Mailbox 0 */</td></tr>
<tr class="memitem:aabe88207b98b827aba195eeb3429301b" id="r_aabe88207b98b827aba195eeb3429301b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>&#160;&#160;&#160;( 544 )       /* CAN Mailbox 1 */</td></tr>
<tr class="memitem:a5cef11d990a78065686dc5ba7086e1ba" id="r_a5cef11d990a78065686dc5ba7086e1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>&#160;&#160;&#160;( 576 )       /* CAN Mailbox 2 */</td></tr>
<tr class="memitem:a0fde55ee9eb40539319b75634bd3bd82" id="r_a0fde55ee9eb40539319b75634bd3bd82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>&#160;&#160;&#160;( 608 )       /* CAN Mailbox 3 */</td></tr>
<tr class="memitem:a5d46420025744e0140d851dd5f9c8cb6" id="r_a5d46420025744e0140d851dd5f9c8cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>&#160;&#160;&#160;( 640 )       /* CAN Mailbox 4 */</td></tr>
<tr class="memitem:af1d91872a7680f31c7e13a9138498cdb" id="r_af1d91872a7680f31c7e13a9138498cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>&#160;&#160;&#160;( 672 )       /* CAN Mailbox 5 */</td></tr>
<tr class="memitem:a0a8be638f200c274609c283b13049dd9" id="r_a0a8be638f200c274609c283b13049dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>&#160;&#160;&#160;( 704 )       /* CAN Mailbox 6 */</td></tr>
<tr class="memitem:a10463e3e6e976c640e1422004c46c2ef" id="r_a10463e3e6e976c640e1422004c46c2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>&#160;&#160;&#160;( 736 )       /* CAN Mailbox 7 */</td></tr>
<tr class="memitem:adee5f87946536b47712713eab6ce82f5" id="r_adee5f87946536b47712713eab6ce82f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adee5f87946536b47712713eab6ce82f5">CAN_MB8</a>&#160;&#160;&#160;( 768 )       /* CAN Mailbox 8 */</td></tr>
<tr class="memitem:ae2457c9842a51bc6bdc96e7342a972f8" id="r_ae2457c9842a51bc6bdc96e7342a972f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2457c9842a51bc6bdc96e7342a972f8">CAN_MB9</a>&#160;&#160;&#160;( 800 )       /* CAN Mailbox 9 */</td></tr>
<tr class="memitem:ad204047d971537fdbab54eb3a6a611f2" id="r_ad204047d971537fdbab54eb3a6a611f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad204047d971537fdbab54eb3a6a611f2">CAN_MB10</a>&#160;&#160;&#160;( 832 )       /* CAN Mailbox 10 */</td></tr>
<tr class="memitem:a263288551cf4a1f1730c7121e0c3f69e" id="r_a263288551cf4a1f1730c7121e0c3f69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a263288551cf4a1f1730c7121e0c3f69e">CAN_MB11</a>&#160;&#160;&#160;( 864 )       /* CAN Mailbox 11 */</td></tr>
<tr class="memitem:a724e8b334ebc1cd7f05bd7bf641972cc" id="r_a724e8b334ebc1cd7f05bd7bf641972cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a724e8b334ebc1cd7f05bd7bf641972cc">CAN_MB12</a>&#160;&#160;&#160;( 896 )       /* CAN Mailbox 12 */</td></tr>
<tr class="memitem:a6326369f795091bb110d449d2a9d784d" id="r_a6326369f795091bb110d449d2a9d784d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6326369f795091bb110d449d2a9d784d">CAN_MB13</a>&#160;&#160;&#160;( 928 )       /* CAN Mailbox 13 */</td></tr>
<tr class="memitem:a9ff22e8ee8b83bf4f86c4cf19b95395b" id="r_a9ff22e8ee8b83bf4f86c4cf19b95395b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ff22e8ee8b83bf4f86c4cf19b95395b">CAN_MB14</a>&#160;&#160;&#160;( 960 )       /* CAN Mailbox 14 */</td></tr>
<tr class="memitem:a1b46d50071859668682725af4e6fa131" id="r_a1b46d50071859668682725af4e6fa131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b46d50071859668682725af4e6fa131">CAN_MB15</a>&#160;&#160;&#160;( 992 )       /* CAN Mailbox 15 */</td></tr>
<tr class="memitem:a7a6ce8443040469721c5eaf1cff06fe4" id="r_a7a6ce8443040469721c5eaf1cff06fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a6ce8443040469721c5eaf1cff06fe4">AT91C_CAN_CANEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (CAN) CAN Controller Enable */</td></tr>
<tr class="memitem:a40183e67ee0cd76efd705bd1dfd5aa46" id="r_a40183e67ee0cd76efd705bd1dfd5aa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40183e67ee0cd76efd705bd1dfd5aa46">AT91C_CAN_LPM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (CAN) Disable/Enable Low Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:aaafe0369da03772016177a069c9b9859" id="r_aaafe0369da03772016177a069c9b9859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaafe0369da03772016177a069c9b9859">AT91C_CAN_ABM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (CAN) Disable/Enable Autobaud/Listen <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:aa98598ad8488b07b06aa44b78a103977" id="r_aa98598ad8488b07b06aa44b78a103977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa98598ad8488b07b06aa44b78a103977">AT91C_CAN_OVL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (CAN) Disable/Enable Overload Frame */</td></tr>
<tr class="memitem:a78cc70d7849efe26902171d7291361ae" id="r_a78cc70d7849efe26902171d7291361ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78cc70d7849efe26902171d7291361ae">AT91C_CAN_TEOF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (CAN) Time Stamp messages at each end of Frame */</td></tr>
<tr class="memitem:a1d2ac787041ae17c6e928caaf65495b9" id="r_a1d2ac787041ae17c6e928caaf65495b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d2ac787041ae17c6e928caaf65495b9">AT91C_CAN_TTM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (CAN) Disable/Enable Time Trigger <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:aa9442ae627eaf3978f115ff4fcbd6fbc" id="r_aa9442ae627eaf3978f115ff4fcbd6fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9442ae627eaf3978f115ff4fcbd6fbc">AT91C_CAN_TIMFRZ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (CAN) Enable Timer Freeze */</td></tr>
<tr class="memitem:a12ff83a4043c25ce5e95c270963a15ac" id="r_a12ff83a4043c25ce5e95c270963a15ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12ff83a4043c25ce5e95c270963a15ac">AT91C_CAN_DRPT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (CAN) Disable Repeat */</td></tr>
<tr class="memitem:a95cb273e1f07b4f7318d992e79f1d266" id="r_a95cb273e1f07b4f7318d992e79f1d266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95cb273e1f07b4f7318d992e79f1d266">AT91C_CAN_MB0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (CAN) Mailbox 0 Flag */</td></tr>
<tr class="memitem:ad1b346268355084f920449b3feb0e219" id="r_ad1b346268355084f920449b3feb0e219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1b346268355084f920449b3feb0e219">AT91C_CAN_MB1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (CAN) Mailbox 1 Flag */</td></tr>
<tr class="memitem:a414a33e3c2902c9489f2387fa4e0ec69" id="r_a414a33e3c2902c9489f2387fa4e0ec69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a414a33e3c2902c9489f2387fa4e0ec69">AT91C_CAN_MB2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (CAN) Mailbox 2 Flag */</td></tr>
<tr class="memitem:a651ec9fd742edb09e03de084a0b4f28d" id="r_a651ec9fd742edb09e03de084a0b4f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a651ec9fd742edb09e03de084a0b4f28d">AT91C_CAN_MB3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (CAN) Mailbox 3 Flag */</td></tr>
<tr class="memitem:a47f817f1d6d6321a396a2419cd4b87cc" id="r_a47f817f1d6d6321a396a2419cd4b87cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47f817f1d6d6321a396a2419cd4b87cc">AT91C_CAN_MB4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (CAN) Mailbox 4 Flag */</td></tr>
<tr class="memitem:aa9f84d6d5145453d51ae6d4d11344cfe" id="r_aa9f84d6d5145453d51ae6d4d11344cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9f84d6d5145453d51ae6d4d11344cfe">AT91C_CAN_MB5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (CAN) Mailbox 5 Flag */</td></tr>
<tr class="memitem:ade10d14dd0630a3083358e6b6f1a3f5a" id="r_ade10d14dd0630a3083358e6b6f1a3f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade10d14dd0630a3083358e6b6f1a3f5a">AT91C_CAN_MB6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (CAN) Mailbox 6 Flag */</td></tr>
<tr class="memitem:ae35d41d221dd88c02113a34b86c27e19" id="r_ae35d41d221dd88c02113a34b86c27e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae35d41d221dd88c02113a34b86c27e19">AT91C_CAN_MB7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (CAN) Mailbox 7 Flag */</td></tr>
<tr class="memitem:ab04f5e985425f64d28913da36faeb6bc" id="r_ab04f5e985425f64d28913da36faeb6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab04f5e985425f64d28913da36faeb6bc">AT91C_CAN_MB8</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (CAN) Mailbox 8 Flag */</td></tr>
<tr class="memitem:aabecd7e0d839b454f128e4991b8228e4" id="r_aabecd7e0d839b454f128e4991b8228e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabecd7e0d839b454f128e4991b8228e4">AT91C_CAN_MB9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (CAN) Mailbox 9 Flag */</td></tr>
<tr class="memitem:ad617f8e31d358b190fb4bcdadf04d147" id="r_ad617f8e31d358b190fb4bcdadf04d147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad617f8e31d358b190fb4bcdadf04d147">AT91C_CAN_MB10</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (CAN) Mailbox 10 Flag */</td></tr>
<tr class="memitem:a160af6c5efbf4ec2258f1abf3f8bae79" id="r_a160af6c5efbf4ec2258f1abf3f8bae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a160af6c5efbf4ec2258f1abf3f8bae79">AT91C_CAN_MB11</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (CAN) Mailbox 11 Flag */</td></tr>
<tr class="memitem:a64247eb2185b47a6ad214e51302bb40a" id="r_a64247eb2185b47a6ad214e51302bb40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64247eb2185b47a6ad214e51302bb40a">AT91C_CAN_MB12</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (CAN) Mailbox 12 Flag */</td></tr>
<tr class="memitem:a882a4dbfe96405742621142ea86f9a00" id="r_a882a4dbfe96405742621142ea86f9a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a882a4dbfe96405742621142ea86f9a00">AT91C_CAN_MB13</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (CAN) Mailbox 13 Flag */</td></tr>
<tr class="memitem:ad84d31047fe5374b0d902f1472958be9" id="r_ad84d31047fe5374b0d902f1472958be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad84d31047fe5374b0d902f1472958be9">AT91C_CAN_MB14</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (CAN) Mailbox 14 Flag */</td></tr>
<tr class="memitem:ac553e5e8682068297501da33b71d7ebb" id="r_ac553e5e8682068297501da33b71d7ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac553e5e8682068297501da33b71d7ebb">AT91C_CAN_MB15</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (CAN) Mailbox 15 Flag */</td></tr>
<tr class="memitem:a7bc0e531a7e7d34ca0c33a7a315779f5" id="r_a7bc0e531a7e7d34ca0c33a7a315779f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bc0e531a7e7d34ca0c33a7a315779f5">AT91C_CAN_ERRA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (CAN) Error Active <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td></tr>
<tr class="memitem:a427bbe284c4fe904b8da8305be3f9e6f" id="r_a427bbe284c4fe904b8da8305be3f9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a427bbe284c4fe904b8da8305be3f9e6f">AT91C_CAN_WARN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (CAN) Warning Limit Flag */</td></tr>
<tr class="memitem:a4e814893a21894eb09d72d492eb5cff5" id="r_a4e814893a21894eb09d72d492eb5cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e814893a21894eb09d72d492eb5cff5">AT91C_CAN_ERRP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (CAN) Error Passive <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td></tr>
<tr class="memitem:a9e146b433b854574a042907c3a79c056" id="r_a9e146b433b854574a042907c3a79c056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e146b433b854574a042907c3a79c056">AT91C_CAN_BOFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (CAN) Bus Off <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td></tr>
<tr class="memitem:a0b46a485b19b0ca062e6ff359104527c" id="r_a0b46a485b19b0ca062e6ff359104527c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b46a485b19b0ca062e6ff359104527c">AT91C_CAN_SLEEP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (CAN) Sleep Flag */</td></tr>
<tr class="memitem:ae4dd4af4371ca3709a08fcf0d549258c" id="r_ae4dd4af4371ca3709a08fcf0d549258c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4dd4af4371ca3709a08fcf0d549258c">AT91C_CAN_WAKEUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (CAN) Wakeup Flag */</td></tr>
<tr class="memitem:a53ff22954eff7c02feed2fece19fe76d" id="r_a53ff22954eff7c02feed2fece19fe76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53ff22954eff7c02feed2fece19fe76d">AT91C_CAN_TOVF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (CAN) Timer Overflow Flag */</td></tr>
<tr class="memitem:a1f89ac5882ea15e78ba3b7ec23d017bf" id="r_a1f89ac5882ea15e78ba3b7ec23d017bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f89ac5882ea15e78ba3b7ec23d017bf">AT91C_CAN_TSTP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (CAN) Timestamp Flag */</td></tr>
<tr class="memitem:a5ec76a618fc9118ad9712a4a7ed5269d" id="r_a5ec76a618fc9118ad9712a4a7ed5269d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ec76a618fc9118ad9712a4a7ed5269d">AT91C_CAN_CERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (CAN) CRC Error */</td></tr>
<tr class="memitem:a05db13db14430dfdb30f5e6f618394c4" id="r_a05db13db14430dfdb30f5e6f618394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05db13db14430dfdb30f5e6f618394c4">AT91C_CAN_SERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 ) /* (CAN) Stuffing Error */</td></tr>
<tr class="memitem:a9f02f0791df5f9e828376c207804fea9" id="r_a9f02f0791df5f9e828376c207804fea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f02f0791df5f9e828376c207804fea9">AT91C_CAN_AERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (CAN) Acknowledgment Error */</td></tr>
<tr class="memitem:ae9b1ea617bf103d41945b2f65b5dd47b" id="r_ae9b1ea617bf103d41945b2f65b5dd47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9b1ea617bf103d41945b2f65b5dd47b">AT91C_CAN_FERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 27 ) /* (CAN) Form Error */</td></tr>
<tr class="memitem:acc61b85f0f6df808ea59c85520298159" id="r_acc61b85f0f6df808ea59c85520298159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc61b85f0f6df808ea59c85520298159">AT91C_CAN_BERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (CAN) Bit Error */</td></tr>
<tr class="memitem:ab037e22b0ae0fb3e5e71f9ce143ee0f0" id="r_ab037e22b0ae0fb3e5e71f9ce143ee0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab037e22b0ae0fb3e5e71f9ce143ee0f0">AT91C_CAN_RBSY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )     /* (CAN) Receiver Busy */</td></tr>
<tr class="memitem:a57a6fd5ebefb7e9cb18c3bdfcd2ea40d" id="r_a57a6fd5ebefb7e9cb18c3bdfcd2ea40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d">AT91C_CAN_TBSY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )     /* (CAN) Transmitter Busy */</td></tr>
<tr class="memitem:a615fcd2f22304a513ba8b4af9be3e9da" id="r_a615fcd2f22304a513ba8b4af9be3e9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a615fcd2f22304a513ba8b4af9be3e9da">AT91C_CAN_OVLY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )     /* (CAN) Overload Busy */</td></tr>
<tr class="memitem:ae29678eb6c2af2727353216004bc23e1" id="r_ae29678eb6c2af2727353216004bc23e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae29678eb6c2af2727353216004bc23e1">AT91C_CAN_PHASE2</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )      /* (CAN) Phase 2 segment */</td></tr>
<tr class="memitem:abcf12f1efa6d9dfb2fcb3c520a201142" id="r_abcf12f1efa6d9dfb2fcb3c520a201142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcf12f1efa6d9dfb2fcb3c520a201142">AT91C_CAN_PHASE1</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )      /* (CAN) Phase 1 segment */</td></tr>
<tr class="memitem:af62e26b224eb796a5748da733abe4b44" id="r_af62e26b224eb796a5748da733abe4b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af62e26b224eb796a5748da733abe4b44">AT91C_CAN_PROPAG</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )      /* (CAN) Programmation time segment */</td></tr>
<tr class="memitem:a1a17b4c97adc8581bc574de39a7baf56" id="r_a1a17b4c97adc8581bc574de39a7baf56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a17b4c97adc8581bc574de39a7baf56">AT91C_CAN_SYNC</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 )     /* (CAN) Re-synchronization jump width segment */</td></tr>
<tr class="memitem:ac08c580d1104dbcb56dc2395a67e0c32" id="r_ac08c580d1104dbcb56dc2395a67e0c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08c580d1104dbcb56dc2395a67e0c32">AT91C_CAN_BRP</a>&#160;&#160;&#160;( 0x7F &lt;&lt; 16 )    /* (CAN) Baudrate Prescaler */</td></tr>
<tr class="memitem:a0ba88a48816b29ad4ed9f2311b1e7e7a" id="r_a0ba88a48816b29ad4ed9f2311b1e7e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ba88a48816b29ad4ed9f2311b1e7e7a">AT91C_CAN_SMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )     /* (CAN) Sampling mode */</td></tr>
<tr class="memitem:a6bd1e977313baa63ceb4cf84b582299a" id="r_a6bd1e977313baa63ceb4cf84b582299a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6bd1e977313baa63ceb4cf84b582299a">AT91C_CAN_TIMER</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )   /* (CAN) Timer field */</td></tr>
<tr class="memitem:a1512af0cfd6d1f660b0bc3586dc6d6eb" id="r_a1512af0cfd6d1f660b0bc3586dc6d6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1512af0cfd6d1f660b0bc3586dc6d6eb">AT91C_CAN_REC</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )     /* (CAN) Receive Error Counter */</td></tr>
<tr class="memitem:a4191d2a74d7d781f9a8c8998904800c7" id="r_a4191d2a74d7d781f9a8c8998904800c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4191d2a74d7d781f9a8c8998904800c7">AT91C_CAN_TEC</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 )    /* (CAN) Transmit Error Counter */</td></tr>
<tr class="memitem:a21b8fdd4c7d8cfae85459c859618b2c3" id="r_a21b8fdd4c7d8cfae85459c859618b2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21b8fdd4c7d8cfae85459c859618b2c3">AT91C_CAN_TIMRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )     /* (CAN) Timer Reset Field */</td></tr>
<tr class="memitem:ace303bb60c1bf51170cc93484581bbd0" id="r_ace303bb60c1bf51170cc93484581bbd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace303bb60c1bf51170cc93484581bbd0">EMAC_NCR</a>&#160;&#160;&#160;( 0 )         /* Network Control Register */</td></tr>
<tr class="memitem:ac83e2b14fbd21b3bc1553b8943f15482" id="r_ac83e2b14fbd21b3bc1553b8943f15482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac83e2b14fbd21b3bc1553b8943f15482">EMAC_NCFGR</a>&#160;&#160;&#160;( 4 )         /* Network Configuration Register */</td></tr>
<tr class="memitem:a54235f26bbd72cd5337f44d3bab869b2" id="r_a54235f26bbd72cd5337f44d3bab869b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54235f26bbd72cd5337f44d3bab869b2">EMAC_NSR</a>&#160;&#160;&#160;( 8 )         /* Network Status Register */</td></tr>
<tr class="memitem:a018b6d5a56f5288b155f03f9614bc0ea" id="r_a018b6d5a56f5288b155f03f9614bc0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a018b6d5a56f5288b155f03f9614bc0ea">EMAC_TSR</a>&#160;&#160;&#160;( 20 )        /* Transmit Status Register */</td></tr>
<tr class="memitem:a8cd087d097ebce1cdac58c04d69d6fe7" id="r_a8cd087d097ebce1cdac58c04d69d6fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cd087d097ebce1cdac58c04d69d6fe7">EMAC_RBQP</a>&#160;&#160;&#160;( 24 )        /* Receive Buffer Queue Pointer */</td></tr>
<tr class="memitem:a09195938364b3fbeb04315cd2a796539" id="r_a09195938364b3fbeb04315cd2a796539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09195938364b3fbeb04315cd2a796539">EMAC_TBQP</a>&#160;&#160;&#160;( 28 )        /* Transmit Buffer Queue Pointer */</td></tr>
<tr class="memitem:a9b67c87744f4cbcfb453895faa342f2c" id="r_a9b67c87744f4cbcfb453895faa342f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b67c87744f4cbcfb453895faa342f2c">EMAC_RSR</a>&#160;&#160;&#160;( 32 )        /* Receive Status Register */</td></tr>
<tr class="memitem:a7f2015eec476e55cebcf7a1629071bfd" id="r_a7f2015eec476e55cebcf7a1629071bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f2015eec476e55cebcf7a1629071bfd">EMAC_ISR</a>&#160;&#160;&#160;( 36 )        /* Interrupt Status Register */</td></tr>
<tr class="memitem:a3c18ef69a8cf2eccb6c005edff7409cd" id="r_a3c18ef69a8cf2eccb6c005edff7409cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c18ef69a8cf2eccb6c005edff7409cd">EMAC_IER</a>&#160;&#160;&#160;( 40 )        /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a51c4d668d1e91b17e947ffb95b938256" id="r_a51c4d668d1e91b17e947ffb95b938256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51c4d668d1e91b17e947ffb95b938256">EMAC_IDR</a>&#160;&#160;&#160;( 44 )        /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a2aaff95ad744632ee60684a7cb7b302d" id="r_a2aaff95ad744632ee60684a7cb7b302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aaff95ad744632ee60684a7cb7b302d">EMAC_IMR</a>&#160;&#160;&#160;( 48 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a38a80fc41435d8a92627b1c1819634bc" id="r_a38a80fc41435d8a92627b1c1819634bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38a80fc41435d8a92627b1c1819634bc">EMAC_MAN</a>&#160;&#160;&#160;( 52 )        /* PHY Maintenance Register */</td></tr>
<tr class="memitem:aa19ab9a71e9c8490279e0c0ad08b458a" id="r_aa19ab9a71e9c8490279e0c0ad08b458a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa19ab9a71e9c8490279e0c0ad08b458a">EMAC_PTR</a>&#160;&#160;&#160;( 56 )        /* Pause Time Register */</td></tr>
<tr class="memitem:a3e154a39cedad7e6cdb80a3ddcfed508" id="r_a3e154a39cedad7e6cdb80a3ddcfed508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e154a39cedad7e6cdb80a3ddcfed508">EMAC_PFR</a>&#160;&#160;&#160;( 60 )        /* Pause Frames received Register */</td></tr>
<tr class="memitem:a7ea6da1248903c7952d7d4094b9d8b7a" id="r_a7ea6da1248903c7952d7d4094b9d8b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ea6da1248903c7952d7d4094b9d8b7a">EMAC_FTO</a>&#160;&#160;&#160;( 64 )        /* Frames Transmitted OK Register */</td></tr>
<tr class="memitem:a70653fa5da630919db2cb8271f2d9829" id="r_a70653fa5da630919db2cb8271f2d9829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70653fa5da630919db2cb8271f2d9829">EMAC_SCF</a>&#160;&#160;&#160;( 68 )        /* Single Collision Frame Register */</td></tr>
<tr class="memitem:a6e2064c28e40a2056894a7c97d44ddd1" id="r_a6e2064c28e40a2056894a7c97d44ddd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e2064c28e40a2056894a7c97d44ddd1">EMAC_MCF</a>&#160;&#160;&#160;( 72 )        /* Multiple Collision Frame Register */</td></tr>
<tr class="memitem:a1b1efc5af7d3229c42e928f707c89993" id="r_a1b1efc5af7d3229c42e928f707c89993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b1efc5af7d3229c42e928f707c89993">EMAC_FRO</a>&#160;&#160;&#160;( 76 )        /* Frames Received OK Register */</td></tr>
<tr class="memitem:a71b642519a59230afd17f5e0c7f68db0" id="r_a71b642519a59230afd17f5e0c7f68db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71b642519a59230afd17f5e0c7f68db0">EMAC_FCSE</a>&#160;&#160;&#160;( 80 )        /* Frame Check Sequence Error Register */</td></tr>
<tr class="memitem:a0daa9b748559056d49718bb4910e7649" id="r_a0daa9b748559056d49718bb4910e7649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0daa9b748559056d49718bb4910e7649">EMAC_ALE</a>&#160;&#160;&#160;( 84 )        /* Alignment Error Register */</td></tr>
<tr class="memitem:a502497931c0d807d392f3d0e306fa43c" id="r_a502497931c0d807d392f3d0e306fa43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a502497931c0d807d392f3d0e306fa43c">EMAC_DTF</a>&#160;&#160;&#160;( 88 )        /* Deferred Transmission Frame Register */</td></tr>
<tr class="memitem:a06915ff3f0e80e38cc8d92f814d6759f" id="r_a06915ff3f0e80e38cc8d92f814d6759f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06915ff3f0e80e38cc8d92f814d6759f">EMAC_LCOL</a>&#160;&#160;&#160;( 92 )        /* Late Collision Register */</td></tr>
<tr class="memitem:ab09d4197b2882531151d64bcf318238a" id="r_ab09d4197b2882531151d64bcf318238a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab09d4197b2882531151d64bcf318238a">EMAC_ECOL</a>&#160;&#160;&#160;( 96 )        /* Excessive Collision Register */</td></tr>
<tr class="memitem:a9fddb7ee91865b94975018e78eaa3edb" id="r_a9fddb7ee91865b94975018e78eaa3edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fddb7ee91865b94975018e78eaa3edb">EMAC_TUND</a>&#160;&#160;&#160;( 100 )       /* Transmit Underrun Error Register */</td></tr>
<tr class="memitem:aec7187645b2891cc797c9ac2b4d3e52a" id="r_aec7187645b2891cc797c9ac2b4d3e52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec7187645b2891cc797c9ac2b4d3e52a">EMAC_CSE</a>&#160;&#160;&#160;( 104 )       /* Carrier Sense Error Register */</td></tr>
<tr class="memitem:a709e5588fd7b2991fc82631c332af313" id="r_a709e5588fd7b2991fc82631c332af313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a709e5588fd7b2991fc82631c332af313">EMAC_RRE</a>&#160;&#160;&#160;( 108 )       /* Receive Ressource Error Register */</td></tr>
<tr class="memitem:aa7e0fd9f5846406f6a19bf55784cc6a7" id="r_aa7e0fd9f5846406f6a19bf55784cc6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7e0fd9f5846406f6a19bf55784cc6a7">EMAC_ROV</a>&#160;&#160;&#160;( 112 )       /* Receive Overrun Errors Register */</td></tr>
<tr class="memitem:a727b1c948a274b579793e11589c58114" id="r_a727b1c948a274b579793e11589c58114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a727b1c948a274b579793e11589c58114">EMAC_RSE</a>&#160;&#160;&#160;( 116 )       /* Receive Symbol Errors Register */</td></tr>
<tr class="memitem:ad5dc46cba19c369299f62fb099e1da9a" id="r_ad5dc46cba19c369299f62fb099e1da9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5dc46cba19c369299f62fb099e1da9a">EMAC_ELE</a>&#160;&#160;&#160;( 120 )       /* Excessive Length Errors Register */</td></tr>
<tr class="memitem:af675d99f134893a2535246cefa061efe" id="r_af675d99f134893a2535246cefa061efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af675d99f134893a2535246cefa061efe">EMAC_RJA</a>&#160;&#160;&#160;( 124 )       /* Receive Jabbers Register */</td></tr>
<tr class="memitem:a53b256ff3fdbbf65e6f6efe54e81335a" id="r_a53b256ff3fdbbf65e6f6efe54e81335a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53b256ff3fdbbf65e6f6efe54e81335a">EMAC_USF</a>&#160;&#160;&#160;( 128 )       /* Undersize Frames Register */</td></tr>
<tr class="memitem:afc523b14a1b0f8f0aa529f7dc9ddc894" id="r_afc523b14a1b0f8f0aa529f7dc9ddc894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc523b14a1b0f8f0aa529f7dc9ddc894">EMAC_STE</a>&#160;&#160;&#160;( 132 )       /* SQE Test Error Register */</td></tr>
<tr class="memitem:a5f506e4116a536a487203e866364cccf" id="r_a5f506e4116a536a487203e866364cccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f506e4116a536a487203e866364cccf">EMAC_RLE</a>&#160;&#160;&#160;( 136 )       /* Receive Length Field Mismatch Register */</td></tr>
<tr class="memitem:a119a7b33290630f4178c12db4b32d19b" id="r_a119a7b33290630f4178c12db4b32d19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a119a7b33290630f4178c12db4b32d19b">EMAC_TPF</a>&#160;&#160;&#160;( 140 )       /* Transmitted Pause Frames Register */</td></tr>
<tr class="memitem:a1e5504d4f8543bc3eb71c6c2b56d1b8b" id="r_a1e5504d4f8543bc3eb71c6c2b56d1b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e5504d4f8543bc3eb71c6c2b56d1b8b">EMAC_HRB</a>&#160;&#160;&#160;( 144 )       /* Hash Address Bottom[31:0] */</td></tr>
<tr class="memitem:a696bba0a4318dbff55235c5eedf9b571" id="r_a696bba0a4318dbff55235c5eedf9b571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a696bba0a4318dbff55235c5eedf9b571">EMAC_HRT</a>&#160;&#160;&#160;( 148 )       /* Hash Address Top[63:32] */</td></tr>
<tr class="memitem:a8bbccf460ce309ab87bb16bdd54fce1d" id="r_a8bbccf460ce309ab87bb16bdd54fce1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bbccf460ce309ab87bb16bdd54fce1d">EMAC_SA1L</a>&#160;&#160;&#160;( 152 )       /* Specific Address 1 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a3800a621fca5324a32c88b7764bfabcf" id="r_a3800a621fca5324a32c88b7764bfabcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3800a621fca5324a32c88b7764bfabcf">EMAC_SA1H</a>&#160;&#160;&#160;( 156 )       /* Specific Address 1 Top, Last 2 bytes */</td></tr>
<tr class="memitem:a18a41a0b99621f461a68dec098d96e69" id="r_a18a41a0b99621f461a68dec098d96e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18a41a0b99621f461a68dec098d96e69">EMAC_SA2L</a>&#160;&#160;&#160;( 160 )       /* Specific Address 2 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a93cc2dddf38bd639924cb55010b7680f" id="r_a93cc2dddf38bd639924cb55010b7680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93cc2dddf38bd639924cb55010b7680f">EMAC_SA2H</a>&#160;&#160;&#160;( 164 )       /* Specific Address 2 Top, Last 2 bytes */</td></tr>
<tr class="memitem:a4d8e534ec1f6276014cc927caf04d20c" id="r_a4d8e534ec1f6276014cc927caf04d20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d8e534ec1f6276014cc927caf04d20c">EMAC_SA3L</a>&#160;&#160;&#160;( 168 )       /* Specific Address 3 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a5b18d7e943b1475627579d4fcf80d964" id="r_a5b18d7e943b1475627579d4fcf80d964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b18d7e943b1475627579d4fcf80d964">EMAC_SA3H</a>&#160;&#160;&#160;( 172 )       /* Specific Address 3 Top, Last 2 bytes */</td></tr>
<tr class="memitem:a41d61bf39d7147d943a18f6667ecbaa2" id="r_a41d61bf39d7147d943a18f6667ecbaa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41d61bf39d7147d943a18f6667ecbaa2">EMAC_SA4L</a>&#160;&#160;&#160;( 176 )       /* Specific Address 4 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a3b0fdda2888b74952d3a76d3ce58e113" id="r_a3b0fdda2888b74952d3a76d3ce58e113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b0fdda2888b74952d3a76d3ce58e113">EMAC_SA4H</a>&#160;&#160;&#160;( 180 )       /* Specific Address 4 Top, Last 2 bytes */</td></tr>
<tr class="memitem:a2327690f1ef8520a70ce247e0ce164aa" id="r_a2327690f1ef8520a70ce247e0ce164aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2327690f1ef8520a70ce247e0ce164aa">EMAC_TID</a>&#160;&#160;&#160;( 184 )       /* Type ID Checking Register */</td></tr>
<tr class="memitem:ae71ace99ca70fce139eaedd387d79c32" id="r_ae71ace99ca70fce139eaedd387d79c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae71ace99ca70fce139eaedd387d79c32">EMAC_TPQ</a>&#160;&#160;&#160;( 188 )       /* Transmit Pause Quantum Register */</td></tr>
<tr class="memitem:a21498cf271cd471947b65b27c7bd1c28" id="r_a21498cf271cd471947b65b27c7bd1c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21498cf271cd471947b65b27c7bd1c28">EMAC_USRIO</a>&#160;&#160;&#160;( 192 )       /* USER Input/Output Register */</td></tr>
<tr class="memitem:ad77edb678159076670128d06b0126f79" id="r_ad77edb678159076670128d06b0126f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad77edb678159076670128d06b0126f79">EMAC_WOL</a>&#160;&#160;&#160;( 196 )       /* Wake On LAN Register */</td></tr>
<tr class="memitem:a2d7f2d54632f54ead42281862cc03ddf" id="r_a2d7f2d54632f54ead42281862cc03ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d7f2d54632f54ead42281862cc03ddf">EMAC_REV</a>&#160;&#160;&#160;( 252 )       /* Revision Register */</td></tr>
<tr class="memitem:af6a21e460ed495bf7b687e3f013d1eab" id="r_af6a21e460ed495bf7b687e3f013d1eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6a21e460ed495bf7b687e3f013d1eab">AT91C_EMAC_LB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) Loopback. Optional. When set, loopback signal is at high level. */</td></tr>
<tr class="memitem:ad3c2317d5a210a1109636c28f578a997" id="r_ad3c2317d5a210a1109636c28f578a997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3c2317d5a210a1109636c28f578a997">AT91C_EMAC_LLB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) <a class="el" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a> local. */</td></tr>
<tr class="memitem:a1b0fe10d8cab000f88effc6f165cba9e" id="r_a1b0fe10d8cab000f88effc6f165cba9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b0fe10d8cab000f88effc6f165cba9e">AT91C_EMAC_RE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) Receive enable. */</td></tr>
<tr class="memitem:af7aefbe870a9e1e398321bc6f4f5c9d3" id="r_af7aefbe870a9e1e398321bc6f4f5c9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7aefbe870a9e1e398321bc6f4f5c9d3">AT91C_EMAC_TE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Transmit enable. */</td></tr>
<tr class="memitem:a3b12fdd4df286d8ebfcee60624763c0c" id="r_a3b12fdd4df286d8ebfcee60624763c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b12fdd4df286d8ebfcee60624763c0c">AT91C_EMAC_MPE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Management port enable. */</td></tr>
<tr class="memitem:a8fdf531255bf369921763d38e4c51aea" id="r_a8fdf531255bf369921763d38e4c51aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fdf531255bf369921763d38e4c51aea">AT91C_EMAC_CLRSTAT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) Clear statistics registers. */</td></tr>
<tr class="memitem:a7c79d0ef273f4e3ad34f7c6fbdac53af" id="r_a7c79d0ef273f4e3ad34f7c6fbdac53af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c79d0ef273f4e3ad34f7c6fbdac53af">AT91C_EMAC_INCSTAT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) Increment statistics registers. */</td></tr>
<tr class="memitem:a3dcb6030273864b8c21f68b5d4e796d8" id="r_a3dcb6030273864b8c21f68b5d4e796d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dcb6030273864b8c21f68b5d4e796d8">AT91C_EMAC_WESTAT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) Write enable for statistics registers. */</td></tr>
<tr class="memitem:af7b70a9ac59f31287a02a9f35f2d0639" id="r_af7b70a9ac59f31287a02a9f35f2d0639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7b70a9ac59f31287a02a9f35f2d0639">AT91C_EMAC_BP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (EMAC) Back pressure. */</td></tr>
<tr class="memitem:a1f1878d465c4cb1d0528f2dc4289508a" id="r_a1f1878d465c4cb1d0528f2dc4289508a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f1878d465c4cb1d0528f2dc4289508a">AT91C_EMAC_TSTART</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) Start Transmission. */</td></tr>
<tr class="memitem:a594964fd18c366c0803b359f80d3e356" id="r_a594964fd18c366c0803b359f80d3e356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a594964fd18c366c0803b359f80d3e356">AT91C_EMAC_THALT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) Transmission Halt. */</td></tr>
<tr class="memitem:a42ca42907474b57c4f7b24122bb99620" id="r_a42ca42907474b57c4f7b24122bb99620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42ca42907474b57c4f7b24122bb99620">AT91C_EMAC_TPFR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (EMAC) Transmit pause frame */</td></tr>
<tr class="memitem:ad001ef776bf0128451676ec9e3941e2c" id="r_ad001ef776bf0128451676ec9e3941e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad001ef776bf0128451676ec9e3941e2c">AT91C_EMAC_TZQ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) Transmit <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h.html#a347048e5bc50180def38f835d93b3b96">zero</a> quantum pause frame */</td></tr>
<tr class="memitem:a1b048f7972904450991eed94ff33ad87" id="r_a1b048f7972904450991eed94ff33ad87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b048f7972904450991eed94ff33ad87">AT91C_EMAC_SPD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) Speed. */</td></tr>
<tr class="memitem:a095b1a91b5aa960c300cb4563a70b81b" id="r_a095b1a91b5aa960c300cb4563a70b81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a095b1a91b5aa960c300cb4563a70b81b">AT91C_EMAC_FD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) Full duplex. */</td></tr>
<tr class="memitem:a3dec64ac6abe553b9f31f0063fa60d22" id="r_a3dec64ac6abe553b9f31f0063fa60d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dec64ac6abe553b9f31f0063fa60d22">AT91C_EMAC_JFRAME</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Jumbo Frames. */</td></tr>
<tr class="memitem:a5e18ccd50fcd7d40054de02bc21edd35" id="r_a5e18ccd50fcd7d40054de02bc21edd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e18ccd50fcd7d40054de02bc21edd35">AT91C_EMAC_CAF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Copy all frames. */</td></tr>
<tr class="memitem:aa70fcdda119fd671ac97cabc605b1f57" id="r_aa70fcdda119fd671ac97cabc605b1f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa70fcdda119fd671ac97cabc605b1f57">AT91C_EMAC_NBC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) No broadcast. */</td></tr>
<tr class="memitem:abb6de16607b31f958c282836acced174" id="r_abb6de16607b31f958c282836acced174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb6de16607b31f958c282836acced174">AT91C_EMAC_MTI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) Multicast hash <a class="el" href="structevent.html">event</a> enable */</td></tr>
<tr class="memitem:a2a2bada346551ff1c606e4cdb3bf5de5" id="r_a2a2bada346551ff1c606e4cdb3bf5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a2bada346551ff1c606e4cdb3bf5de5">AT91C_EMAC_UNI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) Unicast hash enable. */</td></tr>
<tr class="memitem:a1be80ef9ff4599a093dc6cef978268e0" id="r_a1be80ef9ff4599a093dc6cef978268e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1be80ef9ff4599a093dc6cef978268e0">AT91C_EMAC_BIG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (EMAC) Receive 1522 bytes. */</td></tr>
<tr class="memitem:a5cff7035de37b79c9990bf39f4b898cc" id="r_a5cff7035de37b79c9990bf39f4b898cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cff7035de37b79c9990bf39f4b898cc">AT91C_EMAC_EAE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) External address match enable. */</td></tr>
<tr class="memitem:a8461a24ea6f5a81caa094699e7e5d693" id="r_a8461a24ea6f5a81caa094699e7e5d693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8461a24ea6f5a81caa094699e7e5d693">AT91C_EMAC_CLK</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (EMAC) */</td></tr>
<tr class="memitem:a4104b64368822dad403c08797dfd6d4a" id="r_a4104b64368822dad403c08797dfd6d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4104b64368822dad403c08797dfd6d4a">AT91C_EMAC_CLK_HCLK_8</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 8 */</td></tr>
<tr class="memitem:a6a4a2e8fb57c505b4d645d13f0b724b9" id="r_a6a4a2e8fb57c505b4d645d13f0b724b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a4a2e8fb57c505b4d645d13f0b724b9">AT91C_EMAC_CLK_HCLK_16</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 16 */</td></tr>
<tr class="memitem:aae38c88475a502d8ffc831f8f45af847" id="r_aae38c88475a502d8ffc831f8f45af847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae38c88475a502d8ffc831f8f45af847">AT91C_EMAC_CLK_HCLK_32</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 32 */</td></tr>
<tr class="memitem:a99f8ae7bfe0d8659b1f1a23985707782" id="r_a99f8ae7bfe0d8659b1f1a23985707782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99f8ae7bfe0d8659b1f1a23985707782">AT91C_EMAC_CLK_HCLK_64</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 64 */</td></tr>
<tr class="memitem:adec20b4cc94e4345fe794d9b1712a845" id="r_adec20b4cc94e4345fe794d9b1712a845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adec20b4cc94e4345fe794d9b1712a845">AT91C_EMAC_RTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) */</td></tr>
<tr class="memitem:a02816c280f95ec8852069c02df1bafed" id="r_a02816c280f95ec8852069c02df1bafed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02816c280f95ec8852069c02df1bafed">AT91C_EMAC_PAE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (EMAC) */</td></tr>
<tr class="memitem:ab8bc5bbcb09420d6fef738bea1c2cf39" id="r_ab8bc5bbcb09420d6fef738bea1c2cf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8bc5bbcb09420d6fef738bea1c2cf39">AT91C_EMAC_RBOF</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (EMAC) */</td></tr>
<tr class="memitem:a9042e2012ff6ea357f463e6e7d6b0fe4" id="r_a9042e2012ff6ea357f463e6e7d6b0fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9042e2012ff6ea357f463e6e7d6b0fe4">AT91C_EMAC_RBOF_OFFSET_0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (EMAC) no <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td></tr>
<tr class="memitem:ac075db624b7b2b761b23b2ef86417ea2" id="r_ac075db624b7b2b761b23b2ef86417ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac075db624b7b2b761b23b2ef86417ea2">AT91C_EMAC_RBOF_OFFSET_1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (EMAC) one byte <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td></tr>
<tr class="memitem:a8c3898e3b482c694fd3b69c93f3cb827" id="r_a8c3898e3b482c694fd3b69c93f3cb827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c3898e3b482c694fd3b69c93f3cb827">AT91C_EMAC_RBOF_OFFSET_2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (EMAC) two bytes <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td></tr>
<tr class="memitem:a5d8f458c356f6bc56fcbf6323334aa52" id="r_a5d8f458c356f6bc56fcbf6323334aa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d8f458c356f6bc56fcbf6323334aa52">AT91C_EMAC_RBOF_OFFSET_3</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (EMAC) three bytes <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td></tr>
<tr class="memitem:abf509e246096749bcfa34b26932317ef" id="r_abf509e246096749bcfa34b26932317ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf509e246096749bcfa34b26932317ef">AT91C_EMAC_RLCE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (EMAC) Receive Length field Checking Enable */</td></tr>
<tr class="memitem:a742ae5021fe152182bf6950a9f1f18ae" id="r_a742ae5021fe152182bf6950a9f1f18ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a742ae5021fe152182bf6950a9f1f18ae">AT91C_EMAC_DRFCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (EMAC) Discard Receive FCS */</td></tr>
<tr class="memitem:ac9959e1cbcc97b0790c6944867f0c505" id="r_ac9959e1cbcc97b0790c6944867f0c505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9959e1cbcc97b0790c6944867f0c505">AT91C_EMAC_EFRHD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (EMAC) */</td></tr>
<tr class="memitem:a349bedaf39d08bb9b1cd019b01f606b8" id="r_a349bedaf39d08bb9b1cd019b01f606b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a349bedaf39d08bb9b1cd019b01f606b8">AT91C_EMAC_IRXFCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (EMAC) Ignore RX FCS */</td></tr>
<tr class="memitem:ab64dac09c11ff25cfee2fb0c9ec95201" id="r_ab64dac09c11ff25cfee2fb0c9ec95201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab64dac09c11ff25cfee2fb0c9ec95201">AT91C_EMAC_LINKR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:a0f74e421d7cb42183afb7555a7a974f4" id="r_a0f74e421d7cb42183afb7555a7a974f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f74e421d7cb42183afb7555a7a974f4">AT91C_EMAC_MDIO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td></tr>
<tr class="memitem:ad55d53f784a3811165a8f6fa420a9bc0" id="r_ad55d53f784a3811165a8f6fa420a9bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad55d53f784a3811165a8f6fa420a9bc0">AT91C_EMAC_IDLE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td></tr>
<tr class="memitem:a292f2131a22ea607950ee55fadd0c799" id="r_a292f2131a22ea607950ee55fadd0c799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a292f2131a22ea607950ee55fadd0c799">AT91C_EMAC_UBR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:a1cdb5814a0f35f465bf8e6fc905d765c" id="r_a1cdb5814a0f35f465bf8e6fc905d765c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cdb5814a0f35f465bf8e6fc905d765c">AT91C_EMAC_COL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td></tr>
<tr class="memitem:aafdb8c9ae93b8cadbb1cc9b43deec9b8" id="r_aafdb8c9ae93b8cadbb1cc9b43deec9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafdb8c9ae93b8cadbb1cc9b43deec9b8">AT91C_EMAC_RLES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td></tr>
<tr class="memitem:a0f74d41566c37421750a97bdf35e92eb" id="r_a0f74d41566c37421750a97bdf35e92eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f74d41566c37421750a97bdf35e92eb">AT91C_EMAC_TGO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Transmit Go */</td></tr>
<tr class="memitem:a1310ceda23ade5c28894a10bb02331dc" id="r_a1310ceda23ade5c28894a10bb02331dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1310ceda23ade5c28894a10bb02331dc">AT91C_EMAC_BEX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Buffers exhausted mid frame */</td></tr>
<tr class="memitem:ad2c3b3736f14a481b58f20d376d91373" id="r_ad2c3b3736f14a481b58f20d376d91373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2c3b3736f14a481b58f20d376d91373">AT91C_EMAC_COMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) */</td></tr>
<tr class="memitem:ab8f4f7b6c1d11cdb422dd3cfe803f737" id="r_ab8f4f7b6c1d11cdb422dd3cfe803f737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8f4f7b6c1d11cdb422dd3cfe803f737">AT91C_EMAC_UND</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) */</td></tr>
<tr class="memitem:a833823d7e99cb4f1ac4c041d7fb65084" id="r_a833823d7e99cb4f1ac4c041d7fb65084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a833823d7e99cb4f1ac4c041d7fb65084">AT91C_EMAC_BNA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:a621973af6650154a4647e747c49d1bd1" id="r_a621973af6650154a4647e747c49d1bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a621973af6650154a4647e747c49d1bd1">AT91C_EMAC_REC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td></tr>
<tr class="memitem:ae10b600a40da3e84721209da8c460f1b" id="r_ae10b600a40da3e84721209da8c460f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae10b600a40da3e84721209da8c460f1b">AT91C_EMAC_OVR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td></tr>
<tr class="memitem:a2969b5f0dc29e2734e2a31c3bba12cdb" id="r_a2969b5f0dc29e2734e2a31c3bba12cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2969b5f0dc29e2734e2a31c3bba12cdb">AT91C_EMAC_MFD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:ac557e84ed234c3903728e0471d001584" id="r_ac557e84ed234c3903728e0471d001584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac557e84ed234c3903728e0471d001584">AT91C_EMAC_RCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td></tr>
<tr class="memitem:a05d2712df3ef34180ebaedeb352edd5b" id="r_a05d2712df3ef34180ebaedeb352edd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05d2712df3ef34180ebaedeb352edd5b">AT91C_EMAC_RXUBR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td></tr>
<tr class="memitem:a3a6337b310eb00c9f3746108c3e1013d" id="r_a3a6337b310eb00c9f3746108c3e1013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a6337b310eb00c9f3746108c3e1013d">AT91C_EMAC_TXUBR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) */</td></tr>
<tr class="memitem:a366bdc94a9383c594068cd7474ea6011" id="r_a366bdc94a9383c594068cd7474ea6011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a366bdc94a9383c594068cd7474ea6011">AT91C_EMAC_TUNDR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) */</td></tr>
<tr class="memitem:a1b671fad34ae9907653d20ebf1d863c3" id="r_a1b671fad34ae9907653d20ebf1d863c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b671fad34ae9907653d20ebf1d863c3">AT91C_EMAC_RLEX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) */</td></tr>
<tr class="memitem:ab393d098e619ce4ea081f6834e5ac39e" id="r_ab393d098e619ce4ea081f6834e5ac39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab393d098e619ce4ea081f6834e5ac39e">AT91C_EMAC_TXERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) */</td></tr>
<tr class="memitem:a8059d7148a2edefa6922f2637924cc34" id="r_a8059d7148a2edefa6922f2637924cc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8059d7148a2edefa6922f2637924cc34">AT91C_EMAC_TCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) */</td></tr>
<tr class="memitem:a8672f8eaa1b3370debe3b4718a6eb4cf" id="r_a8672f8eaa1b3370debe3b4718a6eb4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8672f8eaa1b3370debe3b4718a6eb4cf">AT91C_EMAC_LINK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) */</td></tr>
<tr class="memitem:ad649a2fe9be25ba643f373beb1c19d40" id="r_ad649a2fe9be25ba643f373beb1c19d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad649a2fe9be25ba643f373beb1c19d40">AT91C_EMAC_ROVR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) */</td></tr>
<tr class="memitem:aa1975c4572153aed1e972ad1ffafd138" id="r_aa1975c4572153aed1e972ad1ffafd138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1975c4572153aed1e972ad1ffafd138">AT91C_EMAC_HRESP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (EMAC) */</td></tr>
<tr class="memitem:a6861523519d75c2a9d0f9a9b17a92c2d" id="r_a6861523519d75c2a9d0f9a9b17a92c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6861523519d75c2a9d0f9a9b17a92c2d">AT91C_EMAC_PFRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) */</td></tr>
<tr class="memitem:ac955741f7361c516281979257873a457" id="r_ac955741f7361c516281979257873a457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac955741f7361c516281979257873a457">AT91C_EMAC_PTZ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (EMAC) */</td></tr>
<tr class="memitem:a56dc612391ec1552ffce4d92d17f37d5" id="r_a56dc612391ec1552ffce4d92d17f37d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56dc612391ec1552ffce4d92d17f37d5">AT91C_EMAC_DATA</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:aac03e589f56b5092b153673b38b796dd" id="r_aac03e589f56b5092b153673b38b796dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac03e589f56b5092b153673b38b796dd">AT91C_EMAC_CODE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 )    /* (EMAC) */</td></tr>
<tr class="memitem:ab593dcb4abba66ae2aec258544108856" id="r_ab593dcb4abba66ae2aec258544108856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab593dcb4abba66ae2aec258544108856">AT91C_EMAC_REGA</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 18 )   /* (EMAC) */</td></tr>
<tr class="memitem:a90a268f454ba2e6e4b66f3a3407ba4a1" id="r_a90a268f454ba2e6e4b66f3a3407ba4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90a268f454ba2e6e4b66f3a3407ba4a1">AT91C_EMAC_PHYA</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 23 )   /* (EMAC) */</td></tr>
<tr class="memitem:aafa651b0b365371347e7a0c8782a75d9" id="r_aafa651b0b365371347e7a0c8782a75d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafa651b0b365371347e7a0c8782a75d9">AT91C_EMAC_RW</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )    /* (EMAC) */</td></tr>
<tr class="memitem:ae85497144f3a65cee1369512db2d6ecb" id="r_ae85497144f3a65cee1369512db2d6ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae85497144f3a65cee1369512db2d6ecb">AT91C_EMAC_SOF</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 30 )    /* (EMAC) */</td></tr>
<tr class="memitem:a312c43e80daba1033880e0aaf2d5a9c2" id="r_a312c43e80daba1033880e0aaf2d5a9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a312c43e80daba1033880e0aaf2d5a9c2">AT91C_EMAC_RMII</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (EMAC) Reduce MII */</td></tr>
<tr class="memitem:a6d35ca3c29a4e54d736cadf33f7958d4" id="r_a6d35ca3c29a4e54d736cadf33f7958d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d35ca3c29a4e54d736cadf33f7958d4">AT91C_EMAC_IP</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) ARP request IP address */</td></tr>
<tr class="memitem:aa1073087ba2899be4936f4eab51c72fe" id="r_aa1073087ba2899be4936f4eab51c72fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1073087ba2899be4936f4eab51c72fe">AT91C_EMAC_MAG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )    /* (EMAC) Magic packet <a class="el" href="structevent.html">event</a> enable */</td></tr>
<tr class="memitem:a08d12e3689cd8382596c742a3cd03334" id="r_a08d12e3689cd8382596c742a3cd03334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08d12e3689cd8382596c742a3cd03334">AT91C_EMAC_ARP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )    /* (EMAC) ARP request <a class="el" href="structevent.html">event</a> enable */</td></tr>
<tr class="memitem:af842db57df9476f5e74286fb167e5450" id="r_af842db57df9476f5e74286fb167e5450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af842db57df9476f5e74286fb167e5450">AT91C_EMAC_SA1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )    /* (EMAC) Specific address <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> 1 <a class="el" href="structevent.html">event</a> enable */</td></tr>
<tr class="memitem:aa032ed04dc01d5dba1d5f4cd993e4855" id="r_aa032ed04dc01d5dba1d5f4cd993e4855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa032ed04dc01d5dba1d5f4cd993e4855">AT91C_EMAC_REVREF</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) */</td></tr>
<tr class="memitem:a3a28190d865b567bc046a9daef8ae097" id="r_a3a28190d865b567bc046a9daef8ae097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a28190d865b567bc046a9daef8ae097">AT91C_EMAC_PARTREF</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 16 ) /* (EMAC) */</td></tr>
<tr class="memitem:a3d82abd19ec83649cdda24829d114cbe" id="r_a3d82abd19ec83649cdda24829d114cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>&#160;&#160;&#160;( 0 )          /* ADC Control Register */</td></tr>
<tr class="memitem:a875c9590c133ab1ad39e229e84a65329" id="r_a875c9590c133ab1ad39e229e84a65329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a>&#160;&#160;&#160;( 4 )          /* ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a1579c941b9446dc5a91756e21f46c9df" id="r_a1579c941b9446dc5a91756e21f46c9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>&#160;&#160;&#160;( 16 )         /* ADC Channel Enable Register */</td></tr>
<tr class="memitem:a024ae4e98b19b687a02572c529686386" id="r_a024ae4e98b19b687a02572c529686386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a>&#160;&#160;&#160;( 20 )         /* ADC Channel Disable Register */</td></tr>
<tr class="memitem:a6b35412af5fff64f33854c88d45a3b4e" id="r_a6b35412af5fff64f33854c88d45a3b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>&#160;&#160;&#160;( 24 )         /* ADC Channel Status Register */</td></tr>
<tr class="memitem:a28f1f34c95f45ed67427b9fb3caf176f" id="r_a28f1f34c95f45ed67427b9fb3caf176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>&#160;&#160;&#160;( 28 )         /* ADC Status Register */</td></tr>
<tr class="memitem:a539df5650ff76a507d0ac14dcddf2509" id="r_a539df5650ff76a507d0ac14dcddf2509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>&#160;&#160;&#160;( 32 )         /* ADC Last Converted Data Register */</td></tr>
<tr class="memitem:ae2cc5361f3fdff3bf869b9961325ec8f" id="r_ae2cc5361f3fdff3bf869b9961325ec8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>&#160;&#160;&#160;( 36 )         /* ADC Interrupt Enable Register */</td></tr>
<tr class="memitem:a68ec2d3d6b3c51270590bd0f13ccaa90" id="r_a68ec2d3d6b3c51270590bd0f13ccaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>&#160;&#160;&#160;( 40 )         /* ADC Interrupt Disable Register */</td></tr>
<tr class="memitem:ab206a9ad40f5599a630d7dfac9589df8" id="r_ab206a9ad40f5599a630d7dfac9589df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>&#160;&#160;&#160;( 44 )         /* ADC Interrupt Mask Register */</td></tr>
<tr class="memitem:a9c8203eff9594fbbd303c5e9a1e6160f" id="r_a9c8203eff9594fbbd303c5e9a1e6160f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a>&#160;&#160;&#160;( 48 )         /* ADC Channel Data Register 0 */</td></tr>
<tr class="memitem:af6e10eeeffc7188843652d4ca62dc17b" id="r_af6e10eeeffc7188843652d4ca62dc17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a>&#160;&#160;&#160;( 52 )         /* ADC Channel Data Register 1 */</td></tr>
<tr class="memitem:a6974d951c95a5610bfc9448bcc5811fa" id="r_a6974d951c95a5610bfc9448bcc5811fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a>&#160;&#160;&#160;( 56 )         /* ADC Channel Data Register 2 */</td></tr>
<tr class="memitem:af000a4ca0d9ec72d839225f9827ff4a0" id="r_af000a4ca0d9ec72d839225f9827ff4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a>&#160;&#160;&#160;( 60 )         /* ADC Channel Data Register 3 */</td></tr>
<tr class="memitem:ae08fdf6ccf2b7155a04c01bf09236b93" id="r_ae08fdf6ccf2b7155a04c01bf09236b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a>&#160;&#160;&#160;( 64 )         /* ADC Channel Data Register 4 */</td></tr>
<tr class="memitem:a8a6e39176bc0ae64b3a05bd5087e0d6e" id="r_a8a6e39176bc0ae64b3a05bd5087e0d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a>&#160;&#160;&#160;( 68 )         /* ADC Channel Data Register 5 */</td></tr>
<tr class="memitem:af761589a8bcd7ca12ccc3de312fa2c95" id="r_af761589a8bcd7ca12ccc3de312fa2c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a>&#160;&#160;&#160;( 72 )         /* ADC Channel Data Register 6 */</td></tr>
<tr class="memitem:a0ff860dc31adc203e664795e11716e6d" id="r_a0ff860dc31adc203e664795e11716e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a>&#160;&#160;&#160;( 76 )         /* ADC Channel Data Register 7 */</td></tr>
<tr class="memitem:a08bdefb9668ebaf2a89b38a31df8e365" id="r_a08bdefb9668ebaf2a89b38a31df8e365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a>&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td></tr>
<tr class="memitem:a64e1ac401d8c72abc1b6a0eb6727f7cb" id="r_a64e1ac401d8c72abc1b6a0eb6727f7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a>&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td></tr>
<tr class="memitem:a87e505f763fc4e3c9f99a3eefbf72712" id="r_a87e505f763fc4e3c9f99a3eefbf72712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a>&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a6be578d9a575af0311404de3730fcf96" id="r_a6be578d9a575af0311404de3730fcf96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a>&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td></tr>
<tr class="memitem:a636b8190672468cb1f58afb213ac8302" id="r_a636b8190672468cb1f58afb213ac8302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a>&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:adc70c5e0e344db390438c995a655349d" id="r_adc70c5e0e344db390438c995a655349d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a>&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td></tr>
<tr class="memitem:a5b7924dc9e966ba40b43d3324227c60e" id="r_a5b7924dc9e966ba40b43d3324227c60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a>&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a9bcb47fd581c70c3147dba544be8b941" id="r_a9bcb47fd581c70c3147dba544be8b941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a>&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:a7a96f96a94b8ecfbb3581ac5b9c4aa63" id="r_a7a96f96a94b8ecfbb3581ac5b9c4aa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a>&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:a8302e9db580d9eb22f9c5a302b4518db" id="r_a8302e9db580d9eb22f9c5a302b4518db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a>&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a972700edcba18d5ec76efb303adbad79" id="r_a972700edcba18d5ec76efb303adbad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a972700edcba18d5ec76efb303adbad79">AT91C_ADC_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Software Reset */</td></tr>
<tr class="memitem:ad799c86acf8342e36503ba1c25b073c7" id="r_ad799c86acf8342e36503ba1c25b073c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad799c86acf8342e36503ba1c25b073c7">AT91C_ADC_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Start Conversion */</td></tr>
<tr class="memitem:afbadae557258fc5fdebd433c7c82e317" id="r_afbadae557258fc5fdebd433c7c82e317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbadae557258fc5fdebd433c7c82e317">AT91C_ADC_TRGEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Trigger Enable */</td></tr>
<tr class="memitem:ad0fa67049a0c2e2c6d94fada1229174d" id="r_ad0fa67049a0c2e2c6d94fada1229174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0fa67049a0c2e2c6d94fada1229174d">AT91C_ADC_TRGEN_DIS</a>&#160;&#160;&#160;( 0x0 )        /* (ADC) Hardware triggers are disabled. Starting <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> conversion is only possible by software */</td></tr>
<tr class="memitem:a68f7589a7d954c70630e02c0f3cd8aa8" id="r_a68f7589a7d954c70630e02c0f3cd8aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68f7589a7d954c70630e02c0f3cd8aa8">AT91C_ADC_TRGEN_EN</a>&#160;&#160;&#160;( 0x1 )        /* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</td></tr>
<tr class="memitem:a4972cf053a99608bcb9f985e45094b2d" id="r_a4972cf053a99608bcb9f985e45094b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4972cf053a99608bcb9f985e45094b2d">AT91C_ADC_TRGSEL</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 1 )   /* (ADC) Trigger Selection */</td></tr>
<tr class="memitem:aac4efeaf92a198ed16e966f3de3540eb" id="r_aac4efeaf92a198ed16e966f3de3540eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac4efeaf92a198ed16e966f3de3540eb">AT91C_ADC_TRGSEL_TIOA0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO0 */</td></tr>
<tr class="memitem:ae8f35e26ac80db8962debf00d4870a84" id="r_ae8f35e26ac80db8962debf00d4870a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8f35e26ac80db8962debf00d4870a84">AT91C_ADC_TRGSEL_TIOA1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO1 */</td></tr>
<tr class="memitem:a793108c98d4b5928a3a8dcaa4ba9e551" id="r_a793108c98d4b5928a3a8dcaa4ba9e551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a793108c98d4b5928a3a8dcaa4ba9e551">AT91C_ADC_TRGSEL_TIOA2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO2 */</td></tr>
<tr class="memitem:a9fdf32a82aa6510e7e618bcf708f62bd" id="r_a9fdf32a82aa6510e7e618bcf708f62bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fdf32a82aa6510e7e618bcf708f62bd">AT91C_ADC_TRGSEL_TIOA3</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO3 */</td></tr>
<tr class="memitem:ac78de193960c2adf54b775005c366b29" id="r_ac78de193960c2adf54b775005c366b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac78de193960c2adf54b775005c366b29">AT91C_ADC_TRGSEL_TIOA4</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO4 */</td></tr>
<tr class="memitem:ac93c487076e168b665e0ad89487e49ed" id="r_ac93c487076e168b665e0ad89487e49ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac93c487076e168b665e0ad89487e49ed">AT91C_ADC_TRGSEL_TIOA5</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO5 */</td></tr>
<tr class="memitem:ad1db4a714e44fdc0a4be538acdba7d02" id="r_ad1db4a714e44fdc0a4be538acdba7d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1db4a714e44fdc0a4be538acdba7d02">AT91C_ADC_TRGSEL_EXT</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = External Trigger */</td></tr>
<tr class="memitem:a88d155341c5779a0f08c51132d3375f7" id="r_a88d155341c5779a0f08c51132d3375f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88d155341c5779a0f08c51132d3375f7">AT91C_ADC_LOWRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Resolution. */</td></tr>
<tr class="memitem:aec8651275d453528e1272c588802ec58" id="r_aec8651275d453528e1272c588802ec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec8651275d453528e1272c588802ec58">AT91C_ADC_LOWRES_10_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (ADC) 10-bit resolution */</td></tr>
<tr class="memitem:a2ef27533cf62837dbdb99ee4a8f566f0" id="r_a2ef27533cf62837dbdb99ee4a8f566f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ef27533cf62837dbdb99ee4a8f566f0">AT91C_ADC_LOWRES_8_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) 8-bit resolution */</td></tr>
<tr class="memitem:ada99816b2e9355e47ef51f9b5215c335" id="r_ada99816b2e9355e47ef51f9b5215c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada99816b2e9355e47ef51f9b5215c335">AT91C_ADC_SLEEP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a2247eb3f048503b4180c764282469c7e" id="r_a2247eb3f048503b4180c764282469c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2247eb3f048503b4180c764282469c7e">AT91C_ADC_SLEEP_NORMAL_MODE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 5 )   /* (ADC) Normal <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:ac5c39d9e0e9f404fcad3f6057a907da7" id="r_ac5c39d9e0e9f404fcad3f6057a907da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5c39d9e0e9f404fcad3f6057a907da7">AT91C_ADC_SLEEP_MODE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a666903aab4d6d173d6a2be5cbee5a91a" id="r_a666903aab4d6d173d6a2be5cbee5a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a666903aab4d6d173d6a2be5cbee5a91a">AT91C_ADC_PRESCAL</a>&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )  /* (ADC) Prescaler rate selection */</td></tr>
<tr class="memitem:ad7ac5ddb52d3901392845a7785966639" id="r_ad7ac5ddb52d3901392845a7785966639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7ac5ddb52d3901392845a7785966639">AT91C_ADC_STARTUP</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 16 ) /* (ADC) Startup Time */</td></tr>
<tr class="memitem:a9aa84fa92b822b39846338d8cccf74f7" id="r_a9aa84fa92b822b39846338d8cccf74f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9aa84fa92b822b39846338d8cccf74f7">AT91C_ADC_SHTIM</a>&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (ADC) Sample &amp; Hold Time */</td></tr>
<tr class="memitem:aa5f89d2bc957aae195bc3fd6afb85f3c" id="r_aa5f89d2bc957aae195bc3fd6afb85f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5f89d2bc957aae195bc3fd6afb85f3c">AT91C_ADC_CH0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Channel 0 */</td></tr>
<tr class="memitem:a8cd6e3c8054b870d298bb5699c7316ff" id="r_a8cd6e3c8054b870d298bb5699c7316ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cd6e3c8054b870d298bb5699c7316ff">AT91C_ADC_CH1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Channel 1 */</td></tr>
<tr class="memitem:aad0995795a79ac1c1f1b74815f8e2293" id="r_aad0995795a79ac1c1f1b74815f8e2293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0995795a79ac1c1f1b74815f8e2293">AT91C_ADC_CH2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (ADC) Channel 2 */</td></tr>
<tr class="memitem:ab6e8f5691d393361fbacaafd8c89582e" id="r_ab6e8f5691d393361fbacaafd8c89582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6e8f5691d393361fbacaafd8c89582e">AT91C_ADC_CH3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (ADC) Channel 3 */</td></tr>
<tr class="memitem:a97e16ace28251722c584b4280b622957" id="r_a97e16ace28251722c584b4280b622957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97e16ace28251722c584b4280b622957">AT91C_ADC_CH4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Channel 4 */</td></tr>
<tr class="memitem:a50f38360d62a234b31d0366fbdc34c76" id="r_a50f38360d62a234b31d0366fbdc34c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50f38360d62a234b31d0366fbdc34c76">AT91C_ADC_CH5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Channel 5 */</td></tr>
<tr class="memitem:a1ce42d0cb7097148f687114a2ea0d397" id="r_a1ce42d0cb7097148f687114a2ea0d397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ce42d0cb7097148f687114a2ea0d397">AT91C_ADC_CH6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (ADC) Channel 6 */</td></tr>
<tr class="memitem:a6670a36ae39ba5d8c75aebccc4e1f1a1" id="r_a6670a36ae39ba5d8c75aebccc4e1f1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6670a36ae39ba5d8c75aebccc4e1f1a1">AT91C_ADC_CH7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (ADC) Channel 7 */</td></tr>
<tr class="memitem:aa316fae8475ce0c9a6682f044562f3d7" id="r_aa316fae8475ce0c9a6682f044562f3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa316fae8475ce0c9a6682f044562f3d7">AT91C_ADC_EOC0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:a6f91b3e18fd38b35269e5484f39eaf8a" id="r_a6f91b3e18fd38b35269e5484f39eaf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f91b3e18fd38b35269e5484f39eaf8a">AT91C_ADC_EOC1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:ab4b40c319eaa030e00013e12a3bfa75a" id="r_ab4b40c319eaa030e00013e12a3bfa75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4b40c319eaa030e00013e12a3bfa75a">AT91C_ADC_EOC2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:ac567e555318a720b4d557849d2f6d700" id="r_ac567e555318a720b4d557849d2f6d700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac567e555318a720b4d557849d2f6d700">AT91C_ADC_EOC3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:ae472c5bf54ae7f27af0d10cbf25c370e" id="r_ae472c5bf54ae7f27af0d10cbf25c370e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae472c5bf54ae7f27af0d10cbf25c370e">AT91C_ADC_EOC4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:a2c318ddda1859a0e2dd2cceddc3e5f59" id="r_a2c318ddda1859a0e2dd2cceddc3e5f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c318ddda1859a0e2dd2cceddc3e5f59">AT91C_ADC_EOC5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:a36015c395ec0657baa15f9207018c936" id="r_a36015c395ec0657baa15f9207018c936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36015c395ec0657baa15f9207018c936">AT91C_ADC_EOC6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:a93825ffcb517ba9bfd8ccad3d4c5bf16" id="r_a93825ffcb517ba9bfd8ccad3d4c5bf16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93825ffcb517ba9bfd8ccad3d4c5bf16">AT91C_ADC_EOC7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )      /* (ADC) End of Conversion */</td></tr>
<tr class="memitem:a349c689ac20864d4080a649ad30a22be" id="r_a349c689ac20864d4080a649ad30a22be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a349c689ac20864d4080a649ad30a22be">AT91C_ADC_OVRE0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )      /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a2e45ab30402efac24e53687833b5b78d" id="r_a2e45ab30402efac24e53687833b5b78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e45ab30402efac24e53687833b5b78d">AT91C_ADC_OVRE1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )      /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a37198e39621f67c6606d1d23864989ff" id="r_a37198e39621f67c6606d1d23864989ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37198e39621f67c6606d1d23864989ff">AT91C_ADC_OVRE2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a88a63d788292588a66defcc65baae042" id="r_a88a63d788292588a66defcc65baae042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88a63d788292588a66defcc65baae042">AT91C_ADC_OVRE3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a12cba051215d62f2a0938ba87186f124" id="r_a12cba051215d62f2a0938ba87186f124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12cba051215d62f2a0938ba87186f124">AT91C_ADC_OVRE4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a857886e4f5ef6de9eebab40a7f72ea86" id="r_a857886e4f5ef6de9eebab40a7f72ea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a857886e4f5ef6de9eebab40a7f72ea86">AT91C_ADC_OVRE5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:afe011a0b0ae4ff2821778c4f97274164" id="r_afe011a0b0ae4ff2821778c4f97274164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe011a0b0ae4ff2821778c4f97274164">AT91C_ADC_OVRE6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a0a8c7c755a2cbda84ee8afae99aaa1eb" id="r_a0a8c7c755a2cbda84ee8afae99aaa1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a8c7c755a2cbda84ee8afae99aaa1eb">AT91C_ADC_OVRE7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )     /* (ADC) Overrun Error */</td></tr>
<tr class="memitem:a7df72b64904d8a4b55898f8f57759127" id="r_a7df72b64904d8a4b55898f8f57759127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7df72b64904d8a4b55898f8f57759127">AT91C_ADC_DRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )     /* (ADC) Data Ready */</td></tr>
<tr class="memitem:a164f51f4ee4f9c89d6d1a8f791f59427" id="r_a164f51f4ee4f9c89d6d1a8f791f59427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a164f51f4ee4f9c89d6d1a8f791f59427">AT91C_ADC_GOVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )     /* (ADC) General Overrun */</td></tr>
<tr class="memitem:a572c3ce5be84a4270a62de38b7ea1ce0" id="r_a572c3ce5be84a4270a62de38b7ea1ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a572c3ce5be84a4270a62de38b7ea1ce0">AT91C_ADC_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )     /* (ADC) End of Receiver Transfer */</td></tr>
<tr class="memitem:a7793a830769075a3a15746803fb5027e" id="r_a7793a830769075a3a15746803fb5027e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7793a830769075a3a15746803fb5027e">AT91C_ADC_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )     /* (ADC) RXBUFF Interrupt */</td></tr>
<tr class="memitem:a1e83e24d50f62c20b423dd07075ae595" id="r_a1e83e24d50f62c20b423dd07075ae595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e83e24d50f62c20b423dd07075ae595">AT91C_ADC_LDATA</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )    /* (ADC) Last Data Converted */</td></tr>
<tr class="memitem:a0b5076a2aef46ea672a417316f410a96" id="r_a0b5076a2aef46ea672a417316f410a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b5076a2aef46ea672a417316f410a96">AT91C_ADC_DATA</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )        /* (ADC) Converted Data */</td></tr>
<tr class="memitem:a5ba79e02802ada56c4cb94b92fc0f8db" id="r_a5ba79e02802ada56c4cb94b92fc0f8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a>&#160;&#160;&#160;( 0 )          /* Control Register */</td></tr>
<tr class="memitem:a69a66578b5361e3feb91a5fa4cad52fc" id="r_a69a66578b5361e3feb91a5fa4cad52fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69a66578b5361e3feb91a5fa4cad52fc">AES_MR</a>&#160;&#160;&#160;( 4 )          /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a8fa7e72e57af9816f602256c93911a76" id="r_a8fa7e72e57af9816f602256c93911a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fa7e72e57af9816f602256c93911a76">AES_IER</a>&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a4152be40c26e1b8772d1b016c27660d4" id="r_a4152be40c26e1b8772d1b016c27660d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4152be40c26e1b8772d1b016c27660d4">AES_IDR</a>&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a03ad96b860f0284efddd76f45830ecf4" id="r_a03ad96b860f0284efddd76f45830ecf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03ad96b860f0284efddd76f45830ecf4">AES_IMR</a>&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td></tr>
<tr class="memitem:aec99dded5bfb545f414aa97694bd369a" id="r_aec99dded5bfb545f414aa97694bd369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec99dded5bfb545f414aa97694bd369a">AES_ISR</a>&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td></tr>
<tr class="memitem:ad7e631b3df5b89f1b148419b0081c91e" id="r_ad7e631b3df5b89f1b148419b0081c91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7e631b3df5b89f1b148419b0081c91e">AES_KEYWxR</a>&#160;&#160;&#160;( 32 )         /* Key Word x Register */</td></tr>
<tr class="memitem:a3b0d724ca6847f0ebed03091832b6f09" id="r_a3b0d724ca6847f0ebed03091832b6f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b0d724ca6847f0ebed03091832b6f09">AES_IDATAxR</a>&#160;&#160;&#160;( 64 )         /* Input Data x Register */</td></tr>
<tr class="memitem:ab1b089674cd1e00e33fc21f7e2514b37" id="r_ab1b089674cd1e00e33fc21f7e2514b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1b089674cd1e00e33fc21f7e2514b37">AES_ODATAxR</a>&#160;&#160;&#160;( 80 )         /* Output Data x Register */</td></tr>
<tr class="memitem:ada9d4e81e59f0ab02f255310dcb99cf8" id="r_ada9d4e81e59f0ab02f255310dcb99cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada9d4e81e59f0ab02f255310dcb99cf8">AES_IVxR</a>&#160;&#160;&#160;( 96 )         /* Initialization Vector x Register */</td></tr>
<tr class="memitem:af0dc44a9b13f58f0c441384cf4586625" id="r_af0dc44a9b13f58f0c441384cf4586625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0dc44a9b13f58f0c441384cf4586625">AES_VR</a>&#160;&#160;&#160;( 252 )        /* AES Version Register */</td></tr>
<tr class="memitem:aa391b9fcf697610ccf1a614e7d85bdca" id="r_aa391b9fcf697610ccf1a614e7d85bdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa391b9fcf697610ccf1a614e7d85bdca">AES_RPR</a>&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td></tr>
<tr class="memitem:a5883d0f81d727617f06be812ae1c7d6d" id="r_a5883d0f81d727617f06be812ae1c7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5883d0f81d727617f06be812ae1c7d6d">AES_RCR</a>&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td></tr>
<tr class="memitem:a0b6b4c08002743942fd4fd3f47696d59" id="r_a0b6b4c08002743942fd4fd3f47696d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b6b4c08002743942fd4fd3f47696d59">AES_TPR</a>&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a070ce346bdc09390be1e1c4026449f3f" id="r_a070ce346bdc09390be1e1c4026449f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a070ce346bdc09390be1e1c4026449f3f">AES_TCR</a>&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td></tr>
<tr class="memitem:a1a18e4853e4de666b4324fef32597044" id="r_a1a18e4853e4de666b4324fef32597044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a18e4853e4de666b4324fef32597044">AES_RNPR</a>&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a204d1571908a97f53eb5448ee5f7bbcd" id="r_a204d1571908a97f53eb5448ee5f7bbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a204d1571908a97f53eb5448ee5f7bbcd">AES_RNCR</a>&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td></tr>
<tr class="memitem:a7642d75475dab48aa986d0554dd5a370" id="r_a7642d75475dab48aa986d0554dd5a370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7642d75475dab48aa986d0554dd5a370">AES_TNPR</a>&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a17ada75f1847abdab02016c0a0bd95e1" id="r_a17ada75f1847abdab02016c0a0bd95e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17ada75f1847abdab02016c0a0bd95e1">AES_TNCR</a>&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:ac827b7c4763880d727779ca5f9b35369" id="r_ac827b7c4763880d727779ca5f9b35369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac827b7c4763880d727779ca5f9b35369">AES_PTCR</a>&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:a897b6571b83cabcdaf8d7ca74e9e0ce6" id="r_a897b6571b83cabcdaf8d7ca74e9e0ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a897b6571b83cabcdaf8d7ca74e9e0ce6">AES_PTSR</a>&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a52ca0d7f3807ef3786756cd730ac274e" id="r_a52ca0d7f3807ef3786756cd730ac274e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52ca0d7f3807ef3786756cd730ac274e">AT91C_AES_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) Starts Processing */</td></tr>
<tr class="memitem:a7f0ebc30e1c6ed91336d436ec1aadf99" id="r_a7f0ebc30e1c6ed91336d436ec1aadf99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f0ebc30e1c6ed91336d436ec1aadf99">AT91C_AES_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Software Reset */</td></tr>
<tr class="memitem:af46127b11a6ada0d7b2e419d24ae1148" id="r_af46127b11a6ada0d7b2e419d24ae1148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af46127b11a6ada0d7b2e419d24ae1148">AT91C_AES_LOADSEED</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (AES) Random Number Generator Seed Loading */</td></tr>
<tr class="memitem:ab37e64c320a3a71caa2ec1a04b7b857b" id="r_ab37e64c320a3a71caa2ec1a04b7b857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab37e64c320a3a71caa2ec1a04b7b857b">AT91C_AES_CIPHER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) Processing <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a9c5b5a7b865b71a93ea9adfed4477b24" id="r_a9c5b5a7b865b71a93ea9adfed4477b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c5b5a7b865b71a93ea9adfed4477b24">AT91C_AES_PROCDLY</a>&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (AES) Processing Delay */</td></tr>
<tr class="memitem:a83be1e112547812bb79b109e68ae2edb" id="r_a83be1e112547812bb79b109e68ae2edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83be1e112547812bb79b109e68ae2edb">AT91C_AES_SMOD</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (AES) Start <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:af1d2bd72f793b79489d83af7bc0ce998" id="r_af1d2bd72f793b79489d83af7bc0ce998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1d2bd72f793b79489d83af7bc0ce998">AT91C_AES_SMOD_MANUAL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (AES) Manual Mode: The START bit in <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> must be set <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> begin encryption or decryption. */</td></tr>
<tr class="memitem:aca6749e8950fb6d08b71085df6cc2b6a" id="r_aca6749e8950fb6d08b71085df6cc2b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca6749e8950fb6d08b71085df6cc2b6a">AT91C_AES_SMOD_AUTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Auto Mode: no action in <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> is necessary (cf datasheet). */</td></tr>
<tr class="memitem:ab47cacac826471967798b252e7b4932b" id="r_ab47cacac826471967798b252e7b4932b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab47cacac826471967798b252e7b4932b">AT91C_AES_SMOD_PDC</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet). */</td></tr>
<tr class="memitem:a228ddba278b3e7a331a4407dfc84a537" id="r_a228ddba278b3e7a331a4407dfc84a537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a228ddba278b3e7a331a4407dfc84a537">AT91C_AES_OPMOD</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 12 )  /* (AES) Operation <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a8a5b4750618fbd064a82d6371e86201e" id="r_a8a5b4750618fbd064a82d6371e86201e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a5b4750618fbd064a82d6371e86201e">AT91C_AES_OPMOD_ECB</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 )  /* (AES) ECB Electronic CodeBook mode. */</td></tr>
<tr class="memitem:acda31e5098127dbf296c305d91bf5278" id="r_acda31e5098127dbf296c305d91bf5278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acda31e5098127dbf296c305d91bf5278">AT91C_AES_OPMOD_CBC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (AES) CBC Cipher Block Chaining mode. */</td></tr>
<tr class="memitem:a994009560e565a3b89f0761f6e548696" id="r_a994009560e565a3b89f0761f6e548696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a994009560e565a3b89f0761f6e548696">AT91C_AES_OPMOD_OFB</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 )  /* (AES) OFB Output Feedback mode. */</td></tr>
<tr class="memitem:a4d28d6521dfa55a7c5be7ccccbd6796c" id="r_a4d28d6521dfa55a7c5be7ccccbd6796c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d28d6521dfa55a7c5be7ccccbd6796c">AT91C_AES_OPMOD_CFB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 )  /* (AES) CFB Cipher Feedback mode. */</td></tr>
<tr class="memitem:a260e2e6814798b99ffa36a6167e080a1" id="r_a260e2e6814798b99ffa36a6167e080a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a260e2e6814798b99ffa36a6167e080a1">AT91C_AES_OPMOD_CTR</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 12 )  /* (AES) CTR Counter mode. */</td></tr>
<tr class="memitem:ab9945ba2616fada840b131c9a30fc96d" id="r_ab9945ba2616fada840b131c9a30fc96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9945ba2616fada840b131c9a30fc96d">AT91C_AES_LOD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (AES) Last Output Data <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a46cb0e55572193bcdb0883962ead5523" id="r_a46cb0e55572193bcdb0883962ead5523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46cb0e55572193bcdb0883962ead5523">AT91C_AES_CFBS</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (AES) Cipher Feedback Data Size */</td></tr>
<tr class="memitem:a0c22c167b409c1fbb0a19b73d99c8c74" id="r_a0c22c167b409c1fbb0a19b73d99c8c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c22c167b409c1fbb0a19b73d99c8c74">AT91C_AES_CFBS_128_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 )  /* (AES) 128-bit. */</td></tr>
<tr class="memitem:abaa5f0fa95fe858832136c25d95005f0" id="r_abaa5f0fa95fe858832136c25d95005f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abaa5f0fa95fe858832136c25d95005f0">AT91C_AES_CFBS_64_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (AES) 64-bit. */</td></tr>
<tr class="memitem:a2cdeff1926c0a3cc565f91733509206c" id="r_a2cdeff1926c0a3cc565f91733509206c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cdeff1926c0a3cc565f91733509206c">AT91C_AES_CFBS_32_BIT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 )  /* (AES) 32-bit. */</td></tr>
<tr class="memitem:aba68910091936bfac6155de137b3f648" id="r_aba68910091936bfac6155de137b3f648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba68910091936bfac6155de137b3f648">AT91C_AES_CFBS_16_BIT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 )  /* (AES) 16-bit. */</td></tr>
<tr class="memitem:ad7c9c5ad635a72fdb47c199315fe0c4e" id="r_ad7c9c5ad635a72fdb47c199315fe0c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7c9c5ad635a72fdb47c199315fe0c4e">AT91C_AES_CFBS_8_BIT</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 16 )  /* (AES) 8-bit. */</td></tr>
<tr class="memitem:a3da65faeb67defe8a35a99b2c15b8989" id="r_a3da65faeb67defe8a35a99b2c15b8989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3da65faeb67defe8a35a99b2c15b8989">AT91C_AES_CKEY</a>&#160;&#160;&#160;( 0xF &lt;&lt; 20 )  /* (AES) Countermeasure Key */</td></tr>
<tr class="memitem:a367c6500e7f0a1ed0fd8304b8bc204aa" id="r_a367c6500e7f0a1ed0fd8304b8bc204aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a367c6500e7f0a1ed0fd8304b8bc204aa">AT91C_AES_CTYPE</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 24 ) /* (AES) Countermeasure Type */</td></tr>
<tr class="memitem:aedbe79a0f4c2d04db6fb22dc1085ea49" id="r_aedbe79a0f4c2d04db6fb22dc1085ea49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedbe79a0f4c2d04db6fb22dc1085ea49">AT91C_AES_CTYPE_TYPE1_EN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (AES) Countermeasure type 1 is enabled. */</td></tr>
<tr class="memitem:a1a9d7d3c6742090e14d6ebf645d9216e" id="r_a1a9d7d3c6742090e14d6ebf645d9216e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a9d7d3c6742090e14d6ebf645d9216e">AT91C_AES_CTYPE_TYPE2_EN</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 24 )  /* (AES) Countermeasure type 2 is enabled. */</td></tr>
<tr class="memitem:a760d4a616e32dfa4a50844b1267480a1" id="r_a760d4a616e32dfa4a50844b1267480a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a760d4a616e32dfa4a50844b1267480a1">AT91C_AES_CTYPE_TYPE3_EN</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 24 )  /* (AES) Countermeasure type 3 is enabled. */</td></tr>
<tr class="memitem:ac8be88995d67cc7aa02232b06ae8f907" id="r_ac8be88995d67cc7aa02232b06ae8f907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8be88995d67cc7aa02232b06ae8f907">AT91C_AES_CTYPE_TYPE4_EN</a>&#160;&#160;&#160;( 0x8 &lt;&lt; 24 )  /* (AES) Countermeasure type 4 is enabled. */</td></tr>
<tr class="memitem:ae854b80c601ba57ae73a24e8207124d8" id="r_ae854b80c601ba57ae73a24e8207124d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae854b80c601ba57ae73a24e8207124d8">AT91C_AES_CTYPE_TYPE5_EN</a>&#160;&#160;&#160;( 0x10 &lt;&lt; 24 ) /* (AES) Countermeasure type 5 is enabled. */</td></tr>
<tr class="memitem:a095d69f7a938b025a94ebef4388ab19c" id="r_a095d69f7a938b025a94ebef4388ab19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a095d69f7a938b025a94ebef4388ab19c">AT91C_AES_DATRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) DATRDY */</td></tr>
<tr class="memitem:a894203060ee3ab723bfcd9bbb276eb8e" id="r_a894203060ee3ab723bfcd9bbb276eb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a894203060ee3ab723bfcd9bbb276eb8e">AT91C_AES_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer End */</td></tr>
<tr class="memitem:a55b06cba7504dd452be3ebf0d5558229" id="r_a55b06cba7504dd452be3ebf0d5558229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55b06cba7504dd452be3ebf0d5558229">AT91C_AES_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (AES) PDC Write Buffer End */</td></tr>
<tr class="memitem:a2a8bfa9e7c701532abdb5f258ff20cc5" id="r_a2a8bfa9e7c701532abdb5f258ff20cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a8bfa9e7c701532abdb5f258ff20cc5">AT91C_AES_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer Full */</td></tr>
<tr class="memitem:ac0c8a9b678c45da12fdbe8da34cb1758" id="r_ac0c8a9b678c45da12fdbe8da34cb1758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0c8a9b678c45da12fdbe8da34cb1758">AT91C_AES_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (AES) PDC Write Buffer Empty */</td></tr>
<tr class="memitem:aaa2297d1189f2ee0d3357a9e4e7f3c08" id="r_aaa2297d1189f2ee0d3357a9e4e7f3c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa2297d1189f2ee0d3357a9e4e7f3c08">AT91C_AES_URAD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Unspecified Register Access Detection */</td></tr>
<tr class="memitem:a2c76b43cb30f79f64c51aade30ecc0d7" id="r_a2c76b43cb30f79f64c51aade30ecc0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c76b43cb30f79f64c51aade30ecc0d7">AT91C_AES_URAT</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 12 ) /* (AES) Unspecified Register Access Type Status */</td></tr>
<tr class="memitem:a4b64d799be10fd7abc742f9b22380f4f" id="r_a4b64d799be10fd7abc742f9b22380f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b64d799be10fd7abc742f9b22380f4f">AT91C_AES_URAT_IN_DAT_WRITE_DATPROC</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (AES) Input data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode. */</td></tr>
<tr class="memitem:ad9e6d5b1f09f74dee930a7a08c0307e0" id="r_ad9e6d5b1f09f74dee930a7a08c0307e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9e6d5b1f09f74dee930a7a08c0307e0">AT91C_AES_URAT_OUT_DAT_READ_DATPROC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (AES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td></tr>
<tr class="memitem:a219669d59d975af6cabec795b6ea96e1" id="r_a219669d59d975af6cabec795b6ea96e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a219669d59d975af6cabec795b6ea96e1">AT91C_AES_URAT_MODEREG_WRITE_DATPROC</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td></tr>
<tr class="memitem:a9d5c7ac8384d547f73f9c7a6ca751c85" id="r_a9d5c7ac8384d547f73f9c7a6ca751c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d5c7ac8384d547f73f9c7a6ca751c85">AT91C_AES_URAT_OUT_DAT_READ_SUBKEY</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (AES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation. */</td></tr>
<tr class="memitem:a9fd14db4bf1b35c920f2059199989e5e" id="r_a9fd14db4bf1b35c920f2059199989e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fd14db4bf1b35c920f2059199989e5e">AT91C_AES_URAT_MODEREG_WRITE_SUBKEY</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 12 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation. */</td></tr>
<tr class="memitem:a1ceecc9dc1d178f10fb1d70661315284" id="r_a1ceecc9dc1d178f10fb1d70661315284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ceecc9dc1d178f10fb1d70661315284">AT91C_AES_URAT_WO_REG_READ</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 12 ) /* (AES) Write-only <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read access. */</td></tr>
<tr class="memitem:a2bb617b3ad390ef8745f9c95bfd3a04f" id="r_a2bb617b3ad390ef8745f9c95bfd3a04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a>&#160;&#160;&#160;( 0 )         /* Control Register */</td></tr>
<tr class="memitem:af8ac3972b1c83e248a3d10550fb8a90f" id="r_af8ac3972b1c83e248a3d10550fb8a90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8ac3972b1c83e248a3d10550fb8a90f">TDES_MR</a>&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a0be2a1fc39b5a4a01f773a0a7c9d55b5" id="r_a0be2a1fc39b5a4a01f773a0a7c9d55b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0be2a1fc39b5a4a01f773a0a7c9d55b5">TDES_IER</a>&#160;&#160;&#160;( 16 )        /* Interrupt Enable Register */</td></tr>
<tr class="memitem:a7df6b75c1c53b74764c42998e882b876" id="r_a7df6b75c1c53b74764c42998e882b876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7df6b75c1c53b74764c42998e882b876">TDES_IDR</a>&#160;&#160;&#160;( 20 )        /* Interrupt Disable Register */</td></tr>
<tr class="memitem:a1784bd9e0f5bc0caf3b98382c9e0adb1" id="r_a1784bd9e0f5bc0caf3b98382c9e0adb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1784bd9e0f5bc0caf3b98382c9e0adb1">TDES_IMR</a>&#160;&#160;&#160;( 24 )        /* Interrupt Mask Register */</td></tr>
<tr class="memitem:a82fe976ba671fddf706040bbca3114d3" id="r_a82fe976ba671fddf706040bbca3114d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82fe976ba671fddf706040bbca3114d3">TDES_ISR</a>&#160;&#160;&#160;( 28 )        /* Interrupt Status Register */</td></tr>
<tr class="memitem:adfaa1562dd0d304ff56078b41584b0b2" id="r_adfaa1562dd0d304ff56078b41584b0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfaa1562dd0d304ff56078b41584b0b2">TDES_KEY1WxR</a>&#160;&#160;&#160;( 32 )        /* Key 1 Word x Register */</td></tr>
<tr class="memitem:a79ef33d932cd8a624364b911df722aa4" id="r_a79ef33d932cd8a624364b911df722aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79ef33d932cd8a624364b911df722aa4">TDES_KEY2WxR</a>&#160;&#160;&#160;( 40 )        /* Key 2 Word x Register */</td></tr>
<tr class="memitem:a2b4ee998295385115df79693eea0bd4b" id="r_a2b4ee998295385115df79693eea0bd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b4ee998295385115df79693eea0bd4b">TDES_KEY3WxR</a>&#160;&#160;&#160;( 48 )        /* Key 3 Word x Register */</td></tr>
<tr class="memitem:a44d6e573803f3fc95609f2342ca2bcda" id="r_a44d6e573803f3fc95609f2342ca2bcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44d6e573803f3fc95609f2342ca2bcda">TDES_IDATAxR</a>&#160;&#160;&#160;( 64 )        /* Input Data x Register */</td></tr>
<tr class="memitem:add80c29fd52d1ba3b766ee4b1cb43bba" id="r_add80c29fd52d1ba3b766ee4b1cb43bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add80c29fd52d1ba3b766ee4b1cb43bba">TDES_ODATAxR</a>&#160;&#160;&#160;( 80 )        /* Output Data x Register */</td></tr>
<tr class="memitem:a750ede1786dce38197734fa4adcb82b8" id="r_a750ede1786dce38197734fa4adcb82b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a750ede1786dce38197734fa4adcb82b8">TDES_IVxR</a>&#160;&#160;&#160;( 96 )        /* Initialization Vector x Register */</td></tr>
<tr class="memitem:a0a70aa32523c7b4eab10e7e734ca0ea9" id="r_a0a70aa32523c7b4eab10e7e734ca0ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a70aa32523c7b4eab10e7e734ca0ea9">TDES_VR</a>&#160;&#160;&#160;( 252 )       /* TDES Version Register */</td></tr>
<tr class="memitem:a5c5da7feef38177c9525cdb5f472e47e" id="r_a5c5da7feef38177c9525cdb5f472e47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c5da7feef38177c9525cdb5f472e47e">TDES_RPR</a>&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td></tr>
<tr class="memitem:a03e344810070cd0b423169b9674c5801" id="r_a03e344810070cd0b423169b9674c5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03e344810070cd0b423169b9674c5801">TDES_RCR</a>&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td></tr>
<tr class="memitem:a9683e56a7c3eb83ccbb32067f1de2aa5" id="r_a9683e56a7c3eb83ccbb32067f1de2aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9683e56a7c3eb83ccbb32067f1de2aa5">TDES_TPR</a>&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td></tr>
<tr class="memitem:a1ee76b356b340111f1ac575c261ca754" id="r_a1ee76b356b340111f1ac575c261ca754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ee76b356b340111f1ac575c261ca754">TDES_TCR</a>&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td></tr>
<tr class="memitem:a752e3cb515bd282a8099567b10617771" id="r_a752e3cb515bd282a8099567b10617771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a752e3cb515bd282a8099567b10617771">TDES_RNPR</a>&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td></tr>
<tr class="memitem:a91769e32d3a4867eb2fb784f67e29532" id="r_a91769e32d3a4867eb2fb784f67e29532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91769e32d3a4867eb2fb784f67e29532">TDES_RNCR</a>&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td></tr>
<tr class="memitem:a85dfdcaa1867453716ebcc432a23202b" id="r_a85dfdcaa1867453716ebcc432a23202b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85dfdcaa1867453716ebcc432a23202b">TDES_TNPR</a>&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ac297a934321dc6661e68c60f31edc117" id="r_ac297a934321dc6661e68c60f31edc117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac297a934321dc6661e68c60f31edc117">TDES_TNCR</a>&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td></tr>
<tr class="memitem:a1f1b81008b3741bd360eb549748dd57f" id="r_a1f1b81008b3741bd360eb549748dd57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f1b81008b3741bd360eb549748dd57f">TDES_PTCR</a>&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td></tr>
<tr class="memitem:adde86a1b6b6468f8fe9bbe25cc6b6c54" id="r_adde86a1b6b6468f8fe9bbe25cc6b6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adde86a1b6b6468f8fe9bbe25cc6b6c54">TDES_PTSR</a>&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td></tr>
<tr class="memitem:a07b479362efae70103a38496153d1202" id="r_a07b479362efae70103a38496153d1202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07b479362efae70103a38496153d1202">AT91C_TDES_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) Starts Processing */</td></tr>
<tr class="memitem:a4ac10fd450e2da419c945a37ef160f68" id="r_a4ac10fd450e2da419c945a37ef160f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ac10fd450e2da419c945a37ef160f68">AT91C_TDES_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Software Reset */</td></tr>
<tr class="memitem:a09b84fa448fcb47d3eda4e9e48166a78" id="r_a09b84fa448fcb47d3eda4e9e48166a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09b84fa448fcb47d3eda4e9e48166a78">AT91C_TDES_CIPHER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) Processing <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a8b80b23e8ea5150e7cd6b44743164972" id="r_a8b80b23e8ea5150e7cd6b44743164972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b80b23e8ea5150e7cd6b44743164972">AT91C_TDES_TDESMOD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TDES) Single or Triple DES <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a686fd76eb5a79d9c50348350c9858083" id="r_a686fd76eb5a79d9c50348350c9858083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a686fd76eb5a79d9c50348350c9858083">AT91C_TDES_KEYMOD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TDES) Key <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a1d2d3daad27765762801080ed505adb5" id="r_a1d2d3daad27765762801080ed505adb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d2d3daad27765762801080ed505adb5">AT91C_TDES_SMOD</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TDES) Start <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:a70ff9633f788a8483bbe1d29085addd3" id="r_a70ff9633f788a8483bbe1d29085addd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70ff9633f788a8483bbe1d29085addd3">AT91C_TDES_SMOD_MANUAL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TDES) Manual Mode: The START bit in <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> must be set <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> begin encryption or decryption. */</td></tr>
<tr class="memitem:a1440bfa12192ef9bcc5ca965a014e3e3" id="r_a1440bfa12192ef9bcc5ca965a014e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1440bfa12192ef9bcc5ca965a014e3e3">AT91C_TDES_SMOD_AUTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Auto Mode: no action in <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> is necessary (cf datasheet). */</td></tr>
<tr class="memitem:ac684de0e76f259d1992f24c79c999cc6" id="r_ac684de0e76f259d1992f24c79c999cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac684de0e76f259d1992f24c79c999cc6">AT91C_TDES_SMOD_PDC</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet). */</td></tr>
<tr class="memitem:a1fa6c8d27624590be495cef7330b2f16" id="r_a1fa6c8d27624590be495cef7330b2f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fa6c8d27624590be495cef7330b2f16">AT91C_TDES_OPMOD</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Operation <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:aaf500a62c745c7a8b7bc2049a939e6ce" id="r_aaf500a62c745c7a8b7bc2049a939e6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf500a62c745c7a8b7bc2049a939e6ce">AT91C_TDES_OPMOD_ECB</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (TDES) ECB Electronic CodeBook mode. */</td></tr>
<tr class="memitem:aacbfec10a0e9311700acd86fa1bde8a7" id="r_aacbfec10a0e9311700acd86fa1bde8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacbfec10a0e9311700acd86fa1bde8a7">AT91C_TDES_OPMOD_CBC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TDES) CBC Cipher Block Chaining mode. */</td></tr>
<tr class="memitem:a52e6d7a0f6bc44341e416462b4447c1f" id="r_a52e6d7a0f6bc44341e416462b4447c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52e6d7a0f6bc44341e416462b4447c1f">AT91C_TDES_OPMOD_OFB</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (TDES) OFB Output Feedback mode. */</td></tr>
<tr class="memitem:ac0c5ae6f16244ba4ba5da4ceac5bf403" id="r_ac0c5ae6f16244ba4ba5da4ceac5bf403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0c5ae6f16244ba4ba5da4ceac5bf403">AT91C_TDES_OPMOD_CFB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) CFB Cipher Feedback mode. */</td></tr>
<tr class="memitem:aacf5206ab22aee0dc9444e4f3275b919" id="r_aacf5206ab22aee0dc9444e4f3275b919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacf5206ab22aee0dc9444e4f3275b919">AT91C_TDES_LOD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TDES) Last Output Data <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="memitem:abbfe7143378c87a0d04e382c406beb2b" id="r_abbfe7143378c87a0d04e382c406beb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbfe7143378c87a0d04e382c406beb2b">AT91C_TDES_CFBS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TDES) Cipher Feedback Data Size */</td></tr>
<tr class="memitem:a61e415c997679e37598bbb9d800e08ef" id="r_a61e415c997679e37598bbb9d800e08ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61e415c997679e37598bbb9d800e08ef">AT91C_TDES_CFBS_64_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TDES) 64-bit. */</td></tr>
<tr class="memitem:adb47793d22d62716731fc6475e46c949" id="r_adb47793d22d62716731fc6475e46c949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb47793d22d62716731fc6475e46c949">AT91C_TDES_CFBS_32_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TDES) 32-bit. */</td></tr>
<tr class="memitem:a34376f0844dc618639ea917acb0f1345" id="r_a34376f0844dc618639ea917acb0f1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34376f0844dc618639ea917acb0f1345">AT91C_TDES_CFBS_16_BIT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TDES) 16-bit. */</td></tr>
<tr class="memitem:ae75c7ee40399b46bc10ebf97a97e2fb0" id="r_ae75c7ee40399b46bc10ebf97a97e2fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae75c7ee40399b46bc10ebf97a97e2fb0">AT91C_TDES_CFBS_8_BIT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TDES) 8-bit. */</td></tr>
<tr class="memitem:ac1aa2c516d43eee9979e091f7f5ceacb" id="r_ac1aa2c516d43eee9979e091f7f5ceacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1aa2c516d43eee9979e091f7f5ceacb">AT91C_TDES_DATRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) DATRDY */</td></tr>
<tr class="memitem:a9e7e456784050d55c0c32980303b764b" id="r_a9e7e456784050d55c0c32980303b764b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e7e456784050d55c0c32980303b764b">AT91C_TDES_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer End */</td></tr>
<tr class="memitem:afff6c024a5ab4a9377499852b4441e02" id="r_afff6c024a5ab4a9377499852b4441e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afff6c024a5ab4a9377499852b4441e02">AT91C_TDES_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TDES) PDC Write Buffer End */</td></tr>
<tr class="memitem:a0d0e182838c95696faf191f3900d5d93" id="r_a0d0e182838c95696faf191f3900d5d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d0e182838c95696faf191f3900d5d93">AT91C_TDES_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer Full */</td></tr>
<tr class="memitem:a1e1c43b3b10414b0804d0f1631bdd15d" id="r_a1e1c43b3b10414b0804d0f1631bdd15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e1c43b3b10414b0804d0f1631bdd15d">AT91C_TDES_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TDES) PDC Write Buffer Empty */</td></tr>
<tr class="memitem:af6179b1adc2118086d3c2e91e9825ff0" id="r_af6179b1adc2118086d3c2e91e9825ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6179b1adc2118086d3c2e91e9825ff0">AT91C_TDES_URAD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Unspecified Register Access Detection */</td></tr>
<tr class="memitem:a356e44c04c2779b2937c28397f866ff6" id="r_a356e44c04c2779b2937c28397f866ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a356e44c04c2779b2937c28397f866ff6">AT91C_TDES_URAT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Unspecified Register Access Type Status */</td></tr>
<tr class="memitem:a15c0bbad6ecc8408f80c86435d6d2119" id="r_a15c0bbad6ecc8408f80c86435d6d2119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15c0bbad6ecc8408f80c86435d6d2119">AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (TDES) Input data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode. */</td></tr>
<tr class="memitem:a7e4f2e43b1a0d8c7b7776e6c3a990a76" id="r_a7e4f2e43b1a0d8c7b7776e6c3a990a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e4f2e43b1a0d8c7b7776e6c3a990a76">AT91C_TDES_URAT_OUT_DAT_READ_DATPROC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TDES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td></tr>
<tr class="memitem:aeb9a75af5ee4b87e11a8914badcc654f" id="r_aeb9a75af5ee4b87e11a8914badcc654f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb9a75af5ee4b87e11a8914badcc654f">AT91C_TDES_URAT_MODEREG_WRITE_DATPROC</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (TDES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td></tr>
<tr class="memitem:a32f49bfc9bf5ff33cc2e904ce19a388b" id="r_a32f49bfc9bf5ff33cc2e904ce19a388b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32f49bfc9bf5ff33cc2e904ce19a388b">AT91C_TDES_URAT_WO_REG_READ</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Write-only <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read access. */</td></tr>
<tr class="memitem:a59d48beaedc4723dde35e1da1290c72b" id="r_a59d48beaedc4723dde35e1da1290c72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59d48beaedc4723dde35e1da1290c72b">AT91C_AIC_IVR</a>&#160;&#160;&#160;( 0xFFFFF100 ) /* (AIC) IRQ Vector Register */</td></tr>
<tr class="memitem:a4480f18cb6202e4fca4cfef8f5276705" id="r_a4480f18cb6202e4fca4cfef8f5276705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4480f18cb6202e4fca4cfef8f5276705">AT91C_AIC_SMR</a>&#160;&#160;&#160;( 0xFFFFF000 ) /* (AIC) Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a260f4fef8883877802b9f495afadedef" id="r_a260f4fef8883877802b9f495afadedef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a260f4fef8883877802b9f495afadedef">AT91C_AIC_FVR</a>&#160;&#160;&#160;( 0xFFFFF104 ) /* (AIC) FIQ Vector Register */</td></tr>
<tr class="memitem:a658342079ef86ca02b400bca590157c5" id="r_a658342079ef86ca02b400bca590157c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a658342079ef86ca02b400bca590157c5">AT91C_AIC_DCR</a>&#160;&#160;&#160;( 0xFFFFF138 ) /* (AIC) Debug Control Register (Protect) */</td></tr>
<tr class="memitem:a4b9cd98d7ecaede481636cb8ed07aa3f" id="r_a4b9cd98d7ecaede481636cb8ed07aa3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b9cd98d7ecaede481636cb8ed07aa3f">AT91C_AIC_EOICR</a>&#160;&#160;&#160;( 0xFFFFF130 ) /* (AIC) End of Interrupt Command Register */</td></tr>
<tr class="memitem:a3706014afd66ae5afcfc65bafbb7a856" id="r_a3706014afd66ae5afcfc65bafbb7a856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3706014afd66ae5afcfc65bafbb7a856">AT91C_AIC_SVR</a>&#160;&#160;&#160;( 0xFFFFF080 ) /* (AIC) Source Vector Register */</td></tr>
<tr class="memitem:aa3d9b233ceed49a9659357ad505e03e7" id="r_aa3d9b233ceed49a9659357ad505e03e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3d9b233ceed49a9659357ad505e03e7">AT91C_AIC_FFSR</a>&#160;&#160;&#160;( 0xFFFFF148 ) /* (AIC) Fast Forcing Status Register */</td></tr>
<tr class="memitem:a2ebc1521442e6301cbc1aebe8b6a60fe" id="r_a2ebc1521442e6301cbc1aebe8b6a60fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ebc1521442e6301cbc1aebe8b6a60fe">AT91C_AIC_ICCR</a>&#160;&#160;&#160;( 0xFFFFF128 ) /* (AIC) Interrupt Clear Command Register */</td></tr>
<tr class="memitem:a502b849eb0925da51ea1724bfb9ff675" id="r_a502b849eb0925da51ea1724bfb9ff675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a502b849eb0925da51ea1724bfb9ff675">AT91C_AIC_ISR</a>&#160;&#160;&#160;( 0xFFFFF108 ) /* (AIC) Interrupt Status Register */</td></tr>
<tr class="memitem:aec49d326140f483ce6a51125c04b4c45" id="r_aec49d326140f483ce6a51125c04b4c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec49d326140f483ce6a51125c04b4c45">AT91C_AIC_IMR</a>&#160;&#160;&#160;( 0xFFFFF110 ) /* (AIC) Interrupt Mask Register */</td></tr>
<tr class="memitem:abf803377d831045384c1b12293880e75" id="r_abf803377d831045384c1b12293880e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf803377d831045384c1b12293880e75">AT91C_AIC_IPR</a>&#160;&#160;&#160;( 0xFFFFF10C ) /* (AIC) Interrupt Pending Register */</td></tr>
<tr class="memitem:acac44f7aa3c5256f6d1f2fce7174b45f" id="r_acac44f7aa3c5256f6d1f2fce7174b45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acac44f7aa3c5256f6d1f2fce7174b45f">AT91C_AIC_FFER</a>&#160;&#160;&#160;( 0xFFFFF140 ) /* (AIC) Fast Forcing Enable Register */</td></tr>
<tr class="memitem:ab55840ce00a4bfa54acfd8b74809c71d" id="r_ab55840ce00a4bfa54acfd8b74809c71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab55840ce00a4bfa54acfd8b74809c71d">AT91C_AIC_IECR</a>&#160;&#160;&#160;( 0xFFFFF120 ) /* (AIC) Interrupt Enable Command Register */</td></tr>
<tr class="memitem:a02c05836353c43c959f4588438a09a2e" id="r_a02c05836353c43c959f4588438a09a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02c05836353c43c959f4588438a09a2e">AT91C_AIC_ISCR</a>&#160;&#160;&#160;( 0xFFFFF12C ) /* (AIC) Interrupt Set Command Register */</td></tr>
<tr class="memitem:a79e930ea8ad33613147ad0f0917a90e8" id="r_a79e930ea8ad33613147ad0f0917a90e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79e930ea8ad33613147ad0f0917a90e8">AT91C_AIC_FFDR</a>&#160;&#160;&#160;( 0xFFFFF144 ) /* (AIC) Fast Forcing Disable Register */</td></tr>
<tr class="memitem:a6d5196b096a59a7e16ecb1fb9d87c484" id="r_a6d5196b096a59a7e16ecb1fb9d87c484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d5196b096a59a7e16ecb1fb9d87c484">AT91C_AIC_CISR</a>&#160;&#160;&#160;( 0xFFFFF114 ) /* (AIC) Core Interrupt Status Register */</td></tr>
<tr class="memitem:a1d8f11768ada3d34e3d231ad3256cb2d" id="r_a1d8f11768ada3d34e3d231ad3256cb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d8f11768ada3d34e3d231ad3256cb2d">AT91C_AIC_IDCR</a>&#160;&#160;&#160;( 0xFFFFF124 ) /* (AIC) Interrupt Disable Command Register */</td></tr>
<tr class="memitem:af3ef43da35c21f7decfeee386eefce49" id="r_af3ef43da35c21f7decfeee386eefce49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3ef43da35c21f7decfeee386eefce49">AT91C_AIC_SPU</a>&#160;&#160;&#160;( 0xFFFFF134 ) /* (AIC) Spurious Vector Register */</td></tr>
<tr class="memitem:a41bc9657a3781147caba9eb659c440bd" id="r_a41bc9657a3781147caba9eb659c440bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41bc9657a3781147caba9eb659c440bd">AT91C_DBGU_TCR</a>&#160;&#160;&#160;( 0xFFFFF30C ) /* (PDC_DBGU) Transmit Counter Register */</td></tr>
<tr class="memitem:ab7f706467663bc392173b45df73a764f" id="r_ab7f706467663bc392173b45df73a764f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7f706467663bc392173b45df73a764f">AT91C_DBGU_RNPR</a>&#160;&#160;&#160;( 0xFFFFF310 ) /* (PDC_DBGU) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a2402eba2b61ad0fcc19d11e1711c9d16" id="r_a2402eba2b61ad0fcc19d11e1711c9d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2402eba2b61ad0fcc19d11e1711c9d16">AT91C_DBGU_TNPR</a>&#160;&#160;&#160;( 0xFFFFF318 ) /* (PDC_DBGU) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a1c9e7316fc10820f2bfd2b0516ee960b" id="r_a1c9e7316fc10820f2bfd2b0516ee960b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c9e7316fc10820f2bfd2b0516ee960b">AT91C_DBGU_TPR</a>&#160;&#160;&#160;( 0xFFFFF308 ) /* (PDC_DBGU) Transmit Pointer Register */</td></tr>
<tr class="memitem:a337ce11c82d64e6e573ff40e4d9a0830" id="r_a337ce11c82d64e6e573ff40e4d9a0830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a337ce11c82d64e6e573ff40e4d9a0830">AT91C_DBGU_RPR</a>&#160;&#160;&#160;( 0xFFFFF300 ) /* (PDC_DBGU) Receive Pointer Register */</td></tr>
<tr class="memitem:aa7a36d4facf6efb40dc61a7b6fb9cd54" id="r_aa7a36d4facf6efb40dc61a7b6fb9cd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7a36d4facf6efb40dc61a7b6fb9cd54">AT91C_DBGU_RCR</a>&#160;&#160;&#160;( 0xFFFFF304 ) /* (PDC_DBGU) Receive Counter Register */</td></tr>
<tr class="memitem:a100458251305b7e09f5291651fa42775" id="r_a100458251305b7e09f5291651fa42775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a100458251305b7e09f5291651fa42775">AT91C_DBGU_RNCR</a>&#160;&#160;&#160;( 0xFFFFF314 ) /* (PDC_DBGU) Receive Next Counter Register */</td></tr>
<tr class="memitem:a261fe49a6c0d5a977e0ba8d21bce840b" id="r_a261fe49a6c0d5a977e0ba8d21bce840b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a261fe49a6c0d5a977e0ba8d21bce840b">AT91C_DBGU_PTCR</a>&#160;&#160;&#160;( 0xFFFFF320 ) /* (PDC_DBGU) PDC Transfer Control Register */</td></tr>
<tr class="memitem:abc9bd6435abbf87311d1aba24c24ed5b" id="r_abc9bd6435abbf87311d1aba24c24ed5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc9bd6435abbf87311d1aba24c24ed5b">AT91C_DBGU_PTSR</a>&#160;&#160;&#160;( 0xFFFFF324 ) /* (PDC_DBGU) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a23e6b5020286359a8057ab6ed844bdd9" id="r_a23e6b5020286359a8057ab6ed844bdd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23e6b5020286359a8057ab6ed844bdd9">AT91C_DBGU_TNCR</a>&#160;&#160;&#160;( 0xFFFFF31C ) /* (PDC_DBGU) Transmit Next Counter Register */</td></tr>
<tr class="memitem:ac33341e731c4d35239eda0edfb1c29e2" id="r_ac33341e731c4d35239eda0edfb1c29e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac33341e731c4d35239eda0edfb1c29e2">AT91C_DBGU_EXID</a>&#160;&#160;&#160;( 0xFFFFF244 ) /* (DBGU) Chip ID Extension Register */</td></tr>
<tr class="memitem:aa3b5cb939e2298f254432f550fb463e0" id="r_aa3b5cb939e2298f254432f550fb463e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3b5cb939e2298f254432f550fb463e0">AT91C_DBGU_BRGR</a>&#160;&#160;&#160;( 0xFFFFF220 ) /* (DBGU) Baud Rate Generator Register */</td></tr>
<tr class="memitem:acf568b5e33118d36d873ee727823d67a" id="r_acf568b5e33118d36d873ee727823d67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf568b5e33118d36d873ee727823d67a">AT91C_DBGU_IDR</a>&#160;&#160;&#160;( 0xFFFFF20C ) /* (DBGU) Interrupt Disable Register */</td></tr>
<tr class="memitem:af6aadb08af97abf5e5bc84370188a9fc" id="r_af6aadb08af97abf5e5bc84370188a9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6aadb08af97abf5e5bc84370188a9fc">AT91C_DBGU_CSR</a>&#160;&#160;&#160;( 0xFFFFF214 ) /* (DBGU) Channel Status Register */</td></tr>
<tr class="memitem:a1561878e6e08c6f7ed153c25be310270" id="r_a1561878e6e08c6f7ed153c25be310270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1561878e6e08c6f7ed153c25be310270">AT91C_DBGU_CIDR</a>&#160;&#160;&#160;( 0xFFFFF240 ) /* (DBGU) Chip ID Register */</td></tr>
<tr class="memitem:a7c33929d0f5af7047f9995e7a1e8578c" id="r_a7c33929d0f5af7047f9995e7a1e8578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c33929d0f5af7047f9995e7a1e8578c">AT91C_DBGU_MR</a>&#160;&#160;&#160;( 0xFFFFF204 ) /* (DBGU) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:aac25413834b77b44602de7a3b4fbb4eb" id="r_aac25413834b77b44602de7a3b4fbb4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac25413834b77b44602de7a3b4fbb4eb">AT91C_DBGU_IMR</a>&#160;&#160;&#160;( 0xFFFFF210 ) /* (DBGU) Interrupt Mask Register */</td></tr>
<tr class="memitem:a7fcdca5d607d446eb412ee0fbcb4390f" id="r_a7fcdca5d607d446eb412ee0fbcb4390f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fcdca5d607d446eb412ee0fbcb4390f">AT91C_DBGU_CR</a>&#160;&#160;&#160;( 0xFFFFF200 ) /* (DBGU) Control Register */</td></tr>
<tr class="memitem:a5ab0033ea4e9cff2313119750a92e0f9" id="r_a5ab0033ea4e9cff2313119750a92e0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ab0033ea4e9cff2313119750a92e0f9">AT91C_DBGU_FNTR</a>&#160;&#160;&#160;( 0xFFFFF248 ) /* (DBGU) Force NTRST Register */</td></tr>
<tr class="memitem:ae48c03ce04459be6c814abdfab687665" id="r_ae48c03ce04459be6c814abdfab687665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae48c03ce04459be6c814abdfab687665">AT91C_DBGU_THR</a>&#160;&#160;&#160;( 0xFFFFF21C ) /* (DBGU) Transmitter Holding Register */</td></tr>
<tr class="memitem:af348a2b1a503eb350207ac37a7223e05" id="r_af348a2b1a503eb350207ac37a7223e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af348a2b1a503eb350207ac37a7223e05">AT91C_DBGU_RHR</a>&#160;&#160;&#160;( 0xFFFFF218 ) /* (DBGU) Receiver Holding Register */</td></tr>
<tr class="memitem:ab5eaf17d54f6373dee1cd4bf5c00c438" id="r_ab5eaf17d54f6373dee1cd4bf5c00c438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5eaf17d54f6373dee1cd4bf5c00c438">AT91C_DBGU_IER</a>&#160;&#160;&#160;( 0xFFFFF208 ) /* (DBGU) Interrupt Enable Register */</td></tr>
<tr class="memitem:a7c2600aa7cf94e838b518579ae17682e" id="r_a7c2600aa7cf94e838b518579ae17682e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c2600aa7cf94e838b518579ae17682e">AT91C_PIOA_ODR</a>&#160;&#160;&#160;( 0xFFFFF414 ) /* (PIOA) Output Disable Registerr */</td></tr>
<tr class="memitem:a4ce61ea50f9aa86746d2438faa95c3fd" id="r_a4ce61ea50f9aa86746d2438faa95c3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ce61ea50f9aa86746d2438faa95c3fd">AT91C_PIOA_SODR</a>&#160;&#160;&#160;( 0xFFFFF430 ) /* (PIOA) Set Output Data Register */</td></tr>
<tr class="memitem:ae0cff3319fa040b979a6888f31085928" id="r_ae0cff3319fa040b979a6888f31085928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0cff3319fa040b979a6888f31085928">AT91C_PIOA_ISR</a>&#160;&#160;&#160;( 0xFFFFF44C ) /* (PIOA) Interrupt Status Register */</td></tr>
<tr class="memitem:aabe3c44e2ac75c9b425c87f406679824" id="r_aabe3c44e2ac75c9b425c87f406679824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabe3c44e2ac75c9b425c87f406679824">AT91C_PIOA_ABSR</a>&#160;&#160;&#160;( 0xFFFFF478 ) /* (PIOA) AB Select Status Register */</td></tr>
<tr class="memitem:a2282046182b9d9e56f33e32b84b90c19" id="r_a2282046182b9d9e56f33e32b84b90c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2282046182b9d9e56f33e32b84b90c19">AT91C_PIOA_IER</a>&#160;&#160;&#160;( 0xFFFFF440 ) /* (PIOA) Interrupt Enable Register */</td></tr>
<tr class="memitem:a3baeebe6fac88770c77d797b6048922b" id="r_a3baeebe6fac88770c77d797b6048922b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3baeebe6fac88770c77d797b6048922b">AT91C_PIOA_PPUDR</a>&#160;&#160;&#160;( 0xFFFFF460 ) /* (PIOA) Pull-up Disable Register */</td></tr>
<tr class="memitem:a01f22180c95dde93f1143fccbb251031" id="r_a01f22180c95dde93f1143fccbb251031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01f22180c95dde93f1143fccbb251031">AT91C_PIOA_IMR</a>&#160;&#160;&#160;( 0xFFFFF448 ) /* (PIOA) Interrupt Mask Register */</td></tr>
<tr class="memitem:a93bd0ead4ceb2e8a1f257b31e8c7e14f" id="r_a93bd0ead4ceb2e8a1f257b31e8c7e14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93bd0ead4ceb2e8a1f257b31e8c7e14f">AT91C_PIOA_PER</a>&#160;&#160;&#160;( 0xFFFFF400 ) /* (PIOA) PIO Enable Register */</td></tr>
<tr class="memitem:a0b807513a47a5397bd4c2e8de2eef98a" id="r_a0b807513a47a5397bd4c2e8de2eef98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b807513a47a5397bd4c2e8de2eef98a">AT91C_PIOA_IFDR</a>&#160;&#160;&#160;( 0xFFFFF424 ) /* (PIOA) Input Filter Disable Register */</td></tr>
<tr class="memitem:a472cb7830b1001df23442820aec3b91b" id="r_a472cb7830b1001df23442820aec3b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a472cb7830b1001df23442820aec3b91b">AT91C_PIOA_OWDR</a>&#160;&#160;&#160;( 0xFFFFF4A4 ) /* (PIOA) Output Write Disable Register */</td></tr>
<tr class="memitem:aab89dee17d06a00b53da17c7d9c5dd85" id="r_aab89dee17d06a00b53da17c7d9c5dd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab89dee17d06a00b53da17c7d9c5dd85">AT91C_PIOA_MDSR</a>&#160;&#160;&#160;( 0xFFFFF458 ) /* (PIOA) Multi-driver Status Register */</td></tr>
<tr class="memitem:a8d1fc6d0940a0d04372c172882516c32" id="r_a8d1fc6d0940a0d04372c172882516c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d1fc6d0940a0d04372c172882516c32">AT91C_PIOA_IDR</a>&#160;&#160;&#160;( 0xFFFFF444 ) /* (PIOA) Interrupt Disable Register */</td></tr>
<tr class="memitem:ac75869d5dc9e09776095bb722dde7c5e" id="r_ac75869d5dc9e09776095bb722dde7c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac75869d5dc9e09776095bb722dde7c5e">AT91C_PIOA_ODSR</a>&#160;&#160;&#160;( 0xFFFFF438 ) /* (PIOA) Output Data Status Register */</td></tr>
<tr class="memitem:a57d571c97f9956583716b36e0f85f33a" id="r_a57d571c97f9956583716b36e0f85f33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57d571c97f9956583716b36e0f85f33a">AT91C_PIOA_PPUSR</a>&#160;&#160;&#160;( 0xFFFFF468 ) /* (PIOA) Pull-up Status Register */</td></tr>
<tr class="memitem:a266284ebbfe87e1cbae28c7ffe3e490b" id="r_a266284ebbfe87e1cbae28c7ffe3e490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a266284ebbfe87e1cbae28c7ffe3e490b">AT91C_PIOA_OWSR</a>&#160;&#160;&#160;( 0xFFFFF4A8 ) /* (PIOA) Output Write Status Register */</td></tr>
<tr class="memitem:a8aa900d1f44e460a30758eeaa9a593cc" id="r_a8aa900d1f44e460a30758eeaa9a593cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8aa900d1f44e460a30758eeaa9a593cc">AT91C_PIOA_BSR</a>&#160;&#160;&#160;( 0xFFFFF474 ) /* (PIOA) Select B Register */</td></tr>
<tr class="memitem:a44d571365bcb5ff5e51eed14be4779bd" id="r_a44d571365bcb5ff5e51eed14be4779bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44d571365bcb5ff5e51eed14be4779bd">AT91C_PIOA_OWER</a>&#160;&#160;&#160;( 0xFFFFF4A0 ) /* (PIOA) Output Write Enable Register */</td></tr>
<tr class="memitem:a9145c129d70318b62f4a5c53aeaeac0d" id="r_a9145c129d70318b62f4a5c53aeaeac0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9145c129d70318b62f4a5c53aeaeac0d">AT91C_PIOA_IFER</a>&#160;&#160;&#160;( 0xFFFFF420 ) /* (PIOA) Input Filter Enable Register */</td></tr>
<tr class="memitem:a4592777ecfffcc2626d1db86e00ed1b6" id="r_a4592777ecfffcc2626d1db86e00ed1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4592777ecfffcc2626d1db86e00ed1b6">AT91C_PIOA_PDSR</a>&#160;&#160;&#160;( 0xFFFFF43C ) /* (PIOA) Pin Data Status Register */</td></tr>
<tr class="memitem:a2d040b79be17e0a76ee72ef47b3a091f" id="r_a2d040b79be17e0a76ee72ef47b3a091f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d040b79be17e0a76ee72ef47b3a091f">AT91C_PIOA_PPUER</a>&#160;&#160;&#160;( 0xFFFFF464 ) /* (PIOA) Pull-up Enable Register */</td></tr>
<tr class="memitem:a0911cba099368e416f4f0d4ff9a1d8e4" id="r_a0911cba099368e416f4f0d4ff9a1d8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0911cba099368e416f4f0d4ff9a1d8e4">AT91C_PIOA_OSR</a>&#160;&#160;&#160;( 0xFFFFF418 ) /* (PIOA) Output Status Register */</td></tr>
<tr class="memitem:a8d6d24987acd9d2412e5cf72706a783f" id="r_a8d6d24987acd9d2412e5cf72706a783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d6d24987acd9d2412e5cf72706a783f">AT91C_PIOA_ASR</a>&#160;&#160;&#160;( 0xFFFFF470 ) /* (PIOA) Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="memitem:abc153eace206577541602e757731202f" id="r_abc153eace206577541602e757731202f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc153eace206577541602e757731202f">AT91C_PIOA_MDDR</a>&#160;&#160;&#160;( 0xFFFFF454 ) /* (PIOA) Multi-driver Disable Register */</td></tr>
<tr class="memitem:a5930803de65239492ced9171471a103a" id="r_a5930803de65239492ced9171471a103a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5930803de65239492ced9171471a103a">AT91C_PIOA_CODR</a>&#160;&#160;&#160;( 0xFFFFF434 ) /* (PIOA) Clear Output Data Register */</td></tr>
<tr class="memitem:ad07fc5c8fd1916171d0ca229b741fc63" id="r_ad07fc5c8fd1916171d0ca229b741fc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad07fc5c8fd1916171d0ca229b741fc63">AT91C_PIOA_MDER</a>&#160;&#160;&#160;( 0xFFFFF450 ) /* (PIOA) Multi-driver Enable Register */</td></tr>
<tr class="memitem:a883f9de2546cd5e0fc9d61f8abba8f86" id="r_a883f9de2546cd5e0fc9d61f8abba8f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a883f9de2546cd5e0fc9d61f8abba8f86">AT91C_PIOA_PDR</a>&#160;&#160;&#160;( 0xFFFFF404 ) /* (PIOA) PIO Disable Register */</td></tr>
<tr class="memitem:af786ac9d28aadd31d7da6f38e0da6b6d" id="r_af786ac9d28aadd31d7da6f38e0da6b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af786ac9d28aadd31d7da6f38e0da6b6d">AT91C_PIOA_IFSR</a>&#160;&#160;&#160;( 0xFFFFF428 ) /* (PIOA) Input Filter Status Register */</td></tr>
<tr class="memitem:aa99369c2b219dda0c48740d90f21d939" id="r_aa99369c2b219dda0c48740d90f21d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa99369c2b219dda0c48740d90f21d939">AT91C_PIOA_OER</a>&#160;&#160;&#160;( 0xFFFFF410 ) /* (PIOA) Output Enable Register */</td></tr>
<tr class="memitem:a494cb791cd75cfd5f0de7e87499e4a0a" id="r_a494cb791cd75cfd5f0de7e87499e4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a494cb791cd75cfd5f0de7e87499e4a0a">AT91C_PIOA_PSR</a>&#160;&#160;&#160;( 0xFFFFF408 ) /* (PIOA) PIO Status Register */</td></tr>
<tr class="memitem:aa06d5896721712123b55f734931b643f" id="r_aa06d5896721712123b55f734931b643f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa06d5896721712123b55f734931b643f">AT91C_PIOB_OWDR</a>&#160;&#160;&#160;( 0xFFFFF6A4 ) /* (PIOB) Output Write Disable Register */</td></tr>
<tr class="memitem:a5f90c2835f7dedcc182128f19ed167c9" id="r_a5f90c2835f7dedcc182128f19ed167c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f90c2835f7dedcc182128f19ed167c9">AT91C_PIOB_MDER</a>&#160;&#160;&#160;( 0xFFFFF650 ) /* (PIOB) Multi-driver Enable Register */</td></tr>
<tr class="memitem:a66c782cf5bead1b9fba95efcde18fe42" id="r_a66c782cf5bead1b9fba95efcde18fe42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66c782cf5bead1b9fba95efcde18fe42">AT91C_PIOB_PPUSR</a>&#160;&#160;&#160;( 0xFFFFF668 ) /* (PIOB) Pull-up Status Register */</td></tr>
<tr class="memitem:a9641c37cb03c5deb97d2205a62d29630" id="r_a9641c37cb03c5deb97d2205a62d29630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9641c37cb03c5deb97d2205a62d29630">AT91C_PIOB_IMR</a>&#160;&#160;&#160;( 0xFFFFF648 ) /* (PIOB) Interrupt Mask Register */</td></tr>
<tr class="memitem:ade2307a9d3357f855f7ff19231e9f6b6" id="r_ade2307a9d3357f855f7ff19231e9f6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade2307a9d3357f855f7ff19231e9f6b6">AT91C_PIOB_ASR</a>&#160;&#160;&#160;( 0xFFFFF670 ) /* (PIOB) Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="memitem:a84dcaf1a002a56564be5844c097f6f37" id="r_a84dcaf1a002a56564be5844c097f6f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84dcaf1a002a56564be5844c097f6f37">AT91C_PIOB_PPUDR</a>&#160;&#160;&#160;( 0xFFFFF660 ) /* (PIOB) Pull-up Disable Register */</td></tr>
<tr class="memitem:a99fd3ab55a1a27d6f75fcb9429962199" id="r_a99fd3ab55a1a27d6f75fcb9429962199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99fd3ab55a1a27d6f75fcb9429962199">AT91C_PIOB_PSR</a>&#160;&#160;&#160;( 0xFFFFF608 ) /* (PIOB) PIO Status Register */</td></tr>
<tr class="memitem:aeec8c597a3e5f94adbea7ce348227858" id="r_aeec8c597a3e5f94adbea7ce348227858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeec8c597a3e5f94adbea7ce348227858">AT91C_PIOB_IER</a>&#160;&#160;&#160;( 0xFFFFF640 ) /* (PIOB) Interrupt Enable Register */</td></tr>
<tr class="memitem:ad6fca4658c0e72a90d4e9bb60bc5d4ae" id="r_ad6fca4658c0e72a90d4e9bb60bc5d4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6fca4658c0e72a90d4e9bb60bc5d4ae">AT91C_PIOB_CODR</a>&#160;&#160;&#160;( 0xFFFFF634 ) /* (PIOB) Clear Output Data Register */</td></tr>
<tr class="memitem:a22a7ab7bf7a2f7a507216b11a791a16e" id="r_a22a7ab7bf7a2f7a507216b11a791a16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22a7ab7bf7a2f7a507216b11a791a16e">AT91C_PIOB_OWER</a>&#160;&#160;&#160;( 0xFFFFF6A0 ) /* (PIOB) Output Write Enable Register */</td></tr>
<tr class="memitem:a74ae54edb7551a9fbab56c95dd5b3757" id="r_a74ae54edb7551a9fbab56c95dd5b3757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74ae54edb7551a9fbab56c95dd5b3757">AT91C_PIOB_ABSR</a>&#160;&#160;&#160;( 0xFFFFF678 ) /* (PIOB) AB Select Status Register */</td></tr>
<tr class="memitem:a692d157d36430cc5b0888fff7d7b33b4" id="r_a692d157d36430cc5b0888fff7d7b33b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a692d157d36430cc5b0888fff7d7b33b4">AT91C_PIOB_IFDR</a>&#160;&#160;&#160;( 0xFFFFF624 ) /* (PIOB) Input Filter Disable Register */</td></tr>
<tr class="memitem:a791f7130baaec6f8e8be6160e94b1510" id="r_a791f7130baaec6f8e8be6160e94b1510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a791f7130baaec6f8e8be6160e94b1510">AT91C_PIOB_PDSR</a>&#160;&#160;&#160;( 0xFFFFF63C ) /* (PIOB) Pin Data Status Register */</td></tr>
<tr class="memitem:af6cbac28da0db80bf81b61cc5a3d44d1" id="r_af6cbac28da0db80bf81b61cc5a3d44d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6cbac28da0db80bf81b61cc5a3d44d1">AT91C_PIOB_IDR</a>&#160;&#160;&#160;( 0xFFFFF644 ) /* (PIOB) Interrupt Disable Register */</td></tr>
<tr class="memitem:a522b84a476e08fd38d28d66675ab3d5f" id="r_a522b84a476e08fd38d28d66675ab3d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a522b84a476e08fd38d28d66675ab3d5f">AT91C_PIOB_OWSR</a>&#160;&#160;&#160;( 0xFFFFF6A8 ) /* (PIOB) Output Write Status Register */</td></tr>
<tr class="memitem:afd707f749d764b228a297f7bb2f95cf7" id="r_afd707f749d764b228a297f7bb2f95cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd707f749d764b228a297f7bb2f95cf7">AT91C_PIOB_PDR</a>&#160;&#160;&#160;( 0xFFFFF604 ) /* (PIOB) PIO Disable Register */</td></tr>
<tr class="memitem:a5c6af351cc4ed80d3b2229e4b65c049c" id="r_a5c6af351cc4ed80d3b2229e4b65c049c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c6af351cc4ed80d3b2229e4b65c049c">AT91C_PIOB_ODR</a>&#160;&#160;&#160;( 0xFFFFF614 ) /* (PIOB) Output Disable Registerr */</td></tr>
<tr class="memitem:a44bca93e3f1a16f5318a24e0b017d40a" id="r_a44bca93e3f1a16f5318a24e0b017d40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44bca93e3f1a16f5318a24e0b017d40a">AT91C_PIOB_IFSR</a>&#160;&#160;&#160;( 0xFFFFF628 ) /* (PIOB) Input Filter Status Register */</td></tr>
<tr class="memitem:a3c916135fc6a66cc29aae646ebcc6d5f" id="r_a3c916135fc6a66cc29aae646ebcc6d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c916135fc6a66cc29aae646ebcc6d5f">AT91C_PIOB_PPUER</a>&#160;&#160;&#160;( 0xFFFFF664 ) /* (PIOB) Pull-up Enable Register */</td></tr>
<tr class="memitem:adf646b62f4221bc3ed5df880c63a0391" id="r_adf646b62f4221bc3ed5df880c63a0391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf646b62f4221bc3ed5df880c63a0391">AT91C_PIOB_SODR</a>&#160;&#160;&#160;( 0xFFFFF630 ) /* (PIOB) Set Output Data Register */</td></tr>
<tr class="memitem:a5d30369a8d7dde8c5aaddd75b234fd69" id="r_a5d30369a8d7dde8c5aaddd75b234fd69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d30369a8d7dde8c5aaddd75b234fd69">AT91C_PIOB_ISR</a>&#160;&#160;&#160;( 0xFFFFF64C ) /* (PIOB) Interrupt Status Register */</td></tr>
<tr class="memitem:aa1b7e9eb5ba63ec159f41af4544ba2a7" id="r_aa1b7e9eb5ba63ec159f41af4544ba2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1b7e9eb5ba63ec159f41af4544ba2a7">AT91C_PIOB_ODSR</a>&#160;&#160;&#160;( 0xFFFFF638 ) /* (PIOB) Output Data Status Register */</td></tr>
<tr class="memitem:a75495b044c0e6c95ff7c729cb56870de" id="r_a75495b044c0e6c95ff7c729cb56870de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75495b044c0e6c95ff7c729cb56870de">AT91C_PIOB_OSR</a>&#160;&#160;&#160;( 0xFFFFF618 ) /* (PIOB) Output Status Register */</td></tr>
<tr class="memitem:ac04d2257587401afc7c1b52f1ab85ccc" id="r_ac04d2257587401afc7c1b52f1ab85ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac04d2257587401afc7c1b52f1ab85ccc">AT91C_PIOB_MDSR</a>&#160;&#160;&#160;( 0xFFFFF658 ) /* (PIOB) Multi-driver Status Register */</td></tr>
<tr class="memitem:aea294c1c44eaae458768e43f9242d7b6" id="r_aea294c1c44eaae458768e43f9242d7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea294c1c44eaae458768e43f9242d7b6">AT91C_PIOB_IFER</a>&#160;&#160;&#160;( 0xFFFFF620 ) /* (PIOB) Input Filter Enable Register */</td></tr>
<tr class="memitem:a46ff3ab4c3770d9ece55a3fe1ae39d7c" id="r_a46ff3ab4c3770d9ece55a3fe1ae39d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46ff3ab4c3770d9ece55a3fe1ae39d7c">AT91C_PIOB_BSR</a>&#160;&#160;&#160;( 0xFFFFF674 ) /* (PIOB) Select B Register */</td></tr>
<tr class="memitem:af54402aeb6be3a10686743f37f6fd6ac" id="r_af54402aeb6be3a10686743f37f6fd6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af54402aeb6be3a10686743f37f6fd6ac">AT91C_PIOB_MDDR</a>&#160;&#160;&#160;( 0xFFFFF654 ) /* (PIOB) Multi-driver Disable Register */</td></tr>
<tr class="memitem:ace3802037033ba1d32370f40684709d4" id="r_ace3802037033ba1d32370f40684709d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace3802037033ba1d32370f40684709d4">AT91C_PIOB_OER</a>&#160;&#160;&#160;( 0xFFFFF610 ) /* (PIOB) Output Enable Register */</td></tr>
<tr class="memitem:a5900bb2f5987a8a608044a24725cbdc5" id="r_a5900bb2f5987a8a608044a24725cbdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5900bb2f5987a8a608044a24725cbdc5">AT91C_PIOB_PER</a>&#160;&#160;&#160;( 0xFFFFF600 ) /* (PIOB) PIO Enable Register */</td></tr>
<tr class="memitem:a3d0808992286c8581278c9655a007821" id="r_a3d0808992286c8581278c9655a007821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d0808992286c8581278c9655a007821">AT91C_CKGR_MOR</a>&#160;&#160;&#160;( 0xFFFFFC20 ) /* (CKGR) Main Oscillator Register */</td></tr>
<tr class="memitem:ae67b4d21adfa7322ca97f86a7372b9cd" id="r_ae67b4d21adfa7322ca97f86a7372b9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae67b4d21adfa7322ca97f86a7372b9cd">AT91C_CKGR_PLLR</a>&#160;&#160;&#160;( 0xFFFFFC2C ) /* (CKGR) PLL Register */</td></tr>
<tr class="memitem:ac8f4ff2752cc7fb3b24d4b2a036f8fab" id="r_ac8f4ff2752cc7fb3b24d4b2a036f8fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8f4ff2752cc7fb3b24d4b2a036f8fab">AT91C_CKGR_MCFR</a>&#160;&#160;&#160;( 0xFFFFFC24 ) /* (CKGR) Main Clock  Frequency Register */</td></tr>
<tr class="memitem:abb1458f0e791aef764fdfd762f147874" id="r_abb1458f0e791aef764fdfd762f147874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1458f0e791aef764fdfd762f147874">AT91C_PMC_IDR</a>&#160;&#160;&#160;( 0xFFFFFC64 ) /* (PMC) Interrupt Disable Register */</td></tr>
<tr class="memitem:a51eb37fbaf5750d3e97aa86cebc88c1e" id="r_a51eb37fbaf5750d3e97aa86cebc88c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51eb37fbaf5750d3e97aa86cebc88c1e">AT91C_PMC_MOR</a>&#160;&#160;&#160;( 0xFFFFFC20 ) /* (PMC) Main Oscillator Register */</td></tr>
<tr class="memitem:ae50e3b1a9b5c04f26f656d5e1e631d15" id="r_ae50e3b1a9b5c04f26f656d5e1e631d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae50e3b1a9b5c04f26f656d5e1e631d15">AT91C_PMC_PLLR</a>&#160;&#160;&#160;( 0xFFFFFC2C ) /* (PMC) PLL Register */</td></tr>
<tr class="memitem:a4a25b7100b143d46b7eab974f8f383af" id="r_a4a25b7100b143d46b7eab974f8f383af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a25b7100b143d46b7eab974f8f383af">AT91C_PMC_PCER</a>&#160;&#160;&#160;( 0xFFFFFC10 ) /* (PMC) Peripheral Clock Enable Register */</td></tr>
<tr class="memitem:a1d09bf3616f0ec2c9fa6b85eff2a97d6" id="r_a1d09bf3616f0ec2c9fa6b85eff2a97d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d09bf3616f0ec2c9fa6b85eff2a97d6">AT91C_PMC_PCKR</a>&#160;&#160;&#160;( 0xFFFFFC40 ) /* (PMC) Programmable Clock Register */</td></tr>
<tr class="memitem:abb85fb0075508332e1fde3b0141a1f77" id="r_abb85fb0075508332e1fde3b0141a1f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb85fb0075508332e1fde3b0141a1f77">AT91C_PMC_MCKR</a>&#160;&#160;&#160;( 0xFFFFFC30 ) /* (PMC) Master Clock Register */</td></tr>
<tr class="memitem:a87bc88b19d5789ec85a38c66d4ebd0f3" id="r_a87bc88b19d5789ec85a38c66d4ebd0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87bc88b19d5789ec85a38c66d4ebd0f3">AT91C_PMC_SCDR</a>&#160;&#160;&#160;( 0xFFFFFC04 ) /* (PMC) System Clock Disable Register */</td></tr>
<tr class="memitem:a4221f74fe26f80f7001a68f3b3428587" id="r_a4221f74fe26f80f7001a68f3b3428587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4221f74fe26f80f7001a68f3b3428587">AT91C_PMC_PCDR</a>&#160;&#160;&#160;( 0xFFFFFC14 ) /* (PMC) Peripheral Clock Disable Register */</td></tr>
<tr class="memitem:a37faefdfe5ec7ef841972e1fc1877d5e" id="r_a37faefdfe5ec7ef841972e1fc1877d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37faefdfe5ec7ef841972e1fc1877d5e">AT91C_PMC_SCSR</a>&#160;&#160;&#160;( 0xFFFFFC08 ) /* (PMC) System Clock Status Register */</td></tr>
<tr class="memitem:a45941ff78c1aa2bce656679d88dcc6f1" id="r_a45941ff78c1aa2bce656679d88dcc6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45941ff78c1aa2bce656679d88dcc6f1">AT91C_PMC_PCSR</a>&#160;&#160;&#160;( 0xFFFFFC18 ) /* (PMC) Peripheral Clock Status Register */</td></tr>
<tr class="memitem:a24111130e9e504b91bb2d642578e5a89" id="r_a24111130e9e504b91bb2d642578e5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24111130e9e504b91bb2d642578e5a89">AT91C_PMC_MCFR</a>&#160;&#160;&#160;( 0xFFFFFC24 ) /* (PMC) Main Clock  Frequency Register */</td></tr>
<tr class="memitem:a1088f086d92d3ac3ad028428e29b2144" id="r_a1088f086d92d3ac3ad028428e29b2144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1088f086d92d3ac3ad028428e29b2144">AT91C_PMC_SCER</a>&#160;&#160;&#160;( 0xFFFFFC00 ) /* (PMC) System Clock Enable Register */</td></tr>
<tr class="memitem:a8a5b425ea5993ada144b8945aaeb01b9" id="r_a8a5b425ea5993ada144b8945aaeb01b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a5b425ea5993ada144b8945aaeb01b9">AT91C_PMC_IMR</a>&#160;&#160;&#160;( 0xFFFFFC6C ) /* (PMC) Interrupt Mask Register */</td></tr>
<tr class="memitem:ae13d5394223291f9364fb14552d4771c" id="r_ae13d5394223291f9364fb14552d4771c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae13d5394223291f9364fb14552d4771c">AT91C_PMC_IER</a>&#160;&#160;&#160;( 0xFFFFFC60 ) /* (PMC) Interrupt Enable Register */</td></tr>
<tr class="memitem:a6b5b2d1ea05554869d89a3a2fc6bcd4e" id="r_a6b5b2d1ea05554869d89a3a2fc6bcd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b5b2d1ea05554869d89a3a2fc6bcd4e">AT91C_PMC_SR</a>&#160;&#160;&#160;( 0xFFFFFC68 ) /* (PMC) Status Register */</td></tr>
<tr class="memitem:aa8414408466eaac0fcf732684368f7b0" id="r_aa8414408466eaac0fcf732684368f7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8414408466eaac0fcf732684368f7b0">AT91C_RSTC_RCR</a>&#160;&#160;&#160;( 0xFFFFFD00 ) /* (RSTC) Reset Control Register */</td></tr>
<tr class="memitem:ad82c9e23066554637f65bc863f35a0e6" id="r_ad82c9e23066554637f65bc863f35a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad82c9e23066554637f65bc863f35a0e6">AT91C_RSTC_RMR</a>&#160;&#160;&#160;( 0xFFFFFD08 ) /* (RSTC) Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a3e6d4b6d0e39356bf52e12e2fb982e8f" id="r_a3e6d4b6d0e39356bf52e12e2fb982e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e6d4b6d0e39356bf52e12e2fb982e8f">AT91C_RSTC_RSR</a>&#160;&#160;&#160;( 0xFFFFFD04 ) /* (RSTC) Reset Status Register */</td></tr>
<tr class="memitem:aabc2e8ffc38e2582b71bf4647f592b34" id="r_aabc2e8ffc38e2582b71bf4647f592b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabc2e8ffc38e2582b71bf4647f592b34">AT91C_RTTC_RTSR</a>&#160;&#160;&#160;( 0xFFFFFD2C ) /* (RTTC) Real-time Status Register */</td></tr>
<tr class="memitem:a5c5f38be61b98909c5794acc970d3559" id="r_a5c5f38be61b98909c5794acc970d3559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c5f38be61b98909c5794acc970d3559">AT91C_RTTC_RTMR</a>&#160;&#160;&#160;( 0xFFFFFD20 ) /* (RTTC) Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a09cf6a8ffec373af5be6af2bbe4a2b46" id="r_a09cf6a8ffec373af5be6af2bbe4a2b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09cf6a8ffec373af5be6af2bbe4a2b46">AT91C_RTTC_RTVR</a>&#160;&#160;&#160;( 0xFFFFFD28 ) /* (RTTC) Real-time Value Register */</td></tr>
<tr class="memitem:a18e3408b2bf0d11fdfc3311c376c7f66" id="r_a18e3408b2bf0d11fdfc3311c376c7f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e3408b2bf0d11fdfc3311c376c7f66">AT91C_RTTC_RTAR</a>&#160;&#160;&#160;( 0xFFFFFD24 ) /* (RTTC) Real-time Alarm Register */</td></tr>
<tr class="memitem:a5d9918c6442157386a416a8002a3353a" id="r_a5d9918c6442157386a416a8002a3353a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d9918c6442157386a416a8002a3353a">AT91C_PITC_PIVR</a>&#160;&#160;&#160;( 0xFFFFFD38 ) /* (PITC) Period Interval Value Register */</td></tr>
<tr class="memitem:a50f548a213ce527e05272128827d1a96" id="r_a50f548a213ce527e05272128827d1a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50f548a213ce527e05272128827d1a96">AT91C_PITC_PISR</a>&#160;&#160;&#160;( 0xFFFFFD34 ) /* (PITC) Period Interval Status Register */</td></tr>
<tr class="memitem:a38c7f20272da9adc377b5061f1614ccb" id="r_a38c7f20272da9adc377b5061f1614ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38c7f20272da9adc377b5061f1614ccb">AT91C_PITC_PIIR</a>&#160;&#160;&#160;( 0xFFFFFD3C ) /* (PITC) Period Interval Image Register */</td></tr>
<tr class="memitem:ade8e662cf6facc2d3f6afe46362b823f" id="r_ade8e662cf6facc2d3f6afe46362b823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade8e662cf6facc2d3f6afe46362b823f">AT91C_PITC_PIMR</a>&#160;&#160;&#160;( 0xFFFFFD30 ) /* (PITC) Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:afc2e9f8d797399fc2a9a92330c1feea1" id="r_afc2e9f8d797399fc2a9a92330c1feea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc2e9f8d797399fc2a9a92330c1feea1">AT91C_WDTC_WDCR</a>&#160;&#160;&#160;( 0xFFFFFD40 ) /* (WDTC) Watchdog Control Register */</td></tr>
<tr class="memitem:af678a558e212a430e97466a931248b0b" id="r_af678a558e212a430e97466a931248b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af678a558e212a430e97466a931248b0b">AT91C_WDTC_WDSR</a>&#160;&#160;&#160;( 0xFFFFFD48 ) /* (WDTC) Watchdog Status Register */</td></tr>
<tr class="memitem:a0ca679be254c23a41dc8c04f78d4a6f4" id="r_a0ca679be254c23a41dc8c04f78d4a6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ca679be254c23a41dc8c04f78d4a6f4">AT91C_WDTC_WDMR</a>&#160;&#160;&#160;( 0xFFFFFD44 ) /* (WDTC) Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a4f52028aab7283bbb6db66b4b2c0c6d1" id="r_a4f52028aab7283bbb6db66b4b2c0c6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f52028aab7283bbb6db66b4b2c0c6d1">AT91C_VREG_MR</a>&#160;&#160;&#160;( 0xFFFFFD60 ) /* (VREG) Voltage Regulator <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a9480f757dc1ab0a0e8c285f24a916e9d" id="r_a9480f757dc1ab0a0e8c285f24a916e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9480f757dc1ab0a0e8c285f24a916e9d">AT91C_MC_ASR</a>&#160;&#160;&#160;( 0xFFFFFF04 ) /* (MC) MC Abort Status Register */</td></tr>
<tr class="memitem:a084308496085ed2e8c3446577bf6a64c" id="r_a084308496085ed2e8c3446577bf6a64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a084308496085ed2e8c3446577bf6a64c">AT91C_MC_RCR</a>&#160;&#160;&#160;( 0xFFFFFF00 ) /* (MC) MC Remap Control Register */</td></tr>
<tr class="memitem:af36778483b430da5720ab5bc879c8a8b" id="r_af36778483b430da5720ab5bc879c8a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af36778483b430da5720ab5bc879c8a8b">AT91C_MC_FCR</a>&#160;&#160;&#160;( 0xFFFFFF64 ) /* (MC) MC Flash Command Register */</td></tr>
<tr class="memitem:af25be4608f5dec5cbf21293f1557a2f2" id="r_af25be4608f5dec5cbf21293f1557a2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af25be4608f5dec5cbf21293f1557a2f2">AT91C_MC_AASR</a>&#160;&#160;&#160;( 0xFFFFFF08 ) /* (MC) MC Abort Address Status Register */</td></tr>
<tr class="memitem:a4dc79ee02e20eba4cbaa71e2fd7e4434" id="r_a4dc79ee02e20eba4cbaa71e2fd7e4434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4dc79ee02e20eba4cbaa71e2fd7e4434">AT91C_MC_FSR</a>&#160;&#160;&#160;( 0xFFFFFF68 ) /* (MC) MC Flash Status Register */</td></tr>
<tr class="memitem:a1ce0bfd4f4c60d6f0f2ba7033823ba11" id="r_a1ce0bfd4f4c60d6f0f2ba7033823ba11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ce0bfd4f4c60d6f0f2ba7033823ba11">AT91C_MC_FMR</a>&#160;&#160;&#160;( 0xFFFFFF60 ) /* (MC) MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a2cc18ff208feed1fe2d5eda30fcf7b24" id="r_a2cc18ff208feed1fe2d5eda30fcf7b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cc18ff208feed1fe2d5eda30fcf7b24">AT91C_SPI1_PTCR</a>&#160;&#160;&#160;( 0xFFFE4120 ) /* (PDC_SPI1) PDC Transfer Control Register */</td></tr>
<tr class="memitem:a7d501b334959785a82f08a465a000e3c" id="r_a7d501b334959785a82f08a465a000e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d501b334959785a82f08a465a000e3c">AT91C_SPI1_RPR</a>&#160;&#160;&#160;( 0xFFFE4100 ) /* (PDC_SPI1) Receive Pointer Register */</td></tr>
<tr class="memitem:aa302e419534f873ed006756a31c7e5ea" id="r_aa302e419534f873ed006756a31c7e5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa302e419534f873ed006756a31c7e5ea">AT91C_SPI1_TNCR</a>&#160;&#160;&#160;( 0xFFFE411C ) /* (PDC_SPI1) Transmit Next Counter Register */</td></tr>
<tr class="memitem:a71a813694166035dc6a8375076ede77d" id="r_a71a813694166035dc6a8375076ede77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71a813694166035dc6a8375076ede77d">AT91C_SPI1_TPR</a>&#160;&#160;&#160;( 0xFFFE4108 ) /* (PDC_SPI1) Transmit Pointer Register */</td></tr>
<tr class="memitem:a1cd73ca1d063e42aafce7231484c46ac" id="r_a1cd73ca1d063e42aafce7231484c46ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cd73ca1d063e42aafce7231484c46ac">AT91C_SPI1_TNPR</a>&#160;&#160;&#160;( 0xFFFE4118 ) /* (PDC_SPI1) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a03d30d145fab1903c1f2a52f8b968c35" id="r_a03d30d145fab1903c1f2a52f8b968c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03d30d145fab1903c1f2a52f8b968c35">AT91C_SPI1_TCR</a>&#160;&#160;&#160;( 0xFFFE410C ) /* (PDC_SPI1) Transmit Counter Register */</td></tr>
<tr class="memitem:ade6c76f8589bcc1f63b9b0c9d8015f98" id="r_ade6c76f8589bcc1f63b9b0c9d8015f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade6c76f8589bcc1f63b9b0c9d8015f98">AT91C_SPI1_RCR</a>&#160;&#160;&#160;( 0xFFFE4104 ) /* (PDC_SPI1) Receive Counter Register */</td></tr>
<tr class="memitem:af98661b11ed9a3a28903695c0f9959e9" id="r_af98661b11ed9a3a28903695c0f9959e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af98661b11ed9a3a28903695c0f9959e9">AT91C_SPI1_RNPR</a>&#160;&#160;&#160;( 0xFFFE4110 ) /* (PDC_SPI1) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a7473ffad5de350410848d17696e9ebe1" id="r_a7473ffad5de350410848d17696e9ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7473ffad5de350410848d17696e9ebe1">AT91C_SPI1_RNCR</a>&#160;&#160;&#160;( 0xFFFE4114 ) /* (PDC_SPI1) Receive Next Counter Register */</td></tr>
<tr class="memitem:ab1c47b47adf78f34658aeafd2a11b201" id="r_ab1c47b47adf78f34658aeafd2a11b201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1c47b47adf78f34658aeafd2a11b201">AT91C_SPI1_PTSR</a>&#160;&#160;&#160;( 0xFFFE4124 ) /* (PDC_SPI1) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a68748385b5cf46c66428bbf7f4d48b42" id="r_a68748385b5cf46c66428bbf7f4d48b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68748385b5cf46c66428bbf7f4d48b42">AT91C_SPI1_IMR</a>&#160;&#160;&#160;( 0xFFFE401C ) /* (SPI1) Interrupt Mask Register */</td></tr>
<tr class="memitem:adadec3a70db57a422239c631a6c95937" id="r_adadec3a70db57a422239c631a6c95937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adadec3a70db57a422239c631a6c95937">AT91C_SPI1_IER</a>&#160;&#160;&#160;( 0xFFFE4014 ) /* (SPI1) Interrupt Enable Register */</td></tr>
<tr class="memitem:a2a9bb9e85e374b5708696ec7957a47fd" id="r_a2a9bb9e85e374b5708696ec7957a47fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a9bb9e85e374b5708696ec7957a47fd">AT91C_SPI1_MR</a>&#160;&#160;&#160;( 0xFFFE4004 ) /* (SPI1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a52039ad3e72047cc1dc2e60cfc6270b5" id="r_a52039ad3e72047cc1dc2e60cfc6270b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52039ad3e72047cc1dc2e60cfc6270b5">AT91C_SPI1_RDR</a>&#160;&#160;&#160;( 0xFFFE4008 ) /* (SPI1) Receive Data Register */</td></tr>
<tr class="memitem:acf4e6d8392adafc9a93f2d2f40a8e4aa" id="r_acf4e6d8392adafc9a93f2d2f40a8e4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf4e6d8392adafc9a93f2d2f40a8e4aa">AT91C_SPI1_IDR</a>&#160;&#160;&#160;( 0xFFFE4018 ) /* (SPI1) Interrupt Disable Register */</td></tr>
<tr class="memitem:a31ae308ed1bf8190c4bde1e65e2b7f63" id="r_a31ae308ed1bf8190c4bde1e65e2b7f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31ae308ed1bf8190c4bde1e65e2b7f63">AT91C_SPI1_SR</a>&#160;&#160;&#160;( 0xFFFE4010 ) /* (SPI1) Status Register */</td></tr>
<tr class="memitem:a3aae3adb144b7d79bbaffe9531b20166" id="r_a3aae3adb144b7d79bbaffe9531b20166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3aae3adb144b7d79bbaffe9531b20166">AT91C_SPI1_TDR</a>&#160;&#160;&#160;( 0xFFFE400C ) /* (SPI1) Transmit Data Register */</td></tr>
<tr class="memitem:ab1a0e64105ac31b94c3847fbef7dcc20" id="r_ab1a0e64105ac31b94c3847fbef7dcc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1a0e64105ac31b94c3847fbef7dcc20">AT91C_SPI1_CR</a>&#160;&#160;&#160;( 0xFFFE4000 ) /* (SPI1) Control Register */</td></tr>
<tr class="memitem:a9d6bd26a2a0059a96fe4a9f5c02f9fba" id="r_a9d6bd26a2a0059a96fe4a9f5c02f9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d6bd26a2a0059a96fe4a9f5c02f9fba">AT91C_SPI1_CSR</a>&#160;&#160;&#160;( 0xFFFE4030 ) /* (SPI1) Chip Select Register */</td></tr>
<tr class="memitem:afa6c2b59191bb6f9c1091abd4cac22c6" id="r_afa6c2b59191bb6f9c1091abd4cac22c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa6c2b59191bb6f9c1091abd4cac22c6">AT91C_SPI0_PTCR</a>&#160;&#160;&#160;( 0xFFFE0120 ) /* (PDC_SPI0) PDC Transfer Control Register */</td></tr>
<tr class="memitem:ae664c566250a6a7c3345d2ddcf4b6812" id="r_ae664c566250a6a7c3345d2ddcf4b6812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae664c566250a6a7c3345d2ddcf4b6812">AT91C_SPI0_TPR</a>&#160;&#160;&#160;( 0xFFFE0108 ) /* (PDC_SPI0) Transmit Pointer Register */</td></tr>
<tr class="memitem:ab5bbdf31a175430f576341844046ba88" id="r_ab5bbdf31a175430f576341844046ba88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5bbdf31a175430f576341844046ba88">AT91C_SPI0_TCR</a>&#160;&#160;&#160;( 0xFFFE010C ) /* (PDC_SPI0) Transmit Counter Register */</td></tr>
<tr class="memitem:a6d708fe317133c9380e7c959e2877f60" id="r_a6d708fe317133c9380e7c959e2877f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d708fe317133c9380e7c959e2877f60">AT91C_SPI0_RCR</a>&#160;&#160;&#160;( 0xFFFE0104 ) /* (PDC_SPI0) Receive Counter Register */</td></tr>
<tr class="memitem:a0f99f8f33d09c9f810c819d9318fb63e" id="r_a0f99f8f33d09c9f810c819d9318fb63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f99f8f33d09c9f810c819d9318fb63e">AT91C_SPI0_PTSR</a>&#160;&#160;&#160;( 0xFFFE0124 ) /* (PDC_SPI0) PDC Transfer Status Register */</td></tr>
<tr class="memitem:aa04332b3979b3b66b39664e23a620e9c" id="r_aa04332b3979b3b66b39664e23a620e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa04332b3979b3b66b39664e23a620e9c">AT91C_SPI0_RNPR</a>&#160;&#160;&#160;( 0xFFFE0110 ) /* (PDC_SPI0) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a05128afe2bbe7513ef3ccd367c486a9f" id="r_a05128afe2bbe7513ef3ccd367c486a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05128afe2bbe7513ef3ccd367c486a9f">AT91C_SPI0_RPR</a>&#160;&#160;&#160;( 0xFFFE0100 ) /* (PDC_SPI0) Receive Pointer Register */</td></tr>
<tr class="memitem:aa9b3243651c75e0d32497c4585749a15" id="r_aa9b3243651c75e0d32497c4585749a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9b3243651c75e0d32497c4585749a15">AT91C_SPI0_TNCR</a>&#160;&#160;&#160;( 0xFFFE011C ) /* (PDC_SPI0) Transmit Next Counter Register */</td></tr>
<tr class="memitem:ab9146298dcc075277c807413dc180301" id="r_ab9146298dcc075277c807413dc180301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9146298dcc075277c807413dc180301">AT91C_SPI0_RNCR</a>&#160;&#160;&#160;( 0xFFFE0114 ) /* (PDC_SPI0) Receive Next Counter Register */</td></tr>
<tr class="memitem:a44a27b07eb24d074b6dae493913b3c9c" id="r_a44a27b07eb24d074b6dae493913b3c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44a27b07eb24d074b6dae493913b3c9c">AT91C_SPI0_TNPR</a>&#160;&#160;&#160;( 0xFFFE0118 ) /* (PDC_SPI0) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:aadc516894c76b80ac3e523cbd38da15a" id="r_aadc516894c76b80ac3e523cbd38da15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadc516894c76b80ac3e523cbd38da15a">AT91C_SPI0_IER</a>&#160;&#160;&#160;( 0xFFFE0014 ) /* (SPI0) Interrupt Enable Register */</td></tr>
<tr class="memitem:ab855295715655f9586ee0464e78e1b95" id="r_ab855295715655f9586ee0464e78e1b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab855295715655f9586ee0464e78e1b95">AT91C_SPI0_SR</a>&#160;&#160;&#160;( 0xFFFE0010 ) /* (SPI0) Status Register */</td></tr>
<tr class="memitem:afcb2a34777dde59debdcdad9ca6f1506" id="r_afcb2a34777dde59debdcdad9ca6f1506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afcb2a34777dde59debdcdad9ca6f1506">AT91C_SPI0_IDR</a>&#160;&#160;&#160;( 0xFFFE0018 ) /* (SPI0) Interrupt Disable Register */</td></tr>
<tr class="memitem:a9d2d5a236ed6a7dbe5a9cef55667755e" id="r_a9d2d5a236ed6a7dbe5a9cef55667755e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d2d5a236ed6a7dbe5a9cef55667755e">AT91C_SPI0_CR</a>&#160;&#160;&#160;( 0xFFFE0000 ) /* (SPI0) Control Register */</td></tr>
<tr class="memitem:a0668ba855a666b19651ac6a8043dafcb" id="r_a0668ba855a666b19651ac6a8043dafcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0668ba855a666b19651ac6a8043dafcb">AT91C_SPI0_MR</a>&#160;&#160;&#160;( 0xFFFE0004 ) /* (SPI0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:af33e46647c8c86307fa7d747956f3f8d" id="r_af33e46647c8c86307fa7d747956f3f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af33e46647c8c86307fa7d747956f3f8d">AT91C_SPI0_IMR</a>&#160;&#160;&#160;( 0xFFFE001C ) /* (SPI0) Interrupt Mask Register */</td></tr>
<tr class="memitem:a5a635376c74ccc2eb816c51a9d1357d0" id="r_a5a635376c74ccc2eb816c51a9d1357d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a635376c74ccc2eb816c51a9d1357d0">AT91C_SPI0_TDR</a>&#160;&#160;&#160;( 0xFFFE000C ) /* (SPI0) Transmit Data Register */</td></tr>
<tr class="memitem:a03487d0ff861ff0d23fba7e724ea1582" id="r_a03487d0ff861ff0d23fba7e724ea1582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03487d0ff861ff0d23fba7e724ea1582">AT91C_SPI0_RDR</a>&#160;&#160;&#160;( 0xFFFE0008 ) /* (SPI0) Receive Data Register */</td></tr>
<tr class="memitem:a82dfdd3a4e4e8407b612214a5b4b494e" id="r_a82dfdd3a4e4e8407b612214a5b4b494e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82dfdd3a4e4e8407b612214a5b4b494e">AT91C_SPI0_CSR</a>&#160;&#160;&#160;( 0xFFFE0030 ) /* (SPI0) Chip Select Register */</td></tr>
<tr class="memitem:af48f2dff20474c8c9a223beab727ca7a" id="r_af48f2dff20474c8c9a223beab727ca7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af48f2dff20474c8c9a223beab727ca7a">AT91C_US1_RNCR</a>&#160;&#160;&#160;( 0xFFFC4114 ) /* (PDC_US1) Receive Next Counter Register */</td></tr>
<tr class="memitem:a0321db964bde1db2f00018ab0767b893" id="r_a0321db964bde1db2f00018ab0767b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0321db964bde1db2f00018ab0767b893">AT91C_US1_PTCR</a>&#160;&#160;&#160;( 0xFFFC4120 ) /* (PDC_US1) PDC Transfer Control Register */</td></tr>
<tr class="memitem:a5ac408528d521e4e4b8c813855ad908b" id="r_a5ac408528d521e4e4b8c813855ad908b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ac408528d521e4e4b8c813855ad908b">AT91C_US1_TCR</a>&#160;&#160;&#160;( 0xFFFC410C ) /* (PDC_US1) Transmit Counter Register */</td></tr>
<tr class="memitem:ac8bcc58a8a75d09ee4bc0e8914be6af1" id="r_ac8bcc58a8a75d09ee4bc0e8914be6af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8bcc58a8a75d09ee4bc0e8914be6af1">AT91C_US1_PTSR</a>&#160;&#160;&#160;( 0xFFFC4124 ) /* (PDC_US1) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a015371076e034d328e679f3fa6b8bb94" id="r_a015371076e034d328e679f3fa6b8bb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a015371076e034d328e679f3fa6b8bb94">AT91C_US1_TNPR</a>&#160;&#160;&#160;( 0xFFFC4118 ) /* (PDC_US1) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ae7bc9a61b4311410067210fe5be6cf4e" id="r_ae7bc9a61b4311410067210fe5be6cf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7bc9a61b4311410067210fe5be6cf4e">AT91C_US1_RCR</a>&#160;&#160;&#160;( 0xFFFC4104 ) /* (PDC_US1) Receive Counter Register */</td></tr>
<tr class="memitem:a7ae00f6533a59997f3410cff4baa34f3" id="r_a7ae00f6533a59997f3410cff4baa34f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ae00f6533a59997f3410cff4baa34f3">AT91C_US1_RNPR</a>&#160;&#160;&#160;( 0xFFFC4110 ) /* (PDC_US1) Receive Next Pointer Register */</td></tr>
<tr class="memitem:aa310bed7d45bfe16684c8bf25f3efee7" id="r_aa310bed7d45bfe16684c8bf25f3efee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa310bed7d45bfe16684c8bf25f3efee7">AT91C_US1_RPR</a>&#160;&#160;&#160;( 0xFFFC4100 ) /* (PDC_US1) Receive Pointer Register */</td></tr>
<tr class="memitem:a1917b9252da7a7ba72f3ba9c4a31621d" id="r_a1917b9252da7a7ba72f3ba9c4a31621d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1917b9252da7a7ba72f3ba9c4a31621d">AT91C_US1_TNCR</a>&#160;&#160;&#160;( 0xFFFC411C ) /* (PDC_US1) Transmit Next Counter Register */</td></tr>
<tr class="memitem:aa39b07d921ad67044b6bd587a5bb5e4d" id="r_aa39b07d921ad67044b6bd587a5bb5e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa39b07d921ad67044b6bd587a5bb5e4d">AT91C_US1_TPR</a>&#160;&#160;&#160;( 0xFFFC4108 ) /* (PDC_US1) Transmit Pointer Register */</td></tr>
<tr class="memitem:ae1d05b2c8d6badfca979db9a8802be8e" id="r_ae1d05b2c8d6badfca979db9a8802be8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1d05b2c8d6badfca979db9a8802be8e">AT91C_US1_IF</a>&#160;&#160;&#160;( 0xFFFC404C ) /* (US1) IRDA_FILTER Register */</td></tr>
<tr class="memitem:a19c4762d433ac3a9ad23ed80fd8984f3" id="r_a19c4762d433ac3a9ad23ed80fd8984f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19c4762d433ac3a9ad23ed80fd8984f3">AT91C_US1_NER</a>&#160;&#160;&#160;( 0xFFFC4044 ) /* (US1) Nb Errors Register */</td></tr>
<tr class="memitem:a3580e23d8e44cce7286834378b9bebf9" id="r_a3580e23d8e44cce7286834378b9bebf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3580e23d8e44cce7286834378b9bebf9">AT91C_US1_RTOR</a>&#160;&#160;&#160;( 0xFFFC4024 ) /* (US1) Receiver Time-out Register */</td></tr>
<tr class="memitem:a1f2daa04e941f4f6dab81453467dfa9f" id="r_a1f2daa04e941f4f6dab81453467dfa9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f2daa04e941f4f6dab81453467dfa9f">AT91C_US1_CSR</a>&#160;&#160;&#160;( 0xFFFC4014 ) /* (US1) Channel Status Register */</td></tr>
<tr class="memitem:ad6013f9d9db0531caae86476c7c535f2" id="r_ad6013f9d9db0531caae86476c7c535f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6013f9d9db0531caae86476c7c535f2">AT91C_US1_IDR</a>&#160;&#160;&#160;( 0xFFFC400C ) /* (US1) Interrupt Disable Register */</td></tr>
<tr class="memitem:a217b096eb2058c2233fdd0863005a100" id="r_a217b096eb2058c2233fdd0863005a100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a217b096eb2058c2233fdd0863005a100">AT91C_US1_IER</a>&#160;&#160;&#160;( 0xFFFC4008 ) /* (US1) Interrupt Enable Register */</td></tr>
<tr class="memitem:a8c656e638af7231ef0e8a7eb91606e51" id="r_a8c656e638af7231ef0e8a7eb91606e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c656e638af7231ef0e8a7eb91606e51">AT91C_US1_THR</a>&#160;&#160;&#160;( 0xFFFC401C ) /* (US1) Transmitter Holding Register */</td></tr>
<tr class="memitem:ac2a9703d1ccbfbf02efcbb24c780a78b" id="r_ac2a9703d1ccbfbf02efcbb24c780a78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2a9703d1ccbfbf02efcbb24c780a78b">AT91C_US1_TTGR</a>&#160;&#160;&#160;( 0xFFFC4028 ) /* (US1) Transmitter Time-guard Register */</td></tr>
<tr class="memitem:aa6cfe7f0e690577826727939c28f61c7" id="r_aa6cfe7f0e690577826727939c28f61c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6cfe7f0e690577826727939c28f61c7">AT91C_US1_RHR</a>&#160;&#160;&#160;( 0xFFFC4018 ) /* (US1) Receiver Holding Register */</td></tr>
<tr class="memitem:ae1b540599d25fd3e08e7796a4abad209" id="r_ae1b540599d25fd3e08e7796a4abad209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1b540599d25fd3e08e7796a4abad209">AT91C_US1_BRGR</a>&#160;&#160;&#160;( 0xFFFC4020 ) /* (US1) Baud Rate Generator Register */</td></tr>
<tr class="memitem:a015e3681835f62cb310135951a0b3b34" id="r_a015e3681835f62cb310135951a0b3b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a015e3681835f62cb310135951a0b3b34">AT91C_US1_IMR</a>&#160;&#160;&#160;( 0xFFFC4010 ) /* (US1) Interrupt Mask Register */</td></tr>
<tr class="memitem:a474dacf039451dbc1dd95647bf180710" id="r_a474dacf039451dbc1dd95647bf180710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a474dacf039451dbc1dd95647bf180710">AT91C_US1_FIDI</a>&#160;&#160;&#160;( 0xFFFC4040 ) /* (US1) FI_DI_Ratio Register */</td></tr>
<tr class="memitem:a0ba13116cdbdc38c28a7947cb6e07208" id="r_a0ba13116cdbdc38c28a7947cb6e07208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ba13116cdbdc38c28a7947cb6e07208">AT91C_US1_CR</a>&#160;&#160;&#160;( 0xFFFC4000 ) /* (US1) Control Register */</td></tr>
<tr class="memitem:ac540adfcc59587e54b9e92d889019bb3" id="r_ac540adfcc59587e54b9e92d889019bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac540adfcc59587e54b9e92d889019bb3">AT91C_US1_MR</a>&#160;&#160;&#160;( 0xFFFC4004 ) /* (US1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a1dff1393bfe24b37d2ffbbc026c18d5e" id="r_a1dff1393bfe24b37d2ffbbc026c18d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dff1393bfe24b37d2ffbbc026c18d5e">AT91C_US0_TNPR</a>&#160;&#160;&#160;( 0xFFFC0118 ) /* (PDC_US0) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ad4379d54617a5f94d3f21a07320bbd3a" id="r_ad4379d54617a5f94d3f21a07320bbd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4379d54617a5f94d3f21a07320bbd3a">AT91C_US0_RNPR</a>&#160;&#160;&#160;( 0xFFFC0110 ) /* (PDC_US0) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a7c094c55fdb12ebd74ff16ee05837ee8" id="r_a7c094c55fdb12ebd74ff16ee05837ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c094c55fdb12ebd74ff16ee05837ee8">AT91C_US0_TCR</a>&#160;&#160;&#160;( 0xFFFC010C ) /* (PDC_US0) Transmit Counter Register */</td></tr>
<tr class="memitem:adf3341465bd017c325b8202870f51a87" id="r_adf3341465bd017c325b8202870f51a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf3341465bd017c325b8202870f51a87">AT91C_US0_PTCR</a>&#160;&#160;&#160;( 0xFFFC0120 ) /* (PDC_US0) PDC Transfer Control Register */</td></tr>
<tr class="memitem:acd8b3f85323b001581da09ac44b51ba0" id="r_acd8b3f85323b001581da09ac44b51ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd8b3f85323b001581da09ac44b51ba0">AT91C_US0_PTSR</a>&#160;&#160;&#160;( 0xFFFC0124 ) /* (PDC_US0) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a3dfa7d709c1cdd2118badd3d86dbef05" id="r_a3dfa7d709c1cdd2118badd3d86dbef05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dfa7d709c1cdd2118badd3d86dbef05">AT91C_US0_TNCR</a>&#160;&#160;&#160;( 0xFFFC011C ) /* (PDC_US0) Transmit Next Counter Register */</td></tr>
<tr class="memitem:a53cfafd838c21b78b9da1d82f664729a" id="r_a53cfafd838c21b78b9da1d82f664729a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53cfafd838c21b78b9da1d82f664729a">AT91C_US0_TPR</a>&#160;&#160;&#160;( 0xFFFC0108 ) /* (PDC_US0) Transmit Pointer Register */</td></tr>
<tr class="memitem:afb42edcfe4420c1741c67a6fcc1c7940" id="r_afb42edcfe4420c1741c67a6fcc1c7940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb42edcfe4420c1741c67a6fcc1c7940">AT91C_US0_RCR</a>&#160;&#160;&#160;( 0xFFFC0104 ) /* (PDC_US0) Receive Counter Register */</td></tr>
<tr class="memitem:a8d76d048d064cb8b1bda38d6b9225e8b" id="r_a8d76d048d064cb8b1bda38d6b9225e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d76d048d064cb8b1bda38d6b9225e8b">AT91C_US0_RPR</a>&#160;&#160;&#160;( 0xFFFC0100 ) /* (PDC_US0) Receive Pointer Register */</td></tr>
<tr class="memitem:a299bd61c801130a2bd54a9759ceed79a" id="r_a299bd61c801130a2bd54a9759ceed79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a299bd61c801130a2bd54a9759ceed79a">AT91C_US0_RNCR</a>&#160;&#160;&#160;( 0xFFFC0114 ) /* (PDC_US0) Receive Next Counter Register */</td></tr>
<tr class="memitem:a26bb61f30f66cf9e74945c0fe6c8081d" id="r_a26bb61f30f66cf9e74945c0fe6c8081d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26bb61f30f66cf9e74945c0fe6c8081d">AT91C_US0_BRGR</a>&#160;&#160;&#160;( 0xFFFC0020 ) /* (US0) Baud Rate Generator Register */</td></tr>
<tr class="memitem:a0a64d545337665b0f1391160faaaced6" id="r_a0a64d545337665b0f1391160faaaced6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a64d545337665b0f1391160faaaced6">AT91C_US0_NER</a>&#160;&#160;&#160;( 0xFFFC0044 ) /* (US0) Nb Errors Register */</td></tr>
<tr class="memitem:aeec6376a574c77da0d274a1fcbfa3326" id="r_aeec6376a574c77da0d274a1fcbfa3326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeec6376a574c77da0d274a1fcbfa3326">AT91C_US0_CR</a>&#160;&#160;&#160;( 0xFFFC0000 ) /* (US0) Control Register */</td></tr>
<tr class="memitem:ab60291422f5f68fd0a3fb2cb0ada51ee" id="r_ab60291422f5f68fd0a3fb2cb0ada51ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab60291422f5f68fd0a3fb2cb0ada51ee">AT91C_US0_IMR</a>&#160;&#160;&#160;( 0xFFFC0010 ) /* (US0) Interrupt Mask Register */</td></tr>
<tr class="memitem:a76e6e7e7a078af79d274422696176a91" id="r_a76e6e7e7a078af79d274422696176a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76e6e7e7a078af79d274422696176a91">AT91C_US0_FIDI</a>&#160;&#160;&#160;( 0xFFFC0040 ) /* (US0) FI_DI_Ratio Register */</td></tr>
<tr class="memitem:adb0859b2f4e268443144c8a12372740b" id="r_adb0859b2f4e268443144c8a12372740b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb0859b2f4e268443144c8a12372740b">AT91C_US0_TTGR</a>&#160;&#160;&#160;( 0xFFFC0028 ) /* (US0) Transmitter Time-guard Register */</td></tr>
<tr class="memitem:a6adc45bea5fc4a45ea9ba09cf6072683" id="r_a6adc45bea5fc4a45ea9ba09cf6072683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6adc45bea5fc4a45ea9ba09cf6072683">AT91C_US0_MR</a>&#160;&#160;&#160;( 0xFFFC0004 ) /* (US0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a8f5751a6d87eb133bad4228b999269ea" id="r_a8f5751a6d87eb133bad4228b999269ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f5751a6d87eb133bad4228b999269ea">AT91C_US0_RTOR</a>&#160;&#160;&#160;( 0xFFFC0024 ) /* (US0) Receiver Time-out Register */</td></tr>
<tr class="memitem:adf9eee205e881a7a9820a7448f65be88" id="r_adf9eee205e881a7a9820a7448f65be88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf9eee205e881a7a9820a7448f65be88">AT91C_US0_CSR</a>&#160;&#160;&#160;( 0xFFFC0014 ) /* (US0) Channel Status Register */</td></tr>
<tr class="memitem:a56934e1cafe3743d3953503124783e23" id="r_a56934e1cafe3743d3953503124783e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56934e1cafe3743d3953503124783e23">AT91C_US0_RHR</a>&#160;&#160;&#160;( 0xFFFC0018 ) /* (US0) Receiver Holding Register */</td></tr>
<tr class="memitem:a8fd2674d21225f8229f75558597722f4" id="r_a8fd2674d21225f8229f75558597722f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fd2674d21225f8229f75558597722f4">AT91C_US0_IDR</a>&#160;&#160;&#160;( 0xFFFC000C ) /* (US0) Interrupt Disable Register */</td></tr>
<tr class="memitem:a0e435f536bb1948c1e97ca5e3b6133e0" id="r_a0e435f536bb1948c1e97ca5e3b6133e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e435f536bb1948c1e97ca5e3b6133e0">AT91C_US0_THR</a>&#160;&#160;&#160;( 0xFFFC001C ) /* (US0) Transmitter Holding Register */</td></tr>
<tr class="memitem:aafeaab3c273a4901d0c1ce6e27290623" id="r_aafeaab3c273a4901d0c1ce6e27290623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafeaab3c273a4901d0c1ce6e27290623">AT91C_US0_IF</a>&#160;&#160;&#160;( 0xFFFC004C ) /* (US0) IRDA_FILTER Register */</td></tr>
<tr class="memitem:ad9e151567643bac9188d546ec8c83ad9" id="r_ad9e151567643bac9188d546ec8c83ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9e151567643bac9188d546ec8c83ad9">AT91C_US0_IER</a>&#160;&#160;&#160;( 0xFFFC0008 ) /* (US0) Interrupt Enable Register */</td></tr>
<tr class="memitem:a53a7501045baecf8bd01c013dbe4c104" id="r_a53a7501045baecf8bd01c013dbe4c104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53a7501045baecf8bd01c013dbe4c104">AT91C_SSC_TNCR</a>&#160;&#160;&#160;( 0xFFFD411C ) /* (PDC_SSC) Transmit Next Counter Register */</td></tr>
<tr class="memitem:a10a6157b682e8d9170a7bd9b6b4288d3" id="r_a10a6157b682e8d9170a7bd9b6b4288d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10a6157b682e8d9170a7bd9b6b4288d3">AT91C_SSC_RPR</a>&#160;&#160;&#160;( 0xFFFD4100 ) /* (PDC_SSC) Receive Pointer Register */</td></tr>
<tr class="memitem:a44508da72adc9ed12b256afe132dbc17" id="r_a44508da72adc9ed12b256afe132dbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44508da72adc9ed12b256afe132dbc17">AT91C_SSC_RNCR</a>&#160;&#160;&#160;( 0xFFFD4114 ) /* (PDC_SSC) Receive Next Counter Register */</td></tr>
<tr class="memitem:a191a1106602f2d19c81e78c28cc8d588" id="r_a191a1106602f2d19c81e78c28cc8d588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a191a1106602f2d19c81e78c28cc8d588">AT91C_SSC_TPR</a>&#160;&#160;&#160;( 0xFFFD4108 ) /* (PDC_SSC) Transmit Pointer Register */</td></tr>
<tr class="memitem:aa5f6f7b779df4fc5f6289e6209187608" id="r_aa5f6f7b779df4fc5f6289e6209187608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5f6f7b779df4fc5f6289e6209187608">AT91C_SSC_PTCR</a>&#160;&#160;&#160;( 0xFFFD4120 ) /* (PDC_SSC) PDC Transfer Control Register */</td></tr>
<tr class="memitem:a287e7b0b1d4ffecd1d8c407481606f98" id="r_a287e7b0b1d4ffecd1d8c407481606f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a287e7b0b1d4ffecd1d8c407481606f98">AT91C_SSC_TCR</a>&#160;&#160;&#160;( 0xFFFD410C ) /* (PDC_SSC) Transmit Counter Register */</td></tr>
<tr class="memitem:a71cf421c0ff89108292103d07f9eebde" id="r_a71cf421c0ff89108292103d07f9eebde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71cf421c0ff89108292103d07f9eebde">AT91C_SSC_RCR</a>&#160;&#160;&#160;( 0xFFFD4104 ) /* (PDC_SSC) Receive Counter Register */</td></tr>
<tr class="memitem:a853daa41885819130b99a0e2214615ab" id="r_a853daa41885819130b99a0e2214615ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a853daa41885819130b99a0e2214615ab">AT91C_SSC_RNPR</a>&#160;&#160;&#160;( 0xFFFD4110 ) /* (PDC_SSC) Receive Next Pointer Register */</td></tr>
<tr class="memitem:aacda54a58a6d6706619c1d6088877fe1" id="r_aacda54a58a6d6706619c1d6088877fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacda54a58a6d6706619c1d6088877fe1">AT91C_SSC_TNPR</a>&#160;&#160;&#160;( 0xFFFD4118 ) /* (PDC_SSC) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a3ba2486c2064b7dd2b3506e37b19972d" id="r_a3ba2486c2064b7dd2b3506e37b19972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ba2486c2064b7dd2b3506e37b19972d">AT91C_SSC_PTSR</a>&#160;&#160;&#160;( 0xFFFD4124 ) /* (PDC_SSC) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a89baf0bfdb0f0cda250d7caf61eee506" id="r_a89baf0bfdb0f0cda250d7caf61eee506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89baf0bfdb0f0cda250d7caf61eee506">AT91C_SSC_RHR</a>&#160;&#160;&#160;( 0xFFFD4020 ) /* (SSC) Receive Holding Register */</td></tr>
<tr class="memitem:aa5c99a0a45b091b298df7b19aead869b" id="r_aa5c99a0a45b091b298df7b19aead869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5c99a0a45b091b298df7b19aead869b">AT91C_SSC_RSHR</a>&#160;&#160;&#160;( 0xFFFD4030 ) /* (SSC) Receive Sync Holding Register */</td></tr>
<tr class="memitem:a604bc5ab5abb66756a3907e2fb829386" id="r_a604bc5ab5abb66756a3907e2fb829386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a604bc5ab5abb66756a3907e2fb829386">AT91C_SSC_TFMR</a>&#160;&#160;&#160;( 0xFFFD401C ) /* (SSC) Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a3e22415070eb929134f1e8136d65e2b3" id="r_a3e22415070eb929134f1e8136d65e2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e22415070eb929134f1e8136d65e2b3">AT91C_SSC_IDR</a>&#160;&#160;&#160;( 0xFFFD4048 ) /* (SSC) Interrupt Disable Register */</td></tr>
<tr class="memitem:a4124d482012bea78bc1653ade8742848" id="r_a4124d482012bea78bc1653ade8742848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4124d482012bea78bc1653ade8742848">AT91C_SSC_THR</a>&#160;&#160;&#160;( 0xFFFD4024 ) /* (SSC) Transmit Holding Register */</td></tr>
<tr class="memitem:ad4f7d43082ad7dee0c1af567fdd19dbf" id="r_ad4f7d43082ad7dee0c1af567fdd19dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4f7d43082ad7dee0c1af567fdd19dbf">AT91C_SSC_RCMR</a>&#160;&#160;&#160;( 0xFFFD4010 ) /* (SSC) Receive Clock ModeRegister */</td></tr>
<tr class="memitem:a0c71849c66d910b2327e91ec53be2d5f" id="r_a0c71849c66d910b2327e91ec53be2d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c71849c66d910b2327e91ec53be2d5f">AT91C_SSC_IER</a>&#160;&#160;&#160;( 0xFFFD4044 ) /* (SSC) Interrupt Enable Register */</td></tr>
<tr class="memitem:ade6190d9f20f8c615c1eeee3a69333a8" id="r_ade6190d9f20f8c615c1eeee3a69333a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade6190d9f20f8c615c1eeee3a69333a8">AT91C_SSC_TSHR</a>&#160;&#160;&#160;( 0xFFFD4034 ) /* (SSC) Transmit Sync Holding Register */</td></tr>
<tr class="memitem:a4cccd19cfbd79fa795a21c2d3c4aefaa" id="r_a4cccd19cfbd79fa795a21c2d3c4aefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cccd19cfbd79fa795a21c2d3c4aefaa">AT91C_SSC_SR</a>&#160;&#160;&#160;( 0xFFFD4040 ) /* (SSC) Status Register */</td></tr>
<tr class="memitem:ae95efd136a149d3364e1c0407514f4fc" id="r_ae95efd136a149d3364e1c0407514f4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae95efd136a149d3364e1c0407514f4fc">AT91C_SSC_CMR</a>&#160;&#160;&#160;( 0xFFFD4004 ) /* (SSC) Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a36a9a8eb55f9f87b90d335d2281a2417" id="r_a36a9a8eb55f9f87b90d335d2281a2417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36a9a8eb55f9f87b90d335d2281a2417">AT91C_SSC_TCMR</a>&#160;&#160;&#160;( 0xFFFD4018 ) /* (SSC) Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a263bd24754999d5ecd4a2394ebe9454a" id="r_a263bd24754999d5ecd4a2394ebe9454a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a263bd24754999d5ecd4a2394ebe9454a">AT91C_SSC_CR</a>&#160;&#160;&#160;( 0xFFFD4000 ) /* (SSC) Control Register */</td></tr>
<tr class="memitem:a6cef16080bfc99d378574efe37d4b842" id="r_a6cef16080bfc99d378574efe37d4b842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cef16080bfc99d378574efe37d4b842">AT91C_SSC_IMR</a>&#160;&#160;&#160;( 0xFFFD404C ) /* (SSC) Interrupt Mask Register */</td></tr>
<tr class="memitem:adb294d06149c386bd8c826ca841f729b" id="r_adb294d06149c386bd8c826ca841f729b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb294d06149c386bd8c826ca841f729b">AT91C_SSC_RFMR</a>&#160;&#160;&#160;( 0xFFFD4014 ) /* (SSC) Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:adfb146945a6be80740b8b6ffaf553de5" id="r_adfb146945a6be80740b8b6ffaf553de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfb146945a6be80740b8b6ffaf553de5">AT91C_TWI_IER</a>&#160;&#160;&#160;( 0xFFFB8024 ) /* (TWI) Interrupt Enable Register */</td></tr>
<tr class="memitem:ab70866fe6980485abdc71436c4c666e3" id="r_ab70866fe6980485abdc71436c4c666e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab70866fe6980485abdc71436c4c666e3">AT91C_TWI_CR</a>&#160;&#160;&#160;( 0xFFFB8000 ) /* (TWI) Control Register */</td></tr>
<tr class="memitem:a35551b8aa5276e34c0c2db4fb32bbc38" id="r_a35551b8aa5276e34c0c2db4fb32bbc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35551b8aa5276e34c0c2db4fb32bbc38">AT91C_TWI_SR</a>&#160;&#160;&#160;( 0xFFFB8020 ) /* (TWI) Status Register */</td></tr>
<tr class="memitem:a8064786a95cc468d45e9f7037d6ad7c0" id="r_a8064786a95cc468d45e9f7037d6ad7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8064786a95cc468d45e9f7037d6ad7c0">AT91C_TWI_IMR</a>&#160;&#160;&#160;( 0xFFFB802C ) /* (TWI) Interrupt Mask Register */</td></tr>
<tr class="memitem:a552888d871fec466c05478ee2042b2ec" id="r_a552888d871fec466c05478ee2042b2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a552888d871fec466c05478ee2042b2ec">AT91C_TWI_THR</a>&#160;&#160;&#160;( 0xFFFB8034 ) /* (TWI) Transmit Holding Register */</td></tr>
<tr class="memitem:aa6bbe1d04237ac95769ee7165ceb2e88" id="r_aa6bbe1d04237ac95769ee7165ceb2e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6bbe1d04237ac95769ee7165ceb2e88">AT91C_TWI_IDR</a>&#160;&#160;&#160;( 0xFFFB8028 ) /* (TWI) Interrupt Disable Register */</td></tr>
<tr class="memitem:a3602dbdfaf7fe8915c8da17025bcce49" id="r_a3602dbdfaf7fe8915c8da17025bcce49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3602dbdfaf7fe8915c8da17025bcce49">AT91C_TWI_IADR</a>&#160;&#160;&#160;( 0xFFFB800C ) /* (TWI) Internal Address Register */</td></tr>
<tr class="memitem:ab5fb1fb425f6ef83633501ea421a7973" id="r_ab5fb1fb425f6ef83633501ea421a7973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5fb1fb425f6ef83633501ea421a7973">AT91C_TWI_MMR</a>&#160;&#160;&#160;( 0xFFFB8004 ) /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:af7b5a89edfd261b24b258e2730938593" id="r_af7b5a89edfd261b24b258e2730938593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7b5a89edfd261b24b258e2730938593">AT91C_TWI_CWGR</a>&#160;&#160;&#160;( 0xFFFB8010 ) /* (TWI) Clock Waveform Generator Register */</td></tr>
<tr class="memitem:aad7ee683b465e9e8ff024444b87ffb09" id="r_aad7ee683b465e9e8ff024444b87ffb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad7ee683b465e9e8ff024444b87ffb09">AT91C_TWI_RHR</a>&#160;&#160;&#160;( 0xFFFB8030 ) /* (TWI) Receive Holding Register */</td></tr>
<tr class="memitem:a915acc240487778b99f3e303e95b0935" id="r_a915acc240487778b99f3e303e95b0935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a915acc240487778b99f3e303e95b0935">AT91C_PWMC_CH3_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC270 ) /* (PWMC_CH3) Channel Update Register */</td></tr>
<tr class="memitem:a15112cd084e065033413c5f6785ee541" id="r_a15112cd084e065033413c5f6785ee541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15112cd084e065033413c5f6785ee541">AT91C_PWMC_CH3_Reserved</a>&#160;&#160;&#160;( 0xFFFCC274 ) /* (PWMC_CH3) Reserved */</td></tr>
<tr class="memitem:a7778deca77864dd09acddb9162e167a8" id="r_a7778deca77864dd09acddb9162e167a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7778deca77864dd09acddb9162e167a8">AT91C_PWMC_CH3_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC268 ) /* (PWMC_CH3) Channel Period Register */</td></tr>
<tr class="memitem:a8dfa995191cce3441d3b7f3297456191" id="r_a8dfa995191cce3441d3b7f3297456191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dfa995191cce3441d3b7f3297456191">AT91C_PWMC_CH3_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC264 ) /* (PWMC_CH3) Channel Duty Cycle Register */</td></tr>
<tr class="memitem:a124fc7b03f5d2a89bef9af3b0c5fa3d8" id="r_a124fc7b03f5d2a89bef9af3b0c5fa3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a124fc7b03f5d2a89bef9af3b0c5fa3d8">AT91C_PWMC_CH3_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC26C ) /* (PWMC_CH3) Channel Counter Register */</td></tr>
<tr class="memitem:a431c9fa2f5860f1961f9e606ac9e74a7" id="r_a431c9fa2f5860f1961f9e606ac9e74a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a431c9fa2f5860f1961f9e606ac9e74a7">AT91C_PWMC_CH3_CMR</a>&#160;&#160;&#160;( 0xFFFCC260 ) /* (PWMC_CH3) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ad06043e1478867fefe7b1e845abce62b" id="r_ad06043e1478867fefe7b1e845abce62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad06043e1478867fefe7b1e845abce62b">AT91C_PWMC_CH2_Reserved</a>&#160;&#160;&#160;( 0xFFFCC254 ) /* (PWMC_CH2) Reserved */</td></tr>
<tr class="memitem:a32347890c4851b3406ce936398e39432" id="r_a32347890c4851b3406ce936398e39432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32347890c4851b3406ce936398e39432">AT91C_PWMC_CH2_CMR</a>&#160;&#160;&#160;( 0xFFFCC240 ) /* (PWMC_CH2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a209cc49c7a258c24ee6a9a0d479aa8ac" id="r_a209cc49c7a258c24ee6a9a0d479aa8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a209cc49c7a258c24ee6a9a0d479aa8ac">AT91C_PWMC_CH2_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC24C ) /* (PWMC_CH2) Channel Counter Register */</td></tr>
<tr class="memitem:a7fadf4844d900392e5ed49050542c6b8" id="r_a7fadf4844d900392e5ed49050542c6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fadf4844d900392e5ed49050542c6b8">AT91C_PWMC_CH2_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC248 ) /* (PWMC_CH2) Channel Period Register */</td></tr>
<tr class="memitem:ababcd11fb7412ba08cbb402f2e52de25" id="r_ababcd11fb7412ba08cbb402f2e52de25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ababcd11fb7412ba08cbb402f2e52de25">AT91C_PWMC_CH2_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC250 ) /* (PWMC_CH2) Channel Update Register */</td></tr>
<tr class="memitem:a92c3c03a51e3e7f79f6ee18fc8bcf76f" id="r_a92c3c03a51e3e7f79f6ee18fc8bcf76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92c3c03a51e3e7f79f6ee18fc8bcf76f">AT91C_PWMC_CH2_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC244 ) /* (PWMC_CH2) Channel Duty Cycle Register */</td></tr>
<tr class="memitem:adb0fb5fe2ce827523d1c1007fb85e443" id="r_adb0fb5fe2ce827523d1c1007fb85e443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb0fb5fe2ce827523d1c1007fb85e443">AT91C_PWMC_CH1_Reserved</a>&#160;&#160;&#160;( 0xFFFCC234 ) /* (PWMC_CH1) Reserved */</td></tr>
<tr class="memitem:a7a826ed8802943535fa7c4b326f146a0" id="r_a7a826ed8802943535fa7c4b326f146a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a826ed8802943535fa7c4b326f146a0">AT91C_PWMC_CH1_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC230 ) /* (PWMC_CH1) Channel Update Register */</td></tr>
<tr class="memitem:aff63953e62e0fc883f37c6228c3c60f8" id="r_aff63953e62e0fc883f37c6228c3c60f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff63953e62e0fc883f37c6228c3c60f8">AT91C_PWMC_CH1_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC228 ) /* (PWMC_CH1) Channel Period Register */</td></tr>
<tr class="memitem:a785a86474dd34cda12cac953d4f728a8" id="r_a785a86474dd34cda12cac953d4f728a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a785a86474dd34cda12cac953d4f728a8">AT91C_PWMC_CH1_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC22C ) /* (PWMC_CH1) Channel Counter Register */</td></tr>
<tr class="memitem:a856d2141138eb7946859750ef7d8ab6c" id="r_a856d2141138eb7946859750ef7d8ab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a856d2141138eb7946859750ef7d8ab6c">AT91C_PWMC_CH1_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC224 ) /* (PWMC_CH1) Channel Duty Cycle Register */</td></tr>
<tr class="memitem:a9bb93db0c57925fa32d2a2e214a5e1b6" id="r_a9bb93db0c57925fa32d2a2e214a5e1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bb93db0c57925fa32d2a2e214a5e1b6">AT91C_PWMC_CH1_CMR</a>&#160;&#160;&#160;( 0xFFFCC220 ) /* (PWMC_CH1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a14caa17444f312f3cd3e264381822a27" id="r_a14caa17444f312f3cd3e264381822a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14caa17444f312f3cd3e264381822a27">AT91C_PWMC_CH0_Reserved</a>&#160;&#160;&#160;( 0xFFFCC214 ) /* (PWMC_CH0) Reserved */</td></tr>
<tr class="memitem:aaffd46275f079b2bc5568bbe87c676ff" id="r_aaffd46275f079b2bc5568bbe87c676ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaffd46275f079b2bc5568bbe87c676ff">AT91C_PWMC_CH0_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC208 ) /* (PWMC_CH0) Channel Period Register */</td></tr>
<tr class="memitem:ace3bf9bfb3d4eb9c97a43161be908867" id="r_ace3bf9bfb3d4eb9c97a43161be908867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace3bf9bfb3d4eb9c97a43161be908867">AT91C_PWMC_CH0_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC204 ) /* (PWMC_CH0) Channel Duty Cycle Register */</td></tr>
<tr class="memitem:a553675e94a17042b594cc5b6421ed123" id="r_a553675e94a17042b594cc5b6421ed123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a553675e94a17042b594cc5b6421ed123">AT91C_PWMC_CH0_CMR</a>&#160;&#160;&#160;( 0xFFFCC200 ) /* (PWMC_CH0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a9a372aa7bc8694c8316aa79402caaa46" id="r_a9a372aa7bc8694c8316aa79402caaa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a372aa7bc8694c8316aa79402caaa46">AT91C_PWMC_CH0_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC210 ) /* (PWMC_CH0) Channel Update Register */</td></tr>
<tr class="memitem:a12a3982752e349fccc0ce61caa58c2ee" id="r_a12a3982752e349fccc0ce61caa58c2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12a3982752e349fccc0ce61caa58c2ee">AT91C_PWMC_CH0_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC20C ) /* (PWMC_CH0) Channel Counter Register */</td></tr>
<tr class="memitem:abae5ad1dbcedf38d254c63f0cbf33dfc" id="r_abae5ad1dbcedf38d254c63f0cbf33dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abae5ad1dbcedf38d254c63f0cbf33dfc">AT91C_PWMC_IDR</a>&#160;&#160;&#160;( 0xFFFCC014 ) /* (PWMC) PWMC Interrupt Disable Register */</td></tr>
<tr class="memitem:a46b3482eea9839c7c0cb5b46981c25ee" id="r_a46b3482eea9839c7c0cb5b46981c25ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46b3482eea9839c7c0cb5b46981c25ee">AT91C_PWMC_DIS</a>&#160;&#160;&#160;( 0xFFFCC008 ) /* (PWMC) PWMC Disable Register */</td></tr>
<tr class="memitem:a5748102c4fa746762dabc4b81b1d2028" id="r_a5748102c4fa746762dabc4b81b1d2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5748102c4fa746762dabc4b81b1d2028">AT91C_PWMC_IER</a>&#160;&#160;&#160;( 0xFFFCC010 ) /* (PWMC) PWMC Interrupt Enable Register */</td></tr>
<tr class="memitem:a4deef43514fe6c052050cb67979421c7" id="r_a4deef43514fe6c052050cb67979421c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4deef43514fe6c052050cb67979421c7">AT91C_PWMC_VR</a>&#160;&#160;&#160;( 0xFFFCC0FC ) /* (PWMC) PWMC Version Register */</td></tr>
<tr class="memitem:a501d561efa98cdc2d1e92d45995baabf" id="r_a501d561efa98cdc2d1e92d45995baabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a501d561efa98cdc2d1e92d45995baabf">AT91C_PWMC_ISR</a>&#160;&#160;&#160;( 0xFFFCC01C ) /* (PWMC) PWMC Interrupt Status Register */</td></tr>
<tr class="memitem:afc443b3aad4ece9b474689b297d1fe6d" id="r_afc443b3aad4ece9b474689b297d1fe6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc443b3aad4ece9b474689b297d1fe6d">AT91C_PWMC_SR</a>&#160;&#160;&#160;( 0xFFFCC00C ) /* (PWMC) PWMC Status Register */</td></tr>
<tr class="memitem:af52294ff74025db434e4cd82eb504863" id="r_af52294ff74025db434e4cd82eb504863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af52294ff74025db434e4cd82eb504863">AT91C_PWMC_IMR</a>&#160;&#160;&#160;( 0xFFFCC018 ) /* (PWMC) PWMC Interrupt Mask Register */</td></tr>
<tr class="memitem:a1677fa23df0aebce419d3ed6f916cd55" id="r_a1677fa23df0aebce419d3ed6f916cd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1677fa23df0aebce419d3ed6f916cd55">AT91C_PWMC_MR</a>&#160;&#160;&#160;( 0xFFFCC000 ) /* (PWMC) PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a349c6cdf8efd599be9aad642d5947897" id="r_a349c6cdf8efd599be9aad642d5947897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a349c6cdf8efd599be9aad642d5947897">AT91C_PWMC_ENA</a>&#160;&#160;&#160;( 0xFFFCC004 ) /* (PWMC) PWMC Enable Register */</td></tr>
<tr class="memitem:abb0413f682922a58ea1e83fe006b0439" id="r_abb0413f682922a58ea1e83fe006b0439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb0413f682922a58ea1e83fe006b0439">AT91C_UDP_IMR</a>&#160;&#160;&#160;( 0xFFFB0018 ) /* (UDP) Interrupt Mask Register */</td></tr>
<tr class="memitem:a1bb6a6bdaff5f26292c04974054a4a55" id="r_a1bb6a6bdaff5f26292c04974054a4a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bb6a6bdaff5f26292c04974054a4a55">AT91C_UDP_FADDR</a>&#160;&#160;&#160;( 0xFFFB0008 ) /* (UDP) Function Address Register */</td></tr>
<tr class="memitem:a825cf8db29e1346a4655ba9e4042073c" id="r_a825cf8db29e1346a4655ba9e4042073c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a825cf8db29e1346a4655ba9e4042073c">AT91C_UDP_NUM</a>&#160;&#160;&#160;( 0xFFFB0000 ) /* (UDP) Frame Number Register */</td></tr>
<tr class="memitem:a6a7f64596e71787c3efefff101b5e4e9" id="r_a6a7f64596e71787c3efefff101b5e4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a7f64596e71787c3efefff101b5e4e9">AT91C_UDP_FDR</a>&#160;&#160;&#160;( 0xFFFB0050 ) /* (UDP) Endpoint FIFO Data Register */</td></tr>
<tr class="memitem:a823df82602fcb595b04c9a5235f7bd68" id="r_a823df82602fcb595b04c9a5235f7bd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a823df82602fcb595b04c9a5235f7bd68">AT91C_UDP_ISR</a>&#160;&#160;&#160;( 0xFFFB001C ) /* (UDP) Interrupt Status Register */</td></tr>
<tr class="memitem:af73c7ae5c085b4fa6b20700ccb0bf189" id="r_af73c7ae5c085b4fa6b20700ccb0bf189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af73c7ae5c085b4fa6b20700ccb0bf189">AT91C_UDP_CSR</a>&#160;&#160;&#160;( 0xFFFB0030 ) /* (UDP) Endpoint Control and Status Register */</td></tr>
<tr class="memitem:abaaf8614402eded1295065e638ef4905" id="r_abaaf8614402eded1295065e638ef4905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abaaf8614402eded1295065e638ef4905">AT91C_UDP_IDR</a>&#160;&#160;&#160;( 0xFFFB0014 ) /* (UDP) Interrupt Disable Register */</td></tr>
<tr class="memitem:a0cd67205ffcc66f514740b7cacc95c4f" id="r_a0cd67205ffcc66f514740b7cacc95c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cd67205ffcc66f514740b7cacc95c4f">AT91C_UDP_ICR</a>&#160;&#160;&#160;( 0xFFFB0020 ) /* (UDP) Interrupt Clear Register */</td></tr>
<tr class="memitem:a19e8a3d4c6e02916b80873505969f35e" id="r_a19e8a3d4c6e02916b80873505969f35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19e8a3d4c6e02916b80873505969f35e">AT91C_UDP_RSTEP</a>&#160;&#160;&#160;( 0xFFFB0028 ) /* (UDP) Reset Endpoint Register */</td></tr>
<tr class="memitem:a45e8217bcf08f51bb492afbca3799fda" id="r_a45e8217bcf08f51bb492afbca3799fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45e8217bcf08f51bb492afbca3799fda">AT91C_UDP_TXVC</a>&#160;&#160;&#160;( 0xFFFB0074 ) /* (UDP) Transceiver Control Register */</td></tr>
<tr class="memitem:a2d8e3c6d1d17dc2b6dfc2ab2339d06b1" id="r_a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">AT91C_UDP_GLBSTATE</a>&#160;&#160;&#160;( 0xFFFB0004 ) /* (UDP) Global State Register */</td></tr>
<tr class="memitem:a2bf22f0aaf9a940db36d4b5ef7c2c53f" id="r_a2bf22f0aaf9a940db36d4b5ef7c2c53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bf22f0aaf9a940db36d4b5ef7c2c53f">AT91C_UDP_IER</a>&#160;&#160;&#160;( 0xFFFB0010 ) /* (UDP) Interrupt Enable Register */</td></tr>
<tr class="memitem:a14381be1f6ceeb1de311e10d9aac62d9" id="r_a14381be1f6ceeb1de311e10d9aac62d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14381be1f6ceeb1de311e10d9aac62d9">AT91C_TC0_SR</a>&#160;&#160;&#160;( 0xFFFA0020 ) /* (TC0) Status Register */</td></tr>
<tr class="memitem:a70e91b7a4b022e8985559be791facecd" id="r_a70e91b7a4b022e8985559be791facecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70e91b7a4b022e8985559be791facecd">AT91C_TC0_RC</a>&#160;&#160;&#160;( 0xFFFA001C ) /* (TC0) Register C */</td></tr>
<tr class="memitem:a46587d3344f065d9db3ffea75e4e3ed0" id="r_a46587d3344f065d9db3ffea75e4e3ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46587d3344f065d9db3ffea75e4e3ed0">AT91C_TC0_RB</a>&#160;&#160;&#160;( 0xFFFA0018 ) /* (TC0) Register B */</td></tr>
<tr class="memitem:ad139a6937250604e663db694ea526109" id="r_ad139a6937250604e663db694ea526109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad139a6937250604e663db694ea526109">AT91C_TC0_CCR</a>&#160;&#160;&#160;( 0xFFFA0000 ) /* (TC0) Channel Control Register */</td></tr>
<tr class="memitem:aac8cde05837a35a8246cb4b58400894c" id="r_aac8cde05837a35a8246cb4b58400894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac8cde05837a35a8246cb4b58400894c">AT91C_TC0_CMR</a>&#160;&#160;&#160;( 0xFFFA0004 ) /* (TC0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="memitem:a26e7f978fd38a87fcdf971dc8f870341" id="r_a26e7f978fd38a87fcdf971dc8f870341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26e7f978fd38a87fcdf971dc8f870341">AT91C_TC0_IER</a>&#160;&#160;&#160;( 0xFFFA0024 ) /* (TC0) Interrupt Enable Register */</td></tr>
<tr class="memitem:ac36fce651dac995e60837f8afffc67f5" id="r_ac36fce651dac995e60837f8afffc67f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac36fce651dac995e60837f8afffc67f5">AT91C_TC0_RA</a>&#160;&#160;&#160;( 0xFFFA0014 ) /* (TC0) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:ae6ec17816f26986770aee105c7091c68" id="r_ae6ec17816f26986770aee105c7091c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6ec17816f26986770aee105c7091c68">AT91C_TC0_IDR</a>&#160;&#160;&#160;( 0xFFFA0028 ) /* (TC0) Interrupt Disable Register */</td></tr>
<tr class="memitem:a902d83edf7113f99d72f1d8b67409a8a" id="r_a902d83edf7113f99d72f1d8b67409a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902d83edf7113f99d72f1d8b67409a8a">AT91C_TC0_CV</a>&#160;&#160;&#160;( 0xFFFA0010 ) /* (TC0) Counter Value */</td></tr>
<tr class="memitem:a910eb1ba8e12734da7c04c19707eb6b8" id="r_a910eb1ba8e12734da7c04c19707eb6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a910eb1ba8e12734da7c04c19707eb6b8">AT91C_TC0_IMR</a>&#160;&#160;&#160;( 0xFFFA002C ) /* (TC0) Interrupt Mask Register */</td></tr>
<tr class="memitem:ad85f4c1ae474ae74a9f193f7c7cc81cf" id="r_ad85f4c1ae474ae74a9f193f7c7cc81cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad85f4c1ae474ae74a9f193f7c7cc81cf">AT91C_TC1_RB</a>&#160;&#160;&#160;( 0xFFFA0058 ) /* (TC1) Register B */</td></tr>
<tr class="memitem:a6d1271089d8f94c1e91a638f60f1a30e" id="r_a6d1271089d8f94c1e91a638f60f1a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d1271089d8f94c1e91a638f60f1a30e">AT91C_TC1_CCR</a>&#160;&#160;&#160;( 0xFFFA0040 ) /* (TC1) Channel Control Register */</td></tr>
<tr class="memitem:aedd80518a02dce6e3b515a146e765102" id="r_aedd80518a02dce6e3b515a146e765102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedd80518a02dce6e3b515a146e765102">AT91C_TC1_IER</a>&#160;&#160;&#160;( 0xFFFA0064 ) /* (TC1) Interrupt Enable Register */</td></tr>
<tr class="memitem:a096b8a1863b0a0b4f15d9c186bfab6fa" id="r_a096b8a1863b0a0b4f15d9c186bfab6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a096b8a1863b0a0b4f15d9c186bfab6fa">AT91C_TC1_IDR</a>&#160;&#160;&#160;( 0xFFFA0068 ) /* (TC1) Interrupt Disable Register */</td></tr>
<tr class="memitem:add3309812aa0e1201930857f83a25b78" id="r_add3309812aa0e1201930857f83a25b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add3309812aa0e1201930857f83a25b78">AT91C_TC1_SR</a>&#160;&#160;&#160;( 0xFFFA0060 ) /* (TC1) Status Register */</td></tr>
<tr class="memitem:ae6ff81ccb2c03eca5c0077f1f98d5287" id="r_ae6ff81ccb2c03eca5c0077f1f98d5287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6ff81ccb2c03eca5c0077f1f98d5287">AT91C_TC1_CMR</a>&#160;&#160;&#160;( 0xFFFA0044 ) /* (TC1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="memitem:a2abd9a801b7f3ccc6acb5c143f95e58e" id="r_a2abd9a801b7f3ccc6acb5c143f95e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2abd9a801b7f3ccc6acb5c143f95e58e">AT91C_TC1_RA</a>&#160;&#160;&#160;( 0xFFFA0054 ) /* (TC1) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:ae1ba87507afc334c83a8faf4220108bb" id="r_ae1ba87507afc334c83a8faf4220108bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1ba87507afc334c83a8faf4220108bb">AT91C_TC1_RC</a>&#160;&#160;&#160;( 0xFFFA005C ) /* (TC1) Register C */</td></tr>
<tr class="memitem:abd3beef9d8010832ed7fac32f9172186" id="r_abd3beef9d8010832ed7fac32f9172186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd3beef9d8010832ed7fac32f9172186">AT91C_TC1_IMR</a>&#160;&#160;&#160;( 0xFFFA006C ) /* (TC1) Interrupt Mask Register */</td></tr>
<tr class="memitem:aa7bc7d53130111ce71e3f194fafeabab" id="r_aa7bc7d53130111ce71e3f194fafeabab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7bc7d53130111ce71e3f194fafeabab">AT91C_TC1_CV</a>&#160;&#160;&#160;( 0xFFFA0050 ) /* (TC1) Counter Value */</td></tr>
<tr class="memitem:aa1eb803ee12cb377ff6415dd99ed7af3" id="r_aa1eb803ee12cb377ff6415dd99ed7af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1eb803ee12cb377ff6415dd99ed7af3">AT91C_TC2_CMR</a>&#160;&#160;&#160;( 0xFFFA0084 ) /* (TC2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="memitem:aec022d7f98ede6ad9e7f39c7545b4c2c" id="r_aec022d7f98ede6ad9e7f39c7545b4c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec022d7f98ede6ad9e7f39c7545b4c2c">AT91C_TC2_CCR</a>&#160;&#160;&#160;( 0xFFFA0080 ) /* (TC2) Channel Control Register */</td></tr>
<tr class="memitem:a89655cc2b3db98c2e3205e9697cca20e" id="r_a89655cc2b3db98c2e3205e9697cca20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89655cc2b3db98c2e3205e9697cca20e">AT91C_TC2_CV</a>&#160;&#160;&#160;( 0xFFFA0090 ) /* (TC2) Counter Value */</td></tr>
<tr class="memitem:ab71cc78f9acf543d633fa4932ac6d0af" id="r_ab71cc78f9acf543d633fa4932ac6d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab71cc78f9acf543d633fa4932ac6d0af">AT91C_TC2_RA</a>&#160;&#160;&#160;( 0xFFFA0094 ) /* (TC2) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:a0f940f585055b37bc1b28f7f884b845b" id="r_a0f940f585055b37bc1b28f7f884b845b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f940f585055b37bc1b28f7f884b845b">AT91C_TC2_RB</a>&#160;&#160;&#160;( 0xFFFA0098 ) /* (TC2) Register B */</td></tr>
<tr class="memitem:ac45691dc6c22a34bcf24d1f2a672091e" id="r_ac45691dc6c22a34bcf24d1f2a672091e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac45691dc6c22a34bcf24d1f2a672091e">AT91C_TC2_IDR</a>&#160;&#160;&#160;( 0xFFFA00A8 ) /* (TC2) Interrupt Disable Register */</td></tr>
<tr class="memitem:ad7a7e692a485bd1984655fb775b5993f" id="r_ad7a7e692a485bd1984655fb775b5993f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7a7e692a485bd1984655fb775b5993f">AT91C_TC2_IMR</a>&#160;&#160;&#160;( 0xFFFA00AC ) /* (TC2) Interrupt Mask Register */</td></tr>
<tr class="memitem:a6e87e75bd04d57480f47bdd325ceb62a" id="r_a6e87e75bd04d57480f47bdd325ceb62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e87e75bd04d57480f47bdd325ceb62a">AT91C_TC2_RC</a>&#160;&#160;&#160;( 0xFFFA009C ) /* (TC2) Register C */</td></tr>
<tr class="memitem:acde2cdbf96a6d3d9efe273e5484b1c8f" id="r_acde2cdbf96a6d3d9efe273e5484b1c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acde2cdbf96a6d3d9efe273e5484b1c8f">AT91C_TC2_IER</a>&#160;&#160;&#160;( 0xFFFA00A4 ) /* (TC2) Interrupt Enable Register */</td></tr>
<tr class="memitem:a6775d11c990ac2929003e4bed7dfd2eb" id="r_a6775d11c990ac2929003e4bed7dfd2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6775d11c990ac2929003e4bed7dfd2eb">AT91C_TC2_SR</a>&#160;&#160;&#160;( 0xFFFA00A0 ) /* (TC2) Status Register */</td></tr>
<tr class="memitem:a071d3dd587c3a4ed95c253a48cb1c9a6" id="r_a071d3dd587c3a4ed95c253a48cb1c9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a071d3dd587c3a4ed95c253a48cb1c9a6">AT91C_TCB_BMR</a>&#160;&#160;&#160;( 0xFFFA00C4 ) /* (TCB) TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a19ebea53a82e1963c02fb19f1fc43918" id="r_a19ebea53a82e1963c02fb19f1fc43918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19ebea53a82e1963c02fb19f1fc43918">AT91C_TCB_BCR</a>&#160;&#160;&#160;( 0xFFFA00C0 ) /* (TCB) TC Block Control Register */</td></tr>
<tr class="memitem:a5c500bfc71872ca3c1f85ee02e5bee97" id="r_a5c500bfc71872ca3c1f85ee02e5bee97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c500bfc71872ca3c1f85ee02e5bee97">AT91C_CAN_MB0_MDL</a>&#160;&#160;&#160;( 0xFFFD0214 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a97b847b9fa4e7416116dfad583c83583" id="r_a97b847b9fa4e7416116dfad583c83583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97b847b9fa4e7416116dfad583c83583">AT91C_CAN_MB0_MAM</a>&#160;&#160;&#160;( 0xFFFD0204 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:a4d0db4d13c20b646d5dce127b371fab5" id="r_a4d0db4d13c20b646d5dce127b371fab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d0db4d13c20b646d5dce127b371fab5">AT91C_CAN_MB0_MCR</a>&#160;&#160;&#160;( 0xFFFD021C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a5b9dc816b2b3c878eb348b7dde833e5e" id="r_a5b9dc816b2b3c878eb348b7dde833e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b9dc816b2b3c878eb348b7dde833e5e">AT91C_CAN_MB0_MID</a>&#160;&#160;&#160;( 0xFFFD0208 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a031124d54d1dbb69a95bcb6e0410ac63" id="r_a031124d54d1dbb69a95bcb6e0410ac63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a031124d54d1dbb69a95bcb6e0410ac63">AT91C_CAN_MB0_MSR</a>&#160;&#160;&#160;( 0xFFFD0210 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Status Register */</td></tr>
<tr class="memitem:afc09500f498beee08c2a61f4ee969cf3" id="r_afc09500f498beee08c2a61f4ee969cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc09500f498beee08c2a61f4ee969cf3">AT91C_CAN_MB0_MFID</a>&#160;&#160;&#160;( 0xFFFD020C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a6e6825f576c2853ffe66e04c0cf5133e" id="r_a6e6825f576c2853ffe66e04c0cf5133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e6825f576c2853ffe66e04c0cf5133e">AT91C_CAN_MB0_MDH</a>&#160;&#160;&#160;( 0xFFFD0218 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a5aa083ba1cebc9aee7de98991c923ac3" id="r_a5aa083ba1cebc9aee7de98991c923ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5aa083ba1cebc9aee7de98991c923ac3">AT91C_CAN_MB0_MMR</a>&#160;&#160;&#160;( 0xFFFD0200 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a2225830efa9de292df10cf235273aafb" id="r_a2225830efa9de292df10cf235273aafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2225830efa9de292df10cf235273aafb">AT91C_CAN_MB1_MDL</a>&#160;&#160;&#160;( 0xFFFD0234 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:ac242330a7b6cb3046fe276848307aa95" id="r_ac242330a7b6cb3046fe276848307aa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac242330a7b6cb3046fe276848307aa95">AT91C_CAN_MB1_MID</a>&#160;&#160;&#160;( 0xFFFD0228 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a6ebfeef2f2ce71e722e06d6af73ea586" id="r_a6ebfeef2f2ce71e722e06d6af73ea586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ebfeef2f2ce71e722e06d6af73ea586">AT91C_CAN_MB1_MMR</a>&#160;&#160;&#160;( 0xFFFD0220 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a75c5d2305079e4bb2f833b333130c1ff" id="r_a75c5d2305079e4bb2f833b333130c1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75c5d2305079e4bb2f833b333130c1ff">AT91C_CAN_MB1_MSR</a>&#160;&#160;&#160;( 0xFFFD0230 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Status Register */</td></tr>
<tr class="memitem:a4f4630c14069f26214267404788dbdc8" id="r_a4f4630c14069f26214267404788dbdc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f4630c14069f26214267404788dbdc8">AT91C_CAN_MB1_MAM</a>&#160;&#160;&#160;( 0xFFFD0224 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:acc4b050f6faf8db88f307bf158a3efda" id="r_acc4b050f6faf8db88f307bf158a3efda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc4b050f6faf8db88f307bf158a3efda">AT91C_CAN_MB1_MDH</a>&#160;&#160;&#160;( 0xFFFD0238 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a77467e5964b6939639f5215869e8a191" id="r_a77467e5964b6939639f5215869e8a191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77467e5964b6939639f5215869e8a191">AT91C_CAN_MB1_MCR</a>&#160;&#160;&#160;( 0xFFFD023C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Control Register */</td></tr>
<tr class="memitem:af72f6fbbf37ed233d31ff161d515607f" id="r_af72f6fbbf37ed233d31ff161d515607f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af72f6fbbf37ed233d31ff161d515607f">AT91C_CAN_MB1_MFID</a>&#160;&#160;&#160;( 0xFFFD022C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a6d6c37ffd3864b757cb3975a962e33eb" id="r_a6d6c37ffd3864b757cb3975a962e33eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d6c37ffd3864b757cb3975a962e33eb">AT91C_CAN_MB2_MCR</a>&#160;&#160;&#160;( 0xFFFD025C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a3d81203b16b33aa0caf883623242c82c" id="r_a3d81203b16b33aa0caf883623242c82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d81203b16b33aa0caf883623242c82c">AT91C_CAN_MB2_MDH</a>&#160;&#160;&#160;( 0xFFFD0258 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a2dac978bb7d0a614eac408fac182d5ed" id="r_a2dac978bb7d0a614eac408fac182d5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2dac978bb7d0a614eac408fac182d5ed">AT91C_CAN_MB2_MID</a>&#160;&#160;&#160;( 0xFFFD0248 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox ID Register */</td></tr>
<tr class="memitem:ac67153abf2392ab18d1654ea61f96dbe" id="r_ac67153abf2392ab18d1654ea61f96dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac67153abf2392ab18d1654ea61f96dbe">AT91C_CAN_MB2_MDL</a>&#160;&#160;&#160;( 0xFFFD0254 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a1dfc1f2ed160d46e1b9688e73b10e42b" id="r_a1dfc1f2ed160d46e1b9688e73b10e42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dfc1f2ed160d46e1b9688e73b10e42b">AT91C_CAN_MB2_MMR</a>&#160;&#160;&#160;( 0xFFFD0240 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a03924a9dadf7774548d3e521ba3c1b72" id="r_a03924a9dadf7774548d3e521ba3c1b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03924a9dadf7774548d3e521ba3c1b72">AT91C_CAN_MB2_MAM</a>&#160;&#160;&#160;( 0xFFFD0244 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:a1bd703b1990dac82a2a4b859e56b8150" id="r_a1bd703b1990dac82a2a4b859e56b8150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd703b1990dac82a2a4b859e56b8150">AT91C_CAN_MB2_MFID</a>&#160;&#160;&#160;( 0xFFFD024C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a3086cc8f85aa617c77cf75798e4593e0" id="r_a3086cc8f85aa617c77cf75798e4593e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3086cc8f85aa617c77cf75798e4593e0">AT91C_CAN_MB2_MSR</a>&#160;&#160;&#160;( 0xFFFD0250 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Status Register */</td></tr>
<tr class="memitem:a758901668775f791c031a2a824ffb149" id="r_a758901668775f791c031a2a824ffb149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a758901668775f791c031a2a824ffb149">AT91C_CAN_MB3_MFID</a>&#160;&#160;&#160;( 0xFFFD026C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a9455f968cc1cc6054233eb9a6b7d807c" id="r_a9455f968cc1cc6054233eb9a6b7d807c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9455f968cc1cc6054233eb9a6b7d807c">AT91C_CAN_MB3_MAM</a>&#160;&#160;&#160;( 0xFFFD0264 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:a5f1889898ee784839825d678f9abbfb9" id="r_a5f1889898ee784839825d678f9abbfb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f1889898ee784839825d678f9abbfb9">AT91C_CAN_MB3_MID</a>&#160;&#160;&#160;( 0xFFFD0268 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox ID Register */</td></tr>
<tr class="memitem:abd234cb3ef7260941a9536ae4aa060d0" id="r_abd234cb3ef7260941a9536ae4aa060d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd234cb3ef7260941a9536ae4aa060d0">AT91C_CAN_MB3_MCR</a>&#160;&#160;&#160;( 0xFFFD027C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a4259fb14a6dc9dbc50e66c2115b87b4e" id="r_a4259fb14a6dc9dbc50e66c2115b87b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4259fb14a6dc9dbc50e66c2115b87b4e">AT91C_CAN_MB3_MMR</a>&#160;&#160;&#160;( 0xFFFD0260 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a551c317f1d6531a537df23c3b50c4848" id="r_a551c317f1d6531a537df23c3b50c4848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a551c317f1d6531a537df23c3b50c4848">AT91C_CAN_MB3_MSR</a>&#160;&#160;&#160;( 0xFFFD0270 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Status Register */</td></tr>
<tr class="memitem:a2261660db7d471dd56d484d67e41b5fe" id="r_a2261660db7d471dd56d484d67e41b5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2261660db7d471dd56d484d67e41b5fe">AT91C_CAN_MB3_MDL</a>&#160;&#160;&#160;( 0xFFFD0274 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:aa065092745ddbf791c26d74935a1f3a1" id="r_aa065092745ddbf791c26d74935a1f3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa065092745ddbf791c26d74935a1f3a1">AT91C_CAN_MB3_MDH</a>&#160;&#160;&#160;( 0xFFFD0278 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a68a68b7ddece23f584f3d6be87b6ab46" id="r_a68a68b7ddece23f584f3d6be87b6ab46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68a68b7ddece23f584f3d6be87b6ab46">AT91C_CAN_MB4_MID</a>&#160;&#160;&#160;( 0xFFFD0288 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a37b2984f3dbef3b51331c7370804ccf0" id="r_a37b2984f3dbef3b51331c7370804ccf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37b2984f3dbef3b51331c7370804ccf0">AT91C_CAN_MB4_MMR</a>&#160;&#160;&#160;( 0xFFFD0280 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:adab87868f23acacbdf20c47df4558587" id="r_adab87868f23acacbdf20c47df4558587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adab87868f23acacbdf20c47df4558587">AT91C_CAN_MB4_MDH</a>&#160;&#160;&#160;( 0xFFFD0298 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a55d2230bcc7fed5138370031a57539c4" id="r_a55d2230bcc7fed5138370031a57539c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55d2230bcc7fed5138370031a57539c4">AT91C_CAN_MB4_MFID</a>&#160;&#160;&#160;( 0xFFFD028C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a4ee1a49bc827616747d00103ed029f59" id="r_a4ee1a49bc827616747d00103ed029f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ee1a49bc827616747d00103ed029f59">AT91C_CAN_MB4_MSR</a>&#160;&#160;&#160;( 0xFFFD0290 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Status Register */</td></tr>
<tr class="memitem:ae44fb459758a0324a901523329c5c4ff" id="r_ae44fb459758a0324a901523329c5c4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae44fb459758a0324a901523329c5c4ff">AT91C_CAN_MB4_MCR</a>&#160;&#160;&#160;( 0xFFFD029C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a3b16574286643a21f3d47ba82a024351" id="r_a3b16574286643a21f3d47ba82a024351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b16574286643a21f3d47ba82a024351">AT91C_CAN_MB4_MDL</a>&#160;&#160;&#160;( 0xFFFD0294 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a59b5879cf91e24c507642262dfbe6a61" id="r_a59b5879cf91e24c507642262dfbe6a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59b5879cf91e24c507642262dfbe6a61">AT91C_CAN_MB4_MAM</a>&#160;&#160;&#160;( 0xFFFD0284 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:aac10835fb856cff7e374473d37cbc7ce" id="r_aac10835fb856cff7e374473d37cbc7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac10835fb856cff7e374473d37cbc7ce">AT91C_CAN_MB5_MSR</a>&#160;&#160;&#160;( 0xFFFD02B0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Status Register */</td></tr>
<tr class="memitem:a0aeef152289ccfc9245ba997c0d20cba" id="r_a0aeef152289ccfc9245ba997c0d20cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aeef152289ccfc9245ba997c0d20cba">AT91C_CAN_MB5_MCR</a>&#160;&#160;&#160;( 0xFFFD02BC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a78acca90d7ff0029ce09eef628900f85" id="r_a78acca90d7ff0029ce09eef628900f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78acca90d7ff0029ce09eef628900f85">AT91C_CAN_MB5_MFID</a>&#160;&#160;&#160;( 0xFFFD02AC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a0739931e17c52272c3ec499bc4b472df" id="r_a0739931e17c52272c3ec499bc4b472df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0739931e17c52272c3ec499bc4b472df">AT91C_CAN_MB5_MDH</a>&#160;&#160;&#160;( 0xFFFD02B8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:aae6ce1a62f88b2c02a4950cdf30d6cef" id="r_aae6ce1a62f88b2c02a4950cdf30d6cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae6ce1a62f88b2c02a4950cdf30d6cef">AT91C_CAN_MB5_MID</a>&#160;&#160;&#160;( 0xFFFD02A8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a3e2a7d82f20bde542d799bf400272e94" id="r_a3e2a7d82f20bde542d799bf400272e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e2a7d82f20bde542d799bf400272e94">AT91C_CAN_MB5_MMR</a>&#160;&#160;&#160;( 0xFFFD02A0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a3e325a4bdb2d308ea9c3c716e8f086d7" id="r_a3e325a4bdb2d308ea9c3c716e8f086d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e325a4bdb2d308ea9c3c716e8f086d7">AT91C_CAN_MB5_MDL</a>&#160;&#160;&#160;( 0xFFFD02B4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a91c7037247bb007bfdea1ebcfa9e1ead" id="r_a91c7037247bb007bfdea1ebcfa9e1ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91c7037247bb007bfdea1ebcfa9e1ead">AT91C_CAN_MB5_MAM</a>&#160;&#160;&#160;( 0xFFFD02A4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:aff5a640663bc1b9686b301c675911fee" id="r_aff5a640663bc1b9686b301c675911fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff5a640663bc1b9686b301c675911fee">AT91C_CAN_MB6_MFID</a>&#160;&#160;&#160;( 0xFFFD02CC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:a4cc9b7c7ab47fc4b4bf7b3ace95f6332" id="r_a4cc9b7c7ab47fc4b4bf7b3ace95f6332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cc9b7c7ab47fc4b4bf7b3ace95f6332">AT91C_CAN_MB6_MID</a>&#160;&#160;&#160;( 0xFFFD02C8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a1a5eca15f264b9d7a229eca70f3a0999" id="r_a1a5eca15f264b9d7a229eca70f3a0999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a5eca15f264b9d7a229eca70f3a0999">AT91C_CAN_MB6_MAM</a>&#160;&#160;&#160;( 0xFFFD02C4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:ab8775190f7f87566e5ddad65c2e7bf09" id="r_ab8775190f7f87566e5ddad65c2e7bf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8775190f7f87566e5ddad65c2e7bf09">AT91C_CAN_MB6_MSR</a>&#160;&#160;&#160;( 0xFFFD02D0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Status Register */</td></tr>
<tr class="memitem:a2960898e0f9e327f02299db26f104f74" id="r_a2960898e0f9e327f02299db26f104f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2960898e0f9e327f02299db26f104f74">AT91C_CAN_MB6_MDL</a>&#160;&#160;&#160;( 0xFFFD02D4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a7edac2e169e44df3c3e0842ca1935ed2" id="r_a7edac2e169e44df3c3e0842ca1935ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7edac2e169e44df3c3e0842ca1935ed2">AT91C_CAN_MB6_MCR</a>&#160;&#160;&#160;( 0xFFFD02DC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a5baf6701e46c68ccc154f62376ddd0af" id="r_a5baf6701e46c68ccc154f62376ddd0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5baf6701e46c68ccc154f62376ddd0af">AT91C_CAN_MB6_MDH</a>&#160;&#160;&#160;( 0xFFFD02D8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a899ac67885f3745c4bf55a1fb9552a74" id="r_a899ac67885f3745c4bf55a1fb9552a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a899ac67885f3745c4bf55a1fb9552a74">AT91C_CAN_MB6_MMR</a>&#160;&#160;&#160;( 0xFFFD02C0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:acee753e20fef3df7123488ad62240169" id="r_acee753e20fef3df7123488ad62240169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acee753e20fef3df7123488ad62240169">AT91C_CAN_MB7_MCR</a>&#160;&#160;&#160;( 0xFFFD02FC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Control Register */</td></tr>
<tr class="memitem:a441cccbd5610df15897775e48c5dd88c" id="r_a441cccbd5610df15897775e48c5dd88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a441cccbd5610df15897775e48c5dd88c">AT91C_CAN_MB7_MDH</a>&#160;&#160;&#160;( 0xFFFD02F8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data High Register */</td></tr>
<tr class="memitem:a668bcbd8b04661a2eb3ca92dbcc5adda" id="r_a668bcbd8b04661a2eb3ca92dbcc5adda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a668bcbd8b04661a2eb3ca92dbcc5adda">AT91C_CAN_MB7_MFID</a>&#160;&#160;&#160;( 0xFFFD02EC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Family ID Register */</td></tr>
<tr class="memitem:ad57bf4278ae7ff2f56e1452ab203813b" id="r_ad57bf4278ae7ff2f56e1452ab203813b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad57bf4278ae7ff2f56e1452ab203813b">AT91C_CAN_MB7_MDL</a>&#160;&#160;&#160;( 0xFFFD02F4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data Low Register */</td></tr>
<tr class="memitem:a0f99ccefc9b1cca4d11e77754a2d5fb7" id="r_a0f99ccefc9b1cca4d11e77754a2d5fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f99ccefc9b1cca4d11e77754a2d5fb7">AT91C_CAN_MB7_MID</a>&#160;&#160;&#160;( 0xFFFD02E8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox ID Register */</td></tr>
<tr class="memitem:a13047964465da4a797297297272ee18a" id="r_a13047964465da4a797297297272ee18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13047964465da4a797297297272ee18a">AT91C_CAN_MB7_MMR</a>&#160;&#160;&#160;( 0xFFFD02E0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:afa2e93637ad3cdafc52f524daf3079df" id="r_afa2e93637ad3cdafc52f524daf3079df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa2e93637ad3cdafc52f524daf3079df">AT91C_CAN_MB7_MAM</a>&#160;&#160;&#160;( 0xFFFD02E4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Acceptance Mask Register */</td></tr>
<tr class="memitem:adc5f60464df65c26ac2a541d659c3855" id="r_adc5f60464df65c26ac2a541d659c3855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc5f60464df65c26ac2a541d659c3855">AT91C_CAN_MB7_MSR</a>&#160;&#160;&#160;( 0xFFFD02F0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Status Register */</td></tr>
<tr class="memitem:ab8ccaa9efa1aedb21e6a0dfea83f2ed4" id="r_ab8ccaa9efa1aedb21e6a0dfea83f2ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8ccaa9efa1aedb21e6a0dfea83f2ed4">AT91C_CAN_TCR</a>&#160;&#160;&#160;( 0xFFFD0024 ) /* (CAN) Transfer Command Register */</td></tr>
<tr class="memitem:a0c0af1ccd73d3d5b3b785d13d7a3764f" id="r_a0c0af1ccd73d3d5b3b785d13d7a3764f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c0af1ccd73d3d5b3b785d13d7a3764f">AT91C_CAN_IMR</a>&#160;&#160;&#160;( 0xFFFD000C ) /* (CAN) Interrupt Mask Register */</td></tr>
<tr class="memitem:afb9632ac3fac1ad2c041c621692d1365" id="r_afb9632ac3fac1ad2c041c621692d1365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb9632ac3fac1ad2c041c621692d1365">AT91C_CAN_IER</a>&#160;&#160;&#160;( 0xFFFD0004 ) /* (CAN) Interrupt Enable Register */</td></tr>
<tr class="memitem:a27c85b989270753ae40c968d224714c8" id="r_a27c85b989270753ae40c968d224714c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27c85b989270753ae40c968d224714c8">AT91C_CAN_ECR</a>&#160;&#160;&#160;( 0xFFFD0020 ) /* (CAN) Error Counter Register */</td></tr>
<tr class="memitem:a6f300707d9c9cdc436b410021c9aab84" id="r_a6f300707d9c9cdc436b410021c9aab84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f300707d9c9cdc436b410021c9aab84">AT91C_CAN_TIMESTP</a>&#160;&#160;&#160;( 0xFFFD001C ) /* (CAN) Time Stamp Register */</td></tr>
<tr class="memitem:a3d9bb642faa2a39e4ec98341a3bd1284" id="r_a3d9bb642faa2a39e4ec98341a3bd1284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d9bb642faa2a39e4ec98341a3bd1284">AT91C_CAN_MR</a>&#160;&#160;&#160;( 0xFFFD0000 ) /* (CAN) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a9c047884c41f60b4535b64b06861eb97" id="r_a9c047884c41f60b4535b64b06861eb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c047884c41f60b4535b64b06861eb97">AT91C_CAN_IDR</a>&#160;&#160;&#160;( 0xFFFD0008 ) /* (CAN) Interrupt Disable Register */</td></tr>
<tr class="memitem:a6098e5a8d06109a2983578f2d0aaba63" id="r_a6098e5a8d06109a2983578f2d0aaba63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6098e5a8d06109a2983578f2d0aaba63">AT91C_CAN_ACR</a>&#160;&#160;&#160;( 0xFFFD0028 ) /* (CAN) Abort Command Register */</td></tr>
<tr class="memitem:a0b08900cbd5cf6f9f6d06f08b511a781" id="r_a0b08900cbd5cf6f9f6d06f08b511a781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b08900cbd5cf6f9f6d06f08b511a781">AT91C_CAN_TIM</a>&#160;&#160;&#160;( 0xFFFD0018 ) /* (CAN) Timer Register */</td></tr>
<tr class="memitem:a282cdfced51e6e2967656cbf51eb5d89" id="r_a282cdfced51e6e2967656cbf51eb5d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a282cdfced51e6e2967656cbf51eb5d89">AT91C_CAN_SR</a>&#160;&#160;&#160;( 0xFFFD0010 ) /* (CAN) Status Register */</td></tr>
<tr class="memitem:a78ba240b77d98b94e2904de40be9fd61" id="r_a78ba240b77d98b94e2904de40be9fd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78ba240b77d98b94e2904de40be9fd61">AT91C_CAN_BR</a>&#160;&#160;&#160;( 0xFFFD0014 ) /* (CAN) Baudrate Register */</td></tr>
<tr class="memitem:aa7e3f5a3062f5f965eef5c697daf4d51" id="r_aa7e3f5a3062f5f965eef5c697daf4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7e3f5a3062f5f965eef5c697daf4d51">AT91C_CAN_VR</a>&#160;&#160;&#160;( 0xFFFD00FC ) /* (CAN) Version Register */</td></tr>
<tr class="memitem:aa4c562a1dfa99b80d951c397fa0ae3ea" id="r_aa4c562a1dfa99b80d951c397fa0ae3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4c562a1dfa99b80d951c397fa0ae3ea">AT91C_EMAC_ISR</a>&#160;&#160;&#160;( 0xFFFDC024 ) /* (EMAC) Interrupt Status Register */</td></tr>
<tr class="memitem:abd3571e69d3276feb963b83972442b14" id="r_abd3571e69d3276feb963b83972442b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd3571e69d3276feb963b83972442b14">AT91C_EMAC_SA4H</a>&#160;&#160;&#160;( 0xFFFDC0B4 ) /* (EMAC) Specific Address 4 Top, Last 2 bytes */</td></tr>
<tr class="memitem:ac21bfd8505ef81e9d0ab7a82035db57b" id="r_ac21bfd8505ef81e9d0ab7a82035db57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac21bfd8505ef81e9d0ab7a82035db57b">AT91C_EMAC_SA1L</a>&#160;&#160;&#160;( 0xFFFDC098 ) /* (EMAC) Specific Address 1 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a08834fe7cdae50ddbc2f19622d7d1d29" id="r_a08834fe7cdae50ddbc2f19622d7d1d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08834fe7cdae50ddbc2f19622d7d1d29">AT91C_EMAC_ELE</a>&#160;&#160;&#160;( 0xFFFDC078 ) /* (EMAC) Excessive Length Errors Register */</td></tr>
<tr class="memitem:a8fde1f981f864aae724ab9f995c299aa" id="r_a8fde1f981f864aae724ab9f995c299aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fde1f981f864aae724ab9f995c299aa">AT91C_EMAC_LCOL</a>&#160;&#160;&#160;( 0xFFFDC05C ) /* (EMAC) Late Collision Register */</td></tr>
<tr class="memitem:a0b20bc79cb7b9abab246cdcf1a5fc508" id="r_a0b20bc79cb7b9abab246cdcf1a5fc508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b20bc79cb7b9abab246cdcf1a5fc508">AT91C_EMAC_RLE</a>&#160;&#160;&#160;( 0xFFFDC088 ) /* (EMAC) Receive Length Field Mismatch Register */</td></tr>
<tr class="memitem:a206f8015ebc897e047d16653aa32cee6" id="r_a206f8015ebc897e047d16653aa32cee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a206f8015ebc897e047d16653aa32cee6">AT91C_EMAC_WOL</a>&#160;&#160;&#160;( 0xFFFDC0C4 ) /* (EMAC) Wake On LAN Register */</td></tr>
<tr class="memitem:acacf1fe8504dd4469dc8fb7fdf386925" id="r_acacf1fe8504dd4469dc8fb7fdf386925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acacf1fe8504dd4469dc8fb7fdf386925">AT91C_EMAC_DTF</a>&#160;&#160;&#160;( 0xFFFDC058 ) /* (EMAC) Deferred Transmission Frame Register */</td></tr>
<tr class="memitem:a971ecc7916cd7330711d1f5851598e67" id="r_a971ecc7916cd7330711d1f5851598e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a971ecc7916cd7330711d1f5851598e67">AT91C_EMAC_TUND</a>&#160;&#160;&#160;( 0xFFFDC064 ) /* (EMAC) Transmit Underrun Error Register */</td></tr>
<tr class="memitem:a557efb3f0e582eae6cefae39cedcbf7d" id="r_a557efb3f0e582eae6cefae39cedcbf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a557efb3f0e582eae6cefae39cedcbf7d">AT91C_EMAC_NCR</a>&#160;&#160;&#160;( 0xFFFDC000 ) /* (EMAC) Network Control Register */</td></tr>
<tr class="memitem:a5a0c0952a545df22e902bcd6f3aef440" id="r_a5a0c0952a545df22e902bcd6f3aef440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a0c0952a545df22e902bcd6f3aef440">AT91C_EMAC_SA4L</a>&#160;&#160;&#160;( 0xFFFDC0B0 ) /* (EMAC) Specific Address 4 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:aac8711a1e26bb778195364db403cdccb" id="r_aac8711a1e26bb778195364db403cdccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac8711a1e26bb778195364db403cdccb">AT91C_EMAC_RSR</a>&#160;&#160;&#160;( 0xFFFDC020 ) /* (EMAC) Receive Status Register */</td></tr>
<tr class="memitem:a7ee6daed9ccd0ad7602cd3f3df14d273" id="r_a7ee6daed9ccd0ad7602cd3f3df14d273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ee6daed9ccd0ad7602cd3f3df14d273">AT91C_EMAC_SA3L</a>&#160;&#160;&#160;( 0xFFFDC0A8 ) /* (EMAC) Specific Address 3 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:af26772b00a7b0c0451c402552620da21" id="r_af26772b00a7b0c0451c402552620da21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af26772b00a7b0c0451c402552620da21">AT91C_EMAC_TSR</a>&#160;&#160;&#160;( 0xFFFDC014 ) /* (EMAC) Transmit Status Register */</td></tr>
<tr class="memitem:a69582f6e43041209a540eb1ae349f089" id="r_a69582f6e43041209a540eb1ae349f089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69582f6e43041209a540eb1ae349f089">AT91C_EMAC_IDR</a>&#160;&#160;&#160;( 0xFFFDC02C ) /* (EMAC) Interrupt Disable Register */</td></tr>
<tr class="memitem:ace04d665f6d868653ae3586293fb1c5e" id="r_ace04d665f6d868653ae3586293fb1c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace04d665f6d868653ae3586293fb1c5e">AT91C_EMAC_RSE</a>&#160;&#160;&#160;( 0xFFFDC074 ) /* (EMAC) Receive Symbol Errors Register */</td></tr>
<tr class="memitem:ad6e6141102c46b881f757ad651471c9b" id="r_ad6e6141102c46b881f757ad651471c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6e6141102c46b881f757ad651471c9b">AT91C_EMAC_ECOL</a>&#160;&#160;&#160;( 0xFFFDC060 ) /* (EMAC) Excessive Collision Register */</td></tr>
<tr class="memitem:aa4ee4b4bb36347225c93505c70aef8ce" id="r_aa4ee4b4bb36347225c93505c70aef8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4ee4b4bb36347225c93505c70aef8ce">AT91C_EMAC_TID</a>&#160;&#160;&#160;( 0xFFFDC0B8 ) /* (EMAC) Type ID Checking Register */</td></tr>
<tr class="memitem:a39dadd01beaae98bbf129906513c92b8" id="r_a39dadd01beaae98bbf129906513c92b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39dadd01beaae98bbf129906513c92b8">AT91C_EMAC_HRB</a>&#160;&#160;&#160;( 0xFFFDC090 ) /* (EMAC) Hash Address Bottom[31:0] */</td></tr>
<tr class="memitem:a776c2b419b8f31a3fba0067e5d18462e" id="r_a776c2b419b8f31a3fba0067e5d18462e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a776c2b419b8f31a3fba0067e5d18462e">AT91C_EMAC_TBQP</a>&#160;&#160;&#160;( 0xFFFDC01C ) /* (EMAC) Transmit Buffer Queue Pointer */</td></tr>
<tr class="memitem:a2cc606e630b41dac23f62e1ffdb89fcd" id="r_a2cc606e630b41dac23f62e1ffdb89fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cc606e630b41dac23f62e1ffdb89fcd">AT91C_EMAC_USRIO</a>&#160;&#160;&#160;( 0xFFFDC0C0 ) /* (EMAC) USER Input/Output Register */</td></tr>
<tr class="memitem:aaad9ad1a034ed811120c7e6401ea5de2" id="r_aaad9ad1a034ed811120c7e6401ea5de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaad9ad1a034ed811120c7e6401ea5de2">AT91C_EMAC_PTR</a>&#160;&#160;&#160;( 0xFFFDC038 ) /* (EMAC) Pause Time Register */</td></tr>
<tr class="memitem:adf6d68f082f40082cff2f180eada8d1e" id="r_adf6d68f082f40082cff2f180eada8d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf6d68f082f40082cff2f180eada8d1e">AT91C_EMAC_SA2H</a>&#160;&#160;&#160;( 0xFFFDC0A4 ) /* (EMAC) Specific Address 2 Top, Last 2 bytes */</td></tr>
<tr class="memitem:aeb849b8eb15c9bc1da6aa911551a9217" id="r_aeb849b8eb15c9bc1da6aa911551a9217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb849b8eb15c9bc1da6aa911551a9217">AT91C_EMAC_ROV</a>&#160;&#160;&#160;( 0xFFFDC070 ) /* (EMAC) Receive Overrun Errors Register */</td></tr>
<tr class="memitem:a0eedaf083358e8a9c0abd524382829f1" id="r_a0eedaf083358e8a9c0abd524382829f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eedaf083358e8a9c0abd524382829f1">AT91C_EMAC_ALE</a>&#160;&#160;&#160;( 0xFFFDC054 ) /* (EMAC) Alignment Error Register */</td></tr>
<tr class="memitem:a4b8abdaf9fd33ac0c93e0fe32483ba89" id="r_a4b8abdaf9fd33ac0c93e0fe32483ba89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b8abdaf9fd33ac0c93e0fe32483ba89">AT91C_EMAC_RJA</a>&#160;&#160;&#160;( 0xFFFDC07C ) /* (EMAC) Receive Jabbers Register */</td></tr>
<tr class="memitem:a020d0f28b9df8ba00ed3a66cdb0ddb7c" id="r_a020d0f28b9df8ba00ed3a66cdb0ddb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a020d0f28b9df8ba00ed3a66cdb0ddb7c">AT91C_EMAC_RBQP</a>&#160;&#160;&#160;( 0xFFFDC018 ) /* (EMAC) Receive Buffer Queue Pointer */</td></tr>
<tr class="memitem:a4582def80877ae0e0a247f2e37e47322" id="r_a4582def80877ae0e0a247f2e37e47322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4582def80877ae0e0a247f2e37e47322">AT91C_EMAC_TPF</a>&#160;&#160;&#160;( 0xFFFDC08C ) /* (EMAC) Transmitted Pause Frames Register */</td></tr>
<tr class="memitem:a96ac07c8721454d118f499b49c9d70ea" id="r_a96ac07c8721454d118f499b49c9d70ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96ac07c8721454d118f499b49c9d70ea">AT91C_EMAC_NCFGR</a>&#160;&#160;&#160;( 0xFFFDC004 ) /* (EMAC) Network Configuration Register */</td></tr>
<tr class="memitem:aea09437ab80a93e6d0f2d17ca938d8a7" id="r_aea09437ab80a93e6d0f2d17ca938d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea09437ab80a93e6d0f2d17ca938d8a7">AT91C_EMAC_HRT</a>&#160;&#160;&#160;( 0xFFFDC094 ) /* (EMAC) Hash Address Top[63:32] */</td></tr>
<tr class="memitem:a0047d8a31fc259df26424beaac20a550" id="r_a0047d8a31fc259df26424beaac20a550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0047d8a31fc259df26424beaac20a550">AT91C_EMAC_USF</a>&#160;&#160;&#160;( 0xFFFDC080 ) /* (EMAC) Undersize Frames Register */</td></tr>
<tr class="memitem:a76d63df61a0d49f351dd3192e575a4cf" id="r_a76d63df61a0d49f351dd3192e575a4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76d63df61a0d49f351dd3192e575a4cf">AT91C_EMAC_FCSE</a>&#160;&#160;&#160;( 0xFFFDC050 ) /* (EMAC) Frame Check Sequence Error Register */</td></tr>
<tr class="memitem:a2db26e9b08c7a44226ad8fb39a281163" id="r_a2db26e9b08c7a44226ad8fb39a281163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2db26e9b08c7a44226ad8fb39a281163">AT91C_EMAC_TPQ</a>&#160;&#160;&#160;( 0xFFFDC0BC ) /* (EMAC) Transmit Pause Quantum Register */</td></tr>
<tr class="memitem:a8cca2ad2669458e74ba7706f354197b5" id="r_a8cca2ad2669458e74ba7706f354197b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cca2ad2669458e74ba7706f354197b5">AT91C_EMAC_MAN</a>&#160;&#160;&#160;( 0xFFFDC034 ) /* (EMAC) PHY Maintenance Register */</td></tr>
<tr class="memitem:a06f9bdfbaaaf0c1cec7d86c11b9ff82c" id="r_a06f9bdfbaaaf0c1cec7d86c11b9ff82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06f9bdfbaaaf0c1cec7d86c11b9ff82c">AT91C_EMAC_FTO</a>&#160;&#160;&#160;( 0xFFFDC040 ) /* (EMAC) Frames Transmitted OK Register */</td></tr>
<tr class="memitem:adccafde8bf89db7b81cc3b290a502768" id="r_adccafde8bf89db7b81cc3b290a502768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adccafde8bf89db7b81cc3b290a502768">AT91C_EMAC_REV</a>&#160;&#160;&#160;( 0xFFFDC0FC ) /* (EMAC) Revision Register */</td></tr>
<tr class="memitem:a563ff8ee909366c099aa51081c5286bb" id="r_a563ff8ee909366c099aa51081c5286bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a563ff8ee909366c099aa51081c5286bb">AT91C_EMAC_IMR</a>&#160;&#160;&#160;( 0xFFFDC030 ) /* (EMAC) Interrupt Mask Register */</td></tr>
<tr class="memitem:a1dbb08e51de16667634c259fdb87f01c" id="r_a1dbb08e51de16667634c259fdb87f01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dbb08e51de16667634c259fdb87f01c">AT91C_EMAC_SCF</a>&#160;&#160;&#160;( 0xFFFDC044 ) /* (EMAC) Single Collision Frame Register */</td></tr>
<tr class="memitem:a22bafd95c9a0705d594e5092563efc8f" id="r_a22bafd95c9a0705d594e5092563efc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22bafd95c9a0705d594e5092563efc8f">AT91C_EMAC_PFR</a>&#160;&#160;&#160;( 0xFFFDC03C ) /* (EMAC) Pause Frames received Register */</td></tr>
<tr class="memitem:af4a0cafa0e646cd8b200975037b78d1a" id="r_af4a0cafa0e646cd8b200975037b78d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4a0cafa0e646cd8b200975037b78d1a">AT91C_EMAC_MCF</a>&#160;&#160;&#160;( 0xFFFDC048 ) /* (EMAC) Multiple Collision Frame Register */</td></tr>
<tr class="memitem:a9437ec47b2014f8b5222098a1b3822d5" id="r_a9437ec47b2014f8b5222098a1b3822d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9437ec47b2014f8b5222098a1b3822d5">AT91C_EMAC_NSR</a>&#160;&#160;&#160;( 0xFFFDC008 ) /* (EMAC) Network Status Register */</td></tr>
<tr class="memitem:a781729ab1f520acc251aa87196b175e9" id="r_a781729ab1f520acc251aa87196b175e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a781729ab1f520acc251aa87196b175e9">AT91C_EMAC_SA2L</a>&#160;&#160;&#160;( 0xFFFDC0A0 ) /* (EMAC) Specific Address 2 Bottom, First 4 bytes */</td></tr>
<tr class="memitem:a9971f2a96953e6d6335c85f2a4c57bb0" id="r_a9971f2a96953e6d6335c85f2a4c57bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9971f2a96953e6d6335c85f2a4c57bb0">AT91C_EMAC_FRO</a>&#160;&#160;&#160;( 0xFFFDC04C ) /* (EMAC) Frames Received OK Register */</td></tr>
<tr class="memitem:aa8c95b65c2c5bd88d175d44808870358" id="r_aa8c95b65c2c5bd88d175d44808870358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8c95b65c2c5bd88d175d44808870358">AT91C_EMAC_IER</a>&#160;&#160;&#160;( 0xFFFDC028 ) /* (EMAC) Interrupt Enable Register */</td></tr>
<tr class="memitem:a453dd15b7214968a5dc579d9cb83fc63" id="r_a453dd15b7214968a5dc579d9cb83fc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a453dd15b7214968a5dc579d9cb83fc63">AT91C_EMAC_SA1H</a>&#160;&#160;&#160;( 0xFFFDC09C ) /* (EMAC) Specific Address 1 Top, Last 2 bytes */</td></tr>
<tr class="memitem:a6222d8bebe9c0f7e009f9fac559b8199" id="r_a6222d8bebe9c0f7e009f9fac559b8199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6222d8bebe9c0f7e009f9fac559b8199">AT91C_EMAC_CSE</a>&#160;&#160;&#160;( 0xFFFDC068 ) /* (EMAC) Carrier Sense Error Register */</td></tr>
<tr class="memitem:ad9e9e26cae4c6fe5e99fa60d12b529a1" id="r_ad9e9e26cae4c6fe5e99fa60d12b529a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9e9e26cae4c6fe5e99fa60d12b529a1">AT91C_EMAC_SA3H</a>&#160;&#160;&#160;( 0xFFFDC0AC ) /* (EMAC) Specific Address 3 Top, Last 2 bytes */</td></tr>
<tr class="memitem:aab09a32eb96487bd84897722f9ec6b96" id="r_aab09a32eb96487bd84897722f9ec6b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab09a32eb96487bd84897722f9ec6b96">AT91C_EMAC_RRE</a>&#160;&#160;&#160;( 0xFFFDC06C ) /* (EMAC) Receive Ressource Error Register */</td></tr>
<tr class="memitem:a1e45148baa259fdcd621f914fa4d2223" id="r_a1e45148baa259fdcd621f914fa4d2223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e45148baa259fdcd621f914fa4d2223">AT91C_EMAC_STE</a>&#160;&#160;&#160;( 0xFFFDC084 ) /* (EMAC) SQE Test Error Register */</td></tr>
<tr class="memitem:aedd5fc8b746667f76d010547bebe7f75" id="r_aedd5fc8b746667f76d010547bebe7f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedd5fc8b746667f76d010547bebe7f75">AT91C_ADC_PTSR</a>&#160;&#160;&#160;( 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */</td></tr>
<tr class="memitem:acb2e0811e7c94f6d9a8bfecf7b5c4fca" id="r_acb2e0811e7c94f6d9a8bfecf7b5c4fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb2e0811e7c94f6d9a8bfecf7b5c4fca">AT91C_ADC_PTCR</a>&#160;&#160;&#160;( 0xFFFD8120 ) /* (PDC_ADC) PDC Transfer Control Register */</td></tr>
<tr class="memitem:a687d5ee4e4d301a76d483c7843dfbfd2" id="r_a687d5ee4e4d301a76d483c7843dfbfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a687d5ee4e4d301a76d483c7843dfbfd2">AT91C_ADC_TNPR</a>&#160;&#160;&#160;( 0xFFFD8118 ) /* (PDC_ADC) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:ac828a2db9a21ba3e5f2ff2e43353632b" id="r_ac828a2db9a21ba3e5f2ff2e43353632b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac828a2db9a21ba3e5f2ff2e43353632b">AT91C_ADC_TNCR</a>&#160;&#160;&#160;( 0xFFFD811C ) /* (PDC_ADC) Transmit Next Counter Register */</td></tr>
<tr class="memitem:aaf9a708c4e1f3fdd7161aa456b8cdf89" id="r_aaf9a708c4e1f3fdd7161aa456b8cdf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf9a708c4e1f3fdd7161aa456b8cdf89">AT91C_ADC_RNPR</a>&#160;&#160;&#160;( 0xFFFD8110 ) /* (PDC_ADC) Receive Next Pointer Register */</td></tr>
<tr class="memitem:aad0066e0944197a569edfdf048b3e8fd" id="r_aad0066e0944197a569edfdf048b3e8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0066e0944197a569edfdf048b3e8fd">AT91C_ADC_RNCR</a>&#160;&#160;&#160;( 0xFFFD8114 ) /* (PDC_ADC) Receive Next Counter Register */</td></tr>
<tr class="memitem:a29ebb54cad9b08d7dfe19c6b99334e3b" id="r_a29ebb54cad9b08d7dfe19c6b99334e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29ebb54cad9b08d7dfe19c6b99334e3b">AT91C_ADC_RPR</a>&#160;&#160;&#160;( 0xFFFD8100 ) /* (PDC_ADC) Receive Pointer Register */</td></tr>
<tr class="memitem:a9c04ee8fc091c56447bc576629f7422b" id="r_a9c04ee8fc091c56447bc576629f7422b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c04ee8fc091c56447bc576629f7422b">AT91C_ADC_TCR</a>&#160;&#160;&#160;( 0xFFFD810C ) /* (PDC_ADC) Transmit Counter Register */</td></tr>
<tr class="memitem:a3bccb57bed16072b4616f112c3694c88" id="r_a3bccb57bed16072b4616f112c3694c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bccb57bed16072b4616f112c3694c88">AT91C_ADC_TPR</a>&#160;&#160;&#160;( 0xFFFD8108 ) /* (PDC_ADC) Transmit Pointer Register */</td></tr>
<tr class="memitem:a001ab907b43f9ced9cba11a18977bd38" id="r_a001ab907b43f9ced9cba11a18977bd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a001ab907b43f9ced9cba11a18977bd38">AT91C_ADC_RCR</a>&#160;&#160;&#160;( 0xFFFD8104 ) /* (PDC_ADC) Receive Counter Register */</td></tr>
<tr class="memitem:a22438fa7bedaa163f38fd9856d2ab7bf" id="r_a22438fa7bedaa163f38fd9856d2ab7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22438fa7bedaa163f38fd9856d2ab7bf">AT91C_ADC_CDR2</a>&#160;&#160;&#160;( 0xFFFD8038 ) /* (ADC) ADC Channel Data Register 2 */</td></tr>
<tr class="memitem:ab9623ccab1e65740bbb37261556afee2" id="r_ab9623ccab1e65740bbb37261556afee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9623ccab1e65740bbb37261556afee2">AT91C_ADC_CDR3</a>&#160;&#160;&#160;( 0xFFFD803C ) /* (ADC) ADC Channel Data Register 3 */</td></tr>
<tr class="memitem:a6cb14877b6cc91908cbde4dece6e3aa7" id="r_a6cb14877b6cc91908cbde4dece6e3aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cb14877b6cc91908cbde4dece6e3aa7">AT91C_ADC_CDR0</a>&#160;&#160;&#160;( 0xFFFD8030 ) /* (ADC) ADC Channel Data Register 0 */</td></tr>
<tr class="memitem:a592e6596725a224723b3cbc3ac0cfdf9" id="r_a592e6596725a224723b3cbc3ac0cfdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a592e6596725a224723b3cbc3ac0cfdf9">AT91C_ADC_CDR5</a>&#160;&#160;&#160;( 0xFFFD8044 ) /* (ADC) ADC Channel Data Register 5 */</td></tr>
<tr class="memitem:a183514b7877b61f4d197a266f5fb3901" id="r_a183514b7877b61f4d197a266f5fb3901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a183514b7877b61f4d197a266f5fb3901">AT91C_ADC_CHDR</a>&#160;&#160;&#160;( 0xFFFD8014 ) /* (ADC) ADC Channel Disable Register */</td></tr>
<tr class="memitem:a00db6d32482d1a19ed2e52aabf3fac8b" id="r_a00db6d32482d1a19ed2e52aabf3fac8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00db6d32482d1a19ed2e52aabf3fac8b">AT91C_ADC_SR</a>&#160;&#160;&#160;( 0xFFFD801C ) /* (ADC) ADC Status Register */</td></tr>
<tr class="memitem:a559fa100fd18c7176033e1fdf7680d03" id="r_a559fa100fd18c7176033e1fdf7680d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a559fa100fd18c7176033e1fdf7680d03">AT91C_ADC_CDR4</a>&#160;&#160;&#160;( 0xFFFD8040 ) /* (ADC) ADC Channel Data Register 4 */</td></tr>
<tr class="memitem:ad99e2dc67e83b6fa488479d1733eb48c" id="r_ad99e2dc67e83b6fa488479d1733eb48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad99e2dc67e83b6fa488479d1733eb48c">AT91C_ADC_CDR1</a>&#160;&#160;&#160;( 0xFFFD8034 ) /* (ADC) ADC Channel Data Register 1 */</td></tr>
<tr class="memitem:a5a9ed21be1e440d5b6a55b2ec769881b" id="r_a5a9ed21be1e440d5b6a55b2ec769881b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a9ed21be1e440d5b6a55b2ec769881b">AT91C_ADC_LCDR</a>&#160;&#160;&#160;( 0xFFFD8020 ) /* (ADC) ADC Last Converted Data Register */</td></tr>
<tr class="memitem:ad61c454c2163fd559a550e57438cc6d4" id="r_ad61c454c2163fd559a550e57438cc6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad61c454c2163fd559a550e57438cc6d4">AT91C_ADC_IDR</a>&#160;&#160;&#160;( 0xFFFD8028 ) /* (ADC) ADC Interrupt Disable Register */</td></tr>
<tr class="memitem:a042dee2d556b39e4514ea78479fbf281" id="r_a042dee2d556b39e4514ea78479fbf281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a042dee2d556b39e4514ea78479fbf281">AT91C_ADC_CR</a>&#160;&#160;&#160;( 0xFFFD8000 ) /* (ADC) ADC Control Register */</td></tr>
<tr class="memitem:ae6c61a5731118fb1d2e45ff8aa288d3c" id="r_ae6c61a5731118fb1d2e45ff8aa288d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6c61a5731118fb1d2e45ff8aa288d3c">AT91C_ADC_CDR7</a>&#160;&#160;&#160;( 0xFFFD804C ) /* (ADC) ADC Channel Data Register 7 */</td></tr>
<tr class="memitem:acfb5724dd3b3c5cd2a6536f07b31fbcf" id="r_acfb5724dd3b3c5cd2a6536f07b31fbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfb5724dd3b3c5cd2a6536f07b31fbcf">AT91C_ADC_CDR6</a>&#160;&#160;&#160;( 0xFFFD8048 ) /* (ADC) ADC Channel Data Register 6 */</td></tr>
<tr class="memitem:a9313c0e3e66a87c7d7f060ad63f5a788" id="r_a9313c0e3e66a87c7d7f060ad63f5a788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9313c0e3e66a87c7d7f060ad63f5a788">AT91C_ADC_IER</a>&#160;&#160;&#160;( 0xFFFD8024 ) /* (ADC) ADC Interrupt Enable Register */</td></tr>
<tr class="memitem:a073c7c22c54be83184c4d3a8e885ee5a" id="r_a073c7c22c54be83184c4d3a8e885ee5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a073c7c22c54be83184c4d3a8e885ee5a">AT91C_ADC_CHER</a>&#160;&#160;&#160;( 0xFFFD8010 ) /* (ADC) ADC Channel Enable Register */</td></tr>
<tr class="memitem:ae0e58fc5c5066507fc970f44d871bf9b" id="r_ae0e58fc5c5066507fc970f44d871bf9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0e58fc5c5066507fc970f44d871bf9b">AT91C_ADC_CHSR</a>&#160;&#160;&#160;( 0xFFFD8018 ) /* (ADC) ADC Channel Status Register */</td></tr>
<tr class="memitem:ae21657c56292665c73e3de92ff227f99" id="r_ae21657c56292665c73e3de92ff227f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae21657c56292665c73e3de92ff227f99">AT91C_ADC_MR</a>&#160;&#160;&#160;( 0xFFFD8004 ) /* (ADC) ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ae1a9f653c6d5cbf3dedf0744f7a7d0ac" id="r_ae1a9f653c6d5cbf3dedf0744f7a7d0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">AT91C_ADC_IMR</a>&#160;&#160;&#160;( 0xFFFD802C ) /* (ADC) ADC Interrupt Mask Register */</td></tr>
<tr class="memitem:a2430db01071f1d6431164589b84c1b6e" id="r_a2430db01071f1d6431164589b84c1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2430db01071f1d6431164589b84c1b6e">AT91C_AES_TPR</a>&#160;&#160;&#160;( 0xFFFA4108 ) /* (PDC_AES) Transmit Pointer Register */</td></tr>
<tr class="memitem:a1c75aa90c4104c77acc173c09e733745" id="r_a1c75aa90c4104c77acc173c09e733745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c75aa90c4104c77acc173c09e733745">AT91C_AES_PTCR</a>&#160;&#160;&#160;( 0xFFFA4120 ) /* (PDC_AES) PDC Transfer Control Register */</td></tr>
<tr class="memitem:acba3cfefdb529236a38ce91103576404" id="r_acba3cfefdb529236a38ce91103576404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acba3cfefdb529236a38ce91103576404">AT91C_AES_RNPR</a>&#160;&#160;&#160;( 0xFFFA4110 ) /* (PDC_AES) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a75f0347869b41b1e28c32ff50123650b" id="r_a75f0347869b41b1e28c32ff50123650b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75f0347869b41b1e28c32ff50123650b">AT91C_AES_TNCR</a>&#160;&#160;&#160;( 0xFFFA411C ) /* (PDC_AES) Transmit Next Counter Register */</td></tr>
<tr class="memitem:a2f6854fcd45cb6be115709343a1920f5" id="r_a2f6854fcd45cb6be115709343a1920f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f6854fcd45cb6be115709343a1920f5">AT91C_AES_TCR</a>&#160;&#160;&#160;( 0xFFFA410C ) /* (PDC_AES) Transmit Counter Register */</td></tr>
<tr class="memitem:a5ea6c7d99224a939d8d21b901f83f799" id="r_a5ea6c7d99224a939d8d21b901f83f799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ea6c7d99224a939d8d21b901f83f799">AT91C_AES_RCR</a>&#160;&#160;&#160;( 0xFFFA4104 ) /* (PDC_AES) Receive Counter Register */</td></tr>
<tr class="memitem:a87fe38d8f15759a045759bc5255e9b6d" id="r_a87fe38d8f15759a045759bc5255e9b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87fe38d8f15759a045759bc5255e9b6d">AT91C_AES_RNCR</a>&#160;&#160;&#160;( 0xFFFA4114 ) /* (PDC_AES) Receive Next Counter Register */</td></tr>
<tr class="memitem:a1edc3dc820a24aacc862e10c31d0b07b" id="r_a1edc3dc820a24aacc862e10c31d0b07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1edc3dc820a24aacc862e10c31d0b07b">AT91C_AES_TNPR</a>&#160;&#160;&#160;( 0xFFFA4118 ) /* (PDC_AES) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a027c9b3e454afbc6713cd13dc58ccc98" id="r_a027c9b3e454afbc6713cd13dc58ccc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a027c9b3e454afbc6713cd13dc58ccc98">AT91C_AES_RPR</a>&#160;&#160;&#160;( 0xFFFA4100 ) /* (PDC_AES) Receive Pointer Register */</td></tr>
<tr class="memitem:aef202581cf4db383de4c0c430b67471e" id="r_aef202581cf4db383de4c0c430b67471e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef202581cf4db383de4c0c430b67471e">AT91C_AES_PTSR</a>&#160;&#160;&#160;( 0xFFFA4124 ) /* (PDC_AES) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a3612d5e491bfce45d807637ecd0e7e9f" id="r_a3612d5e491bfce45d807637ecd0e7e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3612d5e491bfce45d807637ecd0e7e9f">AT91C_AES_IVxR</a>&#160;&#160;&#160;( 0xFFFA4060 ) /* (AES) Initialization Vector x Register */</td></tr>
<tr class="memitem:a32b02e34900913286d245944748d2e1e" id="r_a32b02e34900913286d245944748d2e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32b02e34900913286d245944748d2e1e">AT91C_AES_MR</a>&#160;&#160;&#160;( 0xFFFA4004 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:ad8a369bdc803c629795d673b3f3a029e" id="r_ad8a369bdc803c629795d673b3f3a029e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8a369bdc803c629795d673b3f3a029e">AT91C_AES_VR</a>&#160;&#160;&#160;( 0xFFFA40FC ) /* (AES) AES Version Register */</td></tr>
<tr class="memitem:aef7c5e32afeb936ba3054fb3323dddad" id="r_aef7c5e32afeb936ba3054fb3323dddad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef7c5e32afeb936ba3054fb3323dddad">AT91C_AES_ODATAxR</a>&#160;&#160;&#160;( 0xFFFA4050 ) /* (AES) Output Data x Register */</td></tr>
<tr class="memitem:a0f706a8b040a999c43e7de553dff5392" id="r_a0f706a8b040a999c43e7de553dff5392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f706a8b040a999c43e7de553dff5392">AT91C_AES_IDATAxR</a>&#160;&#160;&#160;( 0xFFFA4040 ) /* (AES) Input Data x Register */</td></tr>
<tr class="memitem:ac31cfc202570d19f5078ec14fc7f56ec" id="r_ac31cfc202570d19f5078ec14fc7f56ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac31cfc202570d19f5078ec14fc7f56ec">AT91C_AES_CR</a>&#160;&#160;&#160;( 0xFFFA4000 ) /* (AES) Control Register */</td></tr>
<tr class="memitem:ad940386dc1fc86d26f4b4ed00d6a8372" id="r_ad940386dc1fc86d26f4b4ed00d6a8372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad940386dc1fc86d26f4b4ed00d6a8372">AT91C_AES_IDR</a>&#160;&#160;&#160;( 0xFFFA4014 ) /* (AES) Interrupt Disable Register */</td></tr>
<tr class="memitem:a048d95c7aaa445f49ede3477d2c4ea96" id="r_a048d95c7aaa445f49ede3477d2c4ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a048d95c7aaa445f49ede3477d2c4ea96">AT91C_AES_IMR</a>&#160;&#160;&#160;( 0xFFFA4018 ) /* (AES) Interrupt Mask Register */</td></tr>
<tr class="memitem:a860a51aa2814b73c5943113808730069" id="r_a860a51aa2814b73c5943113808730069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a860a51aa2814b73c5943113808730069">AT91C_AES_IER</a>&#160;&#160;&#160;( 0xFFFA4010 ) /* (AES) Interrupt Enable Register */</td></tr>
<tr class="memitem:a0346a33eb0298e9f6779072a79abe2e3" id="r_a0346a33eb0298e9f6779072a79abe2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0346a33eb0298e9f6779072a79abe2e3">AT91C_AES_KEYWxR</a>&#160;&#160;&#160;( 0xFFFA4020 ) /* (AES) Key Word x Register */</td></tr>
<tr class="memitem:a946b865d3d04076aa9f75d072a8f0377" id="r_a946b865d3d04076aa9f75d072a8f0377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a946b865d3d04076aa9f75d072a8f0377">AT91C_AES_ISR</a>&#160;&#160;&#160;( 0xFFFA401C ) /* (AES) Interrupt Status Register */</td></tr>
<tr class="memitem:a62ada5eb7c12592496d656ce29af0169" id="r_a62ada5eb7c12592496d656ce29af0169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62ada5eb7c12592496d656ce29af0169">AT91C_TDES_RNCR</a>&#160;&#160;&#160;( 0xFFFA8114 ) /* (PDC_TDES) Receive Next Counter Register */</td></tr>
<tr class="memitem:ae030a944322ae47aa701a524e1c0e9d1" id="r_ae030a944322ae47aa701a524e1c0e9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae030a944322ae47aa701a524e1c0e9d1">AT91C_TDES_TCR</a>&#160;&#160;&#160;( 0xFFFA810C ) /* (PDC_TDES) Transmit Counter Register */</td></tr>
<tr class="memitem:a43c65e0740ae391e12a7861e3fc47f83" id="r_a43c65e0740ae391e12a7861e3fc47f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43c65e0740ae391e12a7861e3fc47f83">AT91C_TDES_RCR</a>&#160;&#160;&#160;( 0xFFFA8104 ) /* (PDC_TDES) Receive Counter Register */</td></tr>
<tr class="memitem:a537fd7a96e9ee4087af824364ac7c68a" id="r_a537fd7a96e9ee4087af824364ac7c68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a537fd7a96e9ee4087af824364ac7c68a">AT91C_TDES_TNPR</a>&#160;&#160;&#160;( 0xFFFA8118 ) /* (PDC_TDES) Transmit Next Pointer Register */</td></tr>
<tr class="memitem:a61f3fb74165894657623305323349cc8" id="r_a61f3fb74165894657623305323349cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f3fb74165894657623305323349cc8">AT91C_TDES_RNPR</a>&#160;&#160;&#160;( 0xFFFA8110 ) /* (PDC_TDES) Receive Next Pointer Register */</td></tr>
<tr class="memitem:a2b621cf62f73979cc9209de2aede09c2" id="r_a2b621cf62f73979cc9209de2aede09c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b621cf62f73979cc9209de2aede09c2">AT91C_TDES_RPR</a>&#160;&#160;&#160;( 0xFFFA8100 ) /* (PDC_TDES) Receive Pointer Register */</td></tr>
<tr class="memitem:a299cd73e0ae4143389b72fd27112d32d" id="r_a299cd73e0ae4143389b72fd27112d32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a299cd73e0ae4143389b72fd27112d32d">AT91C_TDES_TNCR</a>&#160;&#160;&#160;( 0xFFFA811C ) /* (PDC_TDES) Transmit Next Counter Register */</td></tr>
<tr class="memitem:a05744a1d85175fc77a2f610899036f1e" id="r_a05744a1d85175fc77a2f610899036f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05744a1d85175fc77a2f610899036f1e">AT91C_TDES_TPR</a>&#160;&#160;&#160;( 0xFFFA8108 ) /* (PDC_TDES) Transmit Pointer Register */</td></tr>
<tr class="memitem:aa785767a83684cf80daf29aa72f74bad" id="r_aa785767a83684cf80daf29aa72f74bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa785767a83684cf80daf29aa72f74bad">AT91C_TDES_PTSR</a>&#160;&#160;&#160;( 0xFFFA8124 ) /* (PDC_TDES) PDC Transfer Status Register */</td></tr>
<tr class="memitem:a150d9f8bc8dabcb815bf53e2d162d2d5" id="r_a150d9f8bc8dabcb815bf53e2d162d2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a150d9f8bc8dabcb815bf53e2d162d2d5">AT91C_TDES_PTCR</a>&#160;&#160;&#160;( 0xFFFA8120 ) /* (PDC_TDES) PDC Transfer Control Register */</td></tr>
<tr class="memitem:aec67b1bb70b34174c217c4e8b4be87f7" id="r_aec67b1bb70b34174c217c4e8b4be87f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec67b1bb70b34174c217c4e8b4be87f7">AT91C_TDES_KEY2WxR</a>&#160;&#160;&#160;( 0xFFFA8028 ) /* (TDES) Key 2 Word x Register */</td></tr>
<tr class="memitem:ad313a061fa6535cce88bfb7be85afb7f" id="r_ad313a061fa6535cce88bfb7be85afb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad313a061fa6535cce88bfb7be85afb7f">AT91C_TDES_KEY3WxR</a>&#160;&#160;&#160;( 0xFFFA8030 ) /* (TDES) Key 3 Word x Register */</td></tr>
<tr class="memitem:aee54878ff2fbec3f7a7d490e69059e1d" id="r_aee54878ff2fbec3f7a7d490e69059e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee54878ff2fbec3f7a7d490e69059e1d">AT91C_TDES_IDR</a>&#160;&#160;&#160;( 0xFFFA8014 ) /* (TDES) Interrupt Disable Register */</td></tr>
<tr class="memitem:ac205baf8e33ec082ccf10371fb6be5d7" id="r_ac205baf8e33ec082ccf10371fb6be5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac205baf8e33ec082ccf10371fb6be5d7">AT91C_TDES_VR</a>&#160;&#160;&#160;( 0xFFFA80FC ) /* (TDES) TDES Version Register */</td></tr>
<tr class="memitem:a39267cefc5664ca9797369d9f22c9f3a" id="r_a39267cefc5664ca9797369d9f22c9f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39267cefc5664ca9797369d9f22c9f3a">AT91C_TDES_IVxR</a>&#160;&#160;&#160;( 0xFFFA8060 ) /* (TDES) Initialization Vector x Register */</td></tr>
<tr class="memitem:a8dc9d7226363dfb759da53c8a603e639" id="r_a8dc9d7226363dfb759da53c8a603e639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dc9d7226363dfb759da53c8a603e639">AT91C_TDES_ODATAxR</a>&#160;&#160;&#160;( 0xFFFA8050 ) /* (TDES) Output Data x Register */</td></tr>
<tr class="memitem:abd588f46481cae110e3ce749f3a10dc9" id="r_abd588f46481cae110e3ce749f3a10dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd588f46481cae110e3ce749f3a10dc9">AT91C_TDES_IMR</a>&#160;&#160;&#160;( 0xFFFA8018 ) /* (TDES) Interrupt Mask Register */</td></tr>
<tr class="memitem:a25af00b40bd48773ce174469094bcd6e" id="r_a25af00b40bd48773ce174469094bcd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25af00b40bd48773ce174469094bcd6e">AT91C_TDES_MR</a>&#160;&#160;&#160;( 0xFFFA8004 ) /* (TDES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="memitem:a83abfb711d89001d93b116d5301ff0f9" id="r_a83abfb711d89001d93b116d5301ff0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83abfb711d89001d93b116d5301ff0f9">AT91C_TDES_CR</a>&#160;&#160;&#160;( 0xFFFA8000 ) /* (TDES) Control Register */</td></tr>
<tr class="memitem:ab9da040c38ba7dbfaa2432a07b1e567a" id="r_ab9da040c38ba7dbfaa2432a07b1e567a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9da040c38ba7dbfaa2432a07b1e567a">AT91C_TDES_IER</a>&#160;&#160;&#160;( 0xFFFA8010 ) /* (TDES) Interrupt Enable Register */</td></tr>
<tr class="memitem:a1f4be225e66480bbdfe0dc74ca11875b" id="r_a1f4be225e66480bbdfe0dc74ca11875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f4be225e66480bbdfe0dc74ca11875b">AT91C_TDES_ISR</a>&#160;&#160;&#160;( 0xFFFA801C ) /* (TDES) Interrupt Status Register */</td></tr>
<tr class="memitem:a12fbd6ac9d3a98d54f041a06ab941c79" id="r_a12fbd6ac9d3a98d54f041a06ab941c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12fbd6ac9d3a98d54f041a06ab941c79">AT91C_TDES_IDATAxR</a>&#160;&#160;&#160;( 0xFFFA8040 ) /* (TDES) Input Data x Register */</td></tr>
<tr class="memitem:a126e73b31bb2b887983ecb51d0785f83" id="r_a126e73b31bb2b887983ecb51d0785f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a126e73b31bb2b887983ecb51d0785f83">AT91C_TDES_KEY1WxR</a>&#160;&#160;&#160;( 0xFFFA8020 ) /* (TDES) Key 1 Word x Register */</td></tr>
<tr class="memitem:aeea54d22764c1f8519e7e7418e99fee1" id="r_aeea54d22764c1f8519e7e7418e99fee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a>&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PA0 */</td></tr>
<tr class="memitem:ae764e856a943edff9ba4ead9c1b6559d" id="r_ae764e856a943edff9ba4ead9c1b6559d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae764e856a943edff9ba4ead9c1b6559d">AT91C_PA0_RXD0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  USART 0 Receive Data */</td></tr>
<tr class="memitem:a522269fc45e31f4d04bcc5b1c2a5d425" id="r_a522269fc45e31f4d04bcc5b1c2a5d425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a>&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PA1 */</td></tr>
<tr class="memitem:aac99f66c86c155a7f73ff8cb74fc7f04" id="r_aac99f66c86c155a7f73ff8cb74fc7f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac99f66c86c155a7f73ff8cb74fc7f04">AT91C_PA1_TXD0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  USART 0 Transmit Data */</td></tr>
<tr class="memitem:ae235237779e93d17ad5c39b8c9031c18" id="r_ae235237779e93d17ad5c39b8c9031c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a>&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PA10 */</td></tr>
<tr class="memitem:aa8ff70af346a5eb2f560bb9e82748aec" id="r_aa8ff70af346a5eb2f560bb9e82748aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8ff70af346a5eb2f560bb9e82748aec">AT91C_PA10_TWD</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  TWI Two-wire Serial Data */</td></tr>
<tr class="memitem:a39be3ba7ad9039551771e69e311a231a" id="r_a39be3ba7ad9039551771e69e311a231a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a>&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PA11 */</td></tr>
<tr class="memitem:a08b7ff9a16b1079702deddb598c005ec" id="r_a08b7ff9a16b1079702deddb598c005ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08b7ff9a16b1079702deddb598c005ec">AT91C_PA11_TWCK</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  TWI Two-wire Serial Clock */</td></tr>
<tr class="memitem:a080ecb6380a731bc7de865a96dacf6ff" id="r_a080ecb6380a731bc7de865a96dacf6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a>&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PA12 */</td></tr>
<tr class="memitem:ad0a9a05d93b896704ba3387bfbb1a3bd" id="r_ad0a9a05d93b896704ba3387bfbb1a3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0a9a05d93b896704ba3387bfbb1a3bd">AT91C_PA12_NPCS00</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  SPI 0 Peripheral Chip Select 0 */</td></tr>
<tr class="memitem:a862f67ef82068efbfb0c9eee3ce1a09a" id="r_a862f67ef82068efbfb0c9eee3ce1a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a>&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PA13 */</td></tr>
<tr class="memitem:a574d04e1674a60cd972ec220f370558d" id="r_a574d04e1674a60cd972ec220f370558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a574d04e1674a60cd972ec220f370558d">AT91C_PA13_NPCS01</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  SPI 0 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:a93fb6820b59623acd71f0e5720d6df8c" id="r_a93fb6820b59623acd71f0e5720d6df8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93fb6820b59623acd71f0e5720d6df8c">AT91C_PA13_PCK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  PMC Programmable Clock Output 1 */</td></tr>
<tr class="memitem:ab106d256f2373c4b8954adcadad53eca" id="r_ab106d256f2373c4b8954adcadad53eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a>&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PA14 */</td></tr>
<tr class="memitem:a8a3639adb2dc4705b42ab57eef2aaab3" id="r_a8a3639adb2dc4705b42ab57eef2aaab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a3639adb2dc4705b42ab57eef2aaab3">AT91C_PA14_NPCS02</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  SPI 0 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:af2c42bcc045e0f46301dcdd239b0177d" id="r_af2c42bcc045e0f46301dcdd239b0177d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2c42bcc045e0f46301dcdd239b0177d">AT91C_PA14_IRQ1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  External Interrupt 1 */</td></tr>
<tr class="memitem:a80e8b61485c6d998cf7254a355562d69" id="r_a80e8b61485c6d998cf7254a355562d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a>&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PA15 */</td></tr>
<tr class="memitem:a610ee720a25766a546d9d0a87f73f32f" id="r_a610ee720a25766a546d9d0a87f73f32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a610ee720a25766a546d9d0a87f73f32f">AT91C_PA15_NPCS03</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  SPI 0 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:adfb4c0d203a0906b44107952f7c809fa" id="r_adfb4c0d203a0906b44107952f7c809fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfb4c0d203a0906b44107952f7c809fa">AT91C_PA15_TCLK2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  Timer Counter 2 external clock input */</td></tr>
<tr class="memitem:a133ac8b6b912d98c131fc86829208e37" id="r_a133ac8b6b912d98c131fc86829208e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a>&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PA16 */</td></tr>
<tr class="memitem:ab41a0f0eaf7f4e79a18ec3f9a102c670" id="r_ab41a0f0eaf7f4e79a18ec3f9a102c670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab41a0f0eaf7f4e79a18ec3f9a102c670">AT91C_PA16_MISO0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  SPI 0 Master In Slave */</td></tr>
<tr class="memitem:aa2427a5211cf4003560a5f56ff04ea00" id="r_aa2427a5211cf4003560a5f56ff04ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a>&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PA17 */</td></tr>
<tr class="memitem:ad1b14f79f81cae8dbf8aca28ff29e3d4" id="r_ad1b14f79f81cae8dbf8aca28ff29e3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1b14f79f81cae8dbf8aca28ff29e3d4">AT91C_PA17_MOSI0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  SPI 0 Master Out Slave */</td></tr>
<tr class="memitem:a638521370866f7680dd90859c1ba08fe" id="r_a638521370866f7680dd90859c1ba08fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a>&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PA18 */</td></tr>
<tr class="memitem:a2c441c0e1ca371da296d3ed86b450f40" id="r_a2c441c0e1ca371da296d3ed86b450f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c441c0e1ca371da296d3ed86b450f40">AT91C_PA18_SPCK0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  SPI 0 Serial Clock */</td></tr>
<tr class="memitem:aca5c14239b907072066cf81421a5b885" id="r_aca5c14239b907072066cf81421a5b885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a>&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PA19 */</td></tr>
<tr class="memitem:ad8f4e515f6b85290895267200a99995f" id="r_ad8f4e515f6b85290895267200a99995f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8f4e515f6b85290895267200a99995f">AT91C_PA19_CANRX</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  CAN Receive */</td></tr>
<tr class="memitem:a04c1f6628e573d3e5be119da42e8920f" id="r_a04c1f6628e573d3e5be119da42e8920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a>&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PA2 */</td></tr>
<tr class="memitem:aca9f42f91351c6fa201e4b646d18551c" id="r_aca9f42f91351c6fa201e4b646d18551c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca9f42f91351c6fa201e4b646d18551c">AT91C_PA2_SCK0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  USART 0 Serial Clock */</td></tr>
<tr class="memitem:a0ebd416b71c12288461fedb9e82c3c44" id="r_a0ebd416b71c12288461fedb9e82c3c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ebd416b71c12288461fedb9e82c3c44">AT91C_PA2_NPCS11</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  SPI 1 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:a8a4416e6288f30100352d997d3e0958c" id="r_a8a4416e6288f30100352d997d3e0958c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a>&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PA20 */</td></tr>
<tr class="memitem:a91c59ce5351a7310dd5840ef6a18741f" id="r_a91c59ce5351a7310dd5840ef6a18741f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91c59ce5351a7310dd5840ef6a18741f">AT91C_PA20_CANTX</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  CAN Transmit */</td></tr>
<tr class="memitem:a1f938aecf684443fe5cc29cfde5c9766" id="r_a1f938aecf684443fe5cc29cfde5c9766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a>&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PA21 */</td></tr>
<tr class="memitem:a018080f19b0b6287e71f2c92b7793019" id="r_a018080f19b0b6287e71f2c92b7793019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a018080f19b0b6287e71f2c92b7793019">AT91C_PA21_TF</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  SSC Transmit Frame Sync */</td></tr>
<tr class="memitem:a77f72b5d4d70ab6a33279ea10e593b9a" id="r_a77f72b5d4d70ab6a33279ea10e593b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77f72b5d4d70ab6a33279ea10e593b9a">AT91C_PA21_NPCS10</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  SPI 1 Peripheral Chip Select 0 */</td></tr>
<tr class="memitem:a9a605b68cdbe4ae1729fc9b4be7dad4f" id="r_a9a605b68cdbe4ae1729fc9b4be7dad4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a>&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PA22 */</td></tr>
<tr class="memitem:ad5bff835705233273e3207092daf7605" id="r_ad5bff835705233273e3207092daf7605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5bff835705233273e3207092daf7605">AT91C_PA22_TK</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SSC Transmit Clock */</td></tr>
<tr class="memitem:aff630cb234bce583dd141a36415e2112" id="r_aff630cb234bce583dd141a36415e2112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff630cb234bce583dd141a36415e2112">AT91C_PA22_SPCK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SPI 1 Serial Clock */</td></tr>
<tr class="memitem:a5b2f60a820cda3a1550d66f78f57f549" id="r_a5b2f60a820cda3a1550d66f78f57f549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a>&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PA23 */</td></tr>
<tr class="memitem:a97c080022627cdb30e4842bd5fc676f1" id="r_a97c080022627cdb30e4842bd5fc676f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97c080022627cdb30e4842bd5fc676f1">AT91C_PA23_TD</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  SSC Transmit data */</td></tr>
<tr class="memitem:a2c8dce0903033f099e75c9889128e1f4" id="r_a2c8dce0903033f099e75c9889128e1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c8dce0903033f099e75c9889128e1f4">AT91C_PA23_MOSI1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  SPI 1 Master Out Slave */</td></tr>
<tr class="memitem:adb532ae4b7a34d41f7a436a3125eccec" id="r_adb532ae4b7a34d41f7a436a3125eccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a>&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PA24 */</td></tr>
<tr class="memitem:a44fc196f2f3c60c4afa8c9e1e86294b8" id="r_a44fc196f2f3c60c4afa8c9e1e86294b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44fc196f2f3c60c4afa8c9e1e86294b8">AT91C_PA24_RD</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  SSC Receive Data */</td></tr>
<tr class="memitem:a2d05ab6c430aa86b21d704056b5239a6" id="r_a2d05ab6c430aa86b21d704056b5239a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d05ab6c430aa86b21d704056b5239a6">AT91C_PA24_MISO1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  SPI 1 Master In Slave */</td></tr>
<tr class="memitem:a305975cc37d59ebe61dc6b7f9cbd3063" id="r_a305975cc37d59ebe61dc6b7f9cbd3063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a>&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PA25 */</td></tr>
<tr class="memitem:a3d8582492b6117857cebd8028749cfba" id="r_a3d8582492b6117857cebd8028749cfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8582492b6117857cebd8028749cfba">AT91C_PA25_RK</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  SSC Receive Clock */</td></tr>
<tr class="memitem:afb2fdffcba2d13815013bead9298e9f8" id="r_afb2fdffcba2d13815013bead9298e9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb2fdffcba2d13815013bead9298e9f8">AT91C_PA25_NPCS11</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  SPI 1 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:a3debdc9672c6df1bfd6224835c2331ce" id="r_a3debdc9672c6df1bfd6224835c2331ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a>&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PA26 */</td></tr>
<tr class="memitem:a94e49c3b0e52be85c8b4bf4b27f5a87e" id="r_a94e49c3b0e52be85c8b4bf4b27f5a87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94e49c3b0e52be85c8b4bf4b27f5a87e">AT91C_PA26_RF</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  SSC Receive Frame Sync */</td></tr>
<tr class="memitem:a32338fe557537707fc36c979d9fc49fa" id="r_a32338fe557537707fc36c979d9fc49fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32338fe557537707fc36c979d9fc49fa">AT91C_PA26_NPCS12</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  SPI 1 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:a76530ab67e450e55c18f790f43f16a7c" id="r_a76530ab67e450e55c18f790f43f16a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a>&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PA27 */</td></tr>
<tr class="memitem:ac9b34f47acfce504eb2ec27640958bb2" id="r_ac9b34f47acfce504eb2ec27640958bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9b34f47acfce504eb2ec27640958bb2">AT91C_PA27_DRXD</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  DBGU Debug Receive Data */</td></tr>
<tr class="memitem:a7514c6e771f3c319af4797a80412b2c7" id="r_a7514c6e771f3c319af4797a80412b2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7514c6e771f3c319af4797a80412b2c7">AT91C_PA27_PCK3</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  PMC Programmable Clock Output 3 */</td></tr>
<tr class="memitem:afc03a891232129aa4e694419b6227ef7" id="r_afc03a891232129aa4e694419b6227ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a>&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PA28 */</td></tr>
<tr class="memitem:acb48bef4831aa866de4c53808dc2a965" id="r_acb48bef4831aa866de4c53808dc2a965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb48bef4831aa866de4c53808dc2a965">AT91C_PA28_DTXD</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  DBGU Debug Transmit Data */</td></tr>
<tr class="memitem:a23c662ae5654da8fdc81785799632ee1" id="r_a23c662ae5654da8fdc81785799632ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a>&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PA29 */</td></tr>
<tr class="memitem:acce1fd83fdf75fd3812c050bfa6a59cf" id="r_acce1fd83fdf75fd3812c050bfa6a59cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acce1fd83fdf75fd3812c050bfa6a59cf">AT91C_PA29_FIQ</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  AIC Fast Interrupt Input */</td></tr>
<tr class="memitem:adf9e93c9b98220d3e43c0e2d02ab7536" id="r_adf9e93c9b98220d3e43c0e2d02ab7536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf9e93c9b98220d3e43c0e2d02ab7536">AT91C_PA29_NPCS13</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  SPI 1 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:aa093f6b38813c359c8f91c6b7ba656a9" id="r_aa093f6b38813c359c8f91c6b7ba656a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a>&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PA3 */</td></tr>
<tr class="memitem:a26acec51368196e01512e75f476a0db4" id="r_a26acec51368196e01512e75f476a0db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26acec51368196e01512e75f476a0db4">AT91C_PA3_RTS0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  USART 0 Ready To Send */</td></tr>
<tr class="memitem:abd98a3a9b0be3c17caac67359f579048" id="r_abd98a3a9b0be3c17caac67359f579048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd98a3a9b0be3c17caac67359f579048">AT91C_PA3_NPCS12</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  SPI 1 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:a4a4adbd2483d8f529366a2e7472172c8" id="r_a4a4adbd2483d8f529366a2e7472172c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a>&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PA30 */</td></tr>
<tr class="memitem:a5706beca47b0dead64a9bbf403992058" id="r_a5706beca47b0dead64a9bbf403992058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5706beca47b0dead64a9bbf403992058">AT91C_PA30_IRQ0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  External Interrupt 0 */</td></tr>
<tr class="memitem:a704e369faafba3cd58c5736b5bd38518" id="r_a704e369faafba3cd58c5736b5bd38518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a704e369faafba3cd58c5736b5bd38518">AT91C_PA30_PCK2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  PMC Programmable Clock Output 2 */</td></tr>
<tr class="memitem:a5ca57e2345a5a38d158ea8e56b83b23f" id="r_a5ca57e2345a5a38d158ea8e56b83b23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a>&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PA4 */</td></tr>
<tr class="memitem:a484b4c239750f95ed7aa05f1d23c8fb2" id="r_a484b4c239750f95ed7aa05f1d23c8fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a484b4c239750f95ed7aa05f1d23c8fb2">AT91C_PA4_CTS0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  USART 0 Clear To Send */</td></tr>
<tr class="memitem:aa9d813936077ad520f7dc8585b1ef6b2" id="r_aa9d813936077ad520f7dc8585b1ef6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9d813936077ad520f7dc8585b1ef6b2">AT91C_PA4_NPCS13</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  SPI 1 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:a5096171be0ea590a81beb2aadb9dba29" id="r_a5096171be0ea590a81beb2aadb9dba29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a>&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PA5 */</td></tr>
<tr class="memitem:a825d8b89bd38a737738c530601771730" id="r_a825d8b89bd38a737738c530601771730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a825d8b89bd38a737738c530601771730">AT91C_PA5_RXD1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  USART 1 Receive Data */</td></tr>
<tr class="memitem:adde445b47732bff0955f9b79a65c2abb" id="r_adde445b47732bff0955f9b79a65c2abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a>&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PA6 */</td></tr>
<tr class="memitem:a0209f67360ef8515ecf5127b1ce7ada2" id="r_a0209f67360ef8515ecf5127b1ce7ada2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0209f67360ef8515ecf5127b1ce7ada2">AT91C_PA6_TXD1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  USART 1 Transmit Data */</td></tr>
<tr class="memitem:a92630fd5d17ea2d00d53d02ea400907d" id="r_a92630fd5d17ea2d00d53d02ea400907d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a>&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PA7 */</td></tr>
<tr class="memitem:af7f82bc7c701d5d0b459a18bf690334c" id="r_af7f82bc7c701d5d0b459a18bf690334c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7f82bc7c701d5d0b459a18bf690334c">AT91C_PA7_SCK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  USART 1 Serial Clock */</td></tr>
<tr class="memitem:a2b1df832272aa8e1f58266b5b3d246f8" id="r_a2b1df832272aa8e1f58266b5b3d246f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b1df832272aa8e1f58266b5b3d246f8">AT91C_PA7_NPCS01</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  SPI 0 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:ae943dc78ec9df64f417a87c83348b235" id="r_ae943dc78ec9df64f417a87c83348b235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a>&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PA8 */</td></tr>
<tr class="memitem:a3dc48a217dd653c2d8c50396f9a53189" id="r_a3dc48a217dd653c2d8c50396f9a53189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dc48a217dd653c2d8c50396f9a53189">AT91C_PA8_RTS1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  USART 1 Ready To Send */</td></tr>
<tr class="memitem:a0a2c133274893b751286aced05a13b02" id="r_a0a2c133274893b751286aced05a13b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a2c133274893b751286aced05a13b02">AT91C_PA8_NPCS02</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  SPI 0 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:a4b0a25fca6be57889ba1ebb18c79433a" id="r_a4b0a25fca6be57889ba1ebb18c79433a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a>&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PA9 */</td></tr>
<tr class="memitem:a1c0e5e7b59e359eedb5de2b7e1d0eae9" id="r_a1c0e5e7b59e359eedb5de2b7e1d0eae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c0e5e7b59e359eedb5de2b7e1d0eae9">AT91C_PA9_CTS1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  USART 1 Clear To Send */</td></tr>
<tr class="memitem:aff04ce9cf2343f0b6b7aa9a7437c34e6" id="r_aff04ce9cf2343f0b6b7aa9a7437c34e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff04ce9cf2343f0b6b7aa9a7437c34e6">AT91C_PA9_NPCS03</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  SPI 0 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:a9c49162ad35940cb64b6e686591bfaef" id="r_a9c49162ad35940cb64b6e686591bfaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a>&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PB0 */</td></tr>
<tr class="memitem:a937c91bac92d19d12f2a89602b0ca4e7" id="r_a937c91bac92d19d12f2a89602b0ca4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a937c91bac92d19d12f2a89602b0ca4e7">AT91C_PB0_ETXCK_EREFCK</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a> )  /*  Ethernet MAC Transmit Clock/Reference Clock */</td></tr>
<tr class="memitem:a53a8ab0a5645f035240facbd64d7ac0f" id="r_a53a8ab0a5645f035240facbd64d7ac0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53a8ab0a5645f035240facbd64d7ac0f">AT91C_PB0_PCK0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a> )  /*  PMC Programmable Clock Output 0 */</td></tr>
<tr class="memitem:a5d6b3145a747949d84b5aae408a96a8a" id="r_a5d6b3145a747949d84b5aae408a96a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a>&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PB1 */</td></tr>
<tr class="memitem:a20b5722e7d37c844a7451c37b1504b4e" id="r_a20b5722e7d37c844a7451c37b1504b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20b5722e7d37c844a7451c37b1504b4e">AT91C_PB1_ETXEN</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a> )  /*  Ethernet MAC Transmit Enable */</td></tr>
<tr class="memitem:a3bc62ade214eebfa2a41f66e8fd90fac" id="r_a3bc62ade214eebfa2a41f66e8fd90fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a>&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PB10 */</td></tr>
<tr class="memitem:aa35adb751b7e4b031183e708cc9d565f" id="r_aa35adb751b7e4b031183e708cc9d565f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa35adb751b7e4b031183e708cc9d565f">AT91C_PB10_ETX2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a> ) /*  Ethernet MAC Transmit Data 2 */</td></tr>
<tr class="memitem:a72c809318aef5101a008e2c11189babb" id="r_a72c809318aef5101a008e2c11189babb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72c809318aef5101a008e2c11189babb">AT91C_PB10_NPCS11</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a> ) /*  SPI 1 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:ae5c36c58855d19f3bfb4ff84be50a75a" id="r_ae5c36c58855d19f3bfb4ff84be50a75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a>&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PB11 */</td></tr>
<tr class="memitem:a40f376d90d085bb063e5fb866adf82a6" id="r_a40f376d90d085bb063e5fb866adf82a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40f376d90d085bb063e5fb866adf82a6">AT91C_PB11_ETX3</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a> ) /*  Ethernet MAC Transmit Data 3 */</td></tr>
<tr class="memitem:ad21cde681bc73af5e6827767ae4d2cb1" id="r_ad21cde681bc73af5e6827767ae4d2cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad21cde681bc73af5e6827767ae4d2cb1">AT91C_PB11_NPCS12</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a> ) /*  SPI 1 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:a437896a6c8170191e425354d906fc327" id="r_a437896a6c8170191e425354d906fc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a>&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PB12 */</td></tr>
<tr class="memitem:af68bcf01606409ed35ea155a32546317" id="r_af68bcf01606409ed35ea155a32546317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af68bcf01606409ed35ea155a32546317">AT91C_PB12_ETXER</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a> ) /*  Ethernet MAC Transmit Coding Error */</td></tr>
<tr class="memitem:a995a60fa5238e3c0c34e0c4dcba91e89" id="r_a995a60fa5238e3c0c34e0c4dcba91e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a995a60fa5238e3c0c34e0c4dcba91e89">AT91C_PB12_TCLK0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a> ) /*  Timer Counter 0 external clock input */</td></tr>
<tr class="memitem:a95ebf081e6824fda1771a0f9185bed7b" id="r_a95ebf081e6824fda1771a0f9185bed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a>&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PB13 */</td></tr>
<tr class="memitem:a555160be722aa7c2431fa43bf8b04b6e" id="r_a555160be722aa7c2431fa43bf8b04b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a555160be722aa7c2431fa43bf8b04b6e">AT91C_PB13_ERX2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a> ) /*  Ethernet MAC Receive Data 2 */</td></tr>
<tr class="memitem:ae94b375c3fe86f0785bc05f66d3f19e1" id="r_ae94b375c3fe86f0785bc05f66d3f19e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae94b375c3fe86f0785bc05f66d3f19e1">AT91C_PB13_NPCS01</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a> ) /*  SPI 0 Peripheral Chip Select 1 */</td></tr>
<tr class="memitem:a782e45f91d47d3f1177dfcaf43274cea" id="r_a782e45f91d47d3f1177dfcaf43274cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a>&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PB14 */</td></tr>
<tr class="memitem:a78e89a5af8e8d58c2450630f0104463c" id="r_a78e89a5af8e8d58c2450630f0104463c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78e89a5af8e8d58c2450630f0104463c">AT91C_PB14_ERX3</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a> ) /*  Ethernet MAC Receive Data 3 */</td></tr>
<tr class="memitem:a4447fa3c87b9eb9a092a3ed8d607f400" id="r_a4447fa3c87b9eb9a092a3ed8d607f400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4447fa3c87b9eb9a092a3ed8d607f400">AT91C_PB14_NPCS02</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a> ) /*  SPI 0 Peripheral Chip Select 2 */</td></tr>
<tr class="memitem:a84584b943c259767dc412b89ada582fb" id="r_a84584b943c259767dc412b89ada582fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a>&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PB15 */</td></tr>
<tr class="memitem:abdb336825186033e917dbe0c272a6071" id="r_abdb336825186033e917dbe0c272a6071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdb336825186033e917dbe0c272a6071">AT91C_PB15_ERXDV</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a> ) /*  Ethernet MAC Receive Data Valid */</td></tr>
<tr class="memitem:a49fdd539a8aee37257910a7e71b39618" id="r_a49fdd539a8aee37257910a7e71b39618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a>&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PB16 */</td></tr>
<tr class="memitem:a1f0696ffeab28566f00561524c09e0db" id="r_a1f0696ffeab28566f00561524c09e0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f0696ffeab28566f00561524c09e0db">AT91C_PB16_ECOL</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a> ) /*  Ethernet MAC Collision Detected */</td></tr>
<tr class="memitem:aba7bf4fc26911dff173698e6e93d92b8" id="r_aba7bf4fc26911dff173698e6e93d92b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7bf4fc26911dff173698e6e93d92b8">AT91C_PB16_NPCS13</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a> ) /*  SPI 1 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:aede99e037b024330b5986083a7c38e0c" id="r_aede99e037b024330b5986083a7c38e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a>&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PB17 */</td></tr>
<tr class="memitem:a39ed5f3a29278bbdf86bb380dfbc92a2" id="r_a39ed5f3a29278bbdf86bb380dfbc92a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39ed5f3a29278bbdf86bb380dfbc92a2">AT91C_PB17_ERXCK</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a> ) /*  Ethernet MAC Receive Clock */</td></tr>
<tr class="memitem:abc4e9c9b9a48d6eaf7ea5358cd28a66a" id="r_abc4e9c9b9a48d6eaf7ea5358cd28a66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc4e9c9b9a48d6eaf7ea5358cd28a66a">AT91C_PB17_NPCS03</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a> ) /*  SPI 0 Peripheral Chip Select 3 */</td></tr>
<tr class="memitem:a82ad77d8a572bc52b0a3710ee11e1a6a" id="r_a82ad77d8a572bc52b0a3710ee11e1a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a>&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PB18 */</td></tr>
<tr class="memitem:aaf25ee215d34b0f2f17074c32fe81b76" id="r_aaf25ee215d34b0f2f17074c32fe81b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf25ee215d34b0f2f17074c32fe81b76">AT91C_PB18_EF100</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a> ) /*  Ethernet MAC Force 100 Mbits/sec */</td></tr>
<tr class="memitem:a7a0790208e5876591d032104d7a15126" id="r_a7a0790208e5876591d032104d7a15126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a0790208e5876591d032104d7a15126">AT91C_PB18_ADTRG</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a> ) /*  ADC External Trigger */</td></tr>
<tr class="memitem:acc02b858dae6dce85049fea8e2c06e61" id="r_acc02b858dae6dce85049fea8e2c06e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a>&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PB19 */</td></tr>
<tr class="memitem:a82f7144ee5d89095019e0bb6d27937db" id="r_a82f7144ee5d89095019e0bb6d27937db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82f7144ee5d89095019e0bb6d27937db">AT91C_PB19_PWM0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a> ) /*  PWM Channel 0 */</td></tr>
<tr class="memitem:ad73a1dc9bbc2a0556084ef8305023421" id="r_ad73a1dc9bbc2a0556084ef8305023421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad73a1dc9bbc2a0556084ef8305023421">AT91C_PB19_TCLK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a> ) /*  Timer Counter 1 external clock input */</td></tr>
<tr class="memitem:a17851bbaec8dedf26164206f05f91652" id="r_a17851bbaec8dedf26164206f05f91652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a>&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PB2 */</td></tr>
<tr class="memitem:a057fa4490fc8ac97ee1e54fa9308bb24" id="r_a057fa4490fc8ac97ee1e54fa9308bb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a057fa4490fc8ac97ee1e54fa9308bb24">AT91C_PB2_ETX0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a> )  /*  Ethernet MAC Transmit Data 0 */</td></tr>
<tr class="memitem:af0faceb43dbbbd5690fda67e4b03bf24" id="r_af0faceb43dbbbd5690fda67e4b03bf24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a>&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PB20 */</td></tr>
<tr class="memitem:a2f9c016c89408bc44be3171db72f589c" id="r_a2f9c016c89408bc44be3171db72f589c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f9c016c89408bc44be3171db72f589c">AT91C_PB20_PWM1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a> ) /*  PWM Channel 1 */</td></tr>
<tr class="memitem:a89cb2a037af30b7d5a7c56c3ddc2d5ba" id="r_a89cb2a037af30b7d5a7c56c3ddc2d5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89cb2a037af30b7d5a7c56c3ddc2d5ba">AT91C_PB20_PCK0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a> ) /*  PMC Programmable Clock Output 0 */</td></tr>
<tr class="memitem:a44903993256f8d2e27ad49aef7761fbe" id="r_a44903993256f8d2e27ad49aef7761fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a>&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PB21 */</td></tr>
<tr class="memitem:a78a14b840eccc116202b041ac10c9f35" id="r_a78a14b840eccc116202b041ac10c9f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78a14b840eccc116202b041ac10c9f35">AT91C_PB21_PWM2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a> ) /*  PWM Channel 2 */</td></tr>
<tr class="memitem:a3901d60bd6f7e7a69bc504eaab545775" id="r_a3901d60bd6f7e7a69bc504eaab545775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3901d60bd6f7e7a69bc504eaab545775">AT91C_PB21_PCK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a> ) /*  PMC Programmable Clock Output 1 */</td></tr>
<tr class="memitem:acf23b54d0ef72350af5ab26beb90ffd3" id="r_acf23b54d0ef72350af5ab26beb90ffd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a>&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PB22 */</td></tr>
<tr class="memitem:adf49856c14283da2e8d36aef16bb2926" id="r_adf49856c14283da2e8d36aef16bb2926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf49856c14283da2e8d36aef16bb2926">AT91C_PB22_PWM3</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a> ) /*  PWM Channel 3 */</td></tr>
<tr class="memitem:a188aedf075541d7a3d37b468f0659edf" id="r_a188aedf075541d7a3d37b468f0659edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a188aedf075541d7a3d37b468f0659edf">AT91C_PB22_PCK2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a> ) /*  PMC Programmable Clock Output 2 */</td></tr>
<tr class="memitem:a7f9ddf2848180f1959ac0523d6ce78b1" id="r_a7f9ddf2848180f1959ac0523d6ce78b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a>&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PB23 */</td></tr>
<tr class="memitem:a4b376a42ac40353346f837cc23aefd7a" id="r_a4b376a42ac40353346f837cc23aefd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b376a42ac40353346f837cc23aefd7a">AT91C_PB23_TIOA0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a> ) /*  Timer Counter 0 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:adda101601ac08b0d90ebac5ef37700d4" id="r_adda101601ac08b0d90ebac5ef37700d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adda101601ac08b0d90ebac5ef37700d4">AT91C_PB23_DCD1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a> ) /*  USART 1 Data Carrier Detect */</td></tr>
<tr class="memitem:a378fd77c2dcad0a12358961497fce038" id="r_a378fd77c2dcad0a12358961497fce038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a>&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PB24 */</td></tr>
<tr class="memitem:a931f0b6dc23d6ceef2dc33afb969643b" id="r_a931f0b6dc23d6ceef2dc33afb969643b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a931f0b6dc23d6ceef2dc33afb969643b">AT91C_PB24_TIOB0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a> ) /*  Timer Counter 0 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="memitem:adcc886b97c42135e38886da263bbdd72" id="r_adcc886b97c42135e38886da263bbdd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcc886b97c42135e38886da263bbdd72">AT91C_PB24_DSR1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a> ) /*  USART 1 Data Set ready */</td></tr>
<tr class="memitem:a331f8dc60ca5d588813d5e8fc0ac9314" id="r_a331f8dc60ca5d588813d5e8fc0ac9314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a>&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PB25 */</td></tr>
<tr class="memitem:a715362ed82132bdeb1fe4e437e2c90ff" id="r_a715362ed82132bdeb1fe4e437e2c90ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a715362ed82132bdeb1fe4e437e2c90ff">AT91C_PB25_TIOA1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:a6eb0238d3bb61b440cc35fca99fab3c5" id="r_a6eb0238d3bb61b440cc35fca99fab3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6eb0238d3bb61b440cc35fca99fab3c5">AT91C_PB25_DTR1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a> ) /*  USART 1 Data Terminal ready */</td></tr>
<tr class="memitem:aa41bd5e572d248257ae58251d5f696eb" id="r_aa41bd5e572d248257ae58251d5f696eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a>&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PB26 */</td></tr>
<tr class="memitem:aeb7cf24ac70fcb768832424fdb168695" id="r_aeb7cf24ac70fcb768832424fdb168695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb7cf24ac70fcb768832424fdb168695">AT91C_PB26_TIOB1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="memitem:a10a8463cf81752761d9637e1c5d94cc0" id="r_a10a8463cf81752761d9637e1c5d94cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10a8463cf81752761d9637e1c5d94cc0">AT91C_PB26_RI1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a> ) /*  USART 1 Ring Indicator */</td></tr>
<tr class="memitem:a0eb876b23aeb1656c1fd9ef7ebc66c8c" id="r_a0eb876b23aeb1656c1fd9ef7ebc66c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a>&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PB27 */</td></tr>
<tr class="memitem:a73eb518caf20706fab2b3d5127b8b05e" id="r_a73eb518caf20706fab2b3d5127b8b05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73eb518caf20706fab2b3d5127b8b05e">AT91C_PB27_TIOA2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:ac7bfd17f62e8739f81e9047b6e7ed3bf" id="r_ac7bfd17f62e8739f81e9047b6e7ed3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7bfd17f62e8739f81e9047b6e7ed3bf">AT91C_PB27_PWM0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a> ) /*  PWM Channel 0 */</td></tr>
<tr class="memitem:a201021bf9b3b460a0f094a6b79ab6db6" id="r_a201021bf9b3b460a0f094a6b79ab6db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a>&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PB28 */</td></tr>
<tr class="memitem:a3e49d3bf56b1296266f511315a28cea0" id="r_a3e49d3bf56b1296266f511315a28cea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e49d3bf56b1296266f511315a28cea0">AT91C_PB28_TIOB2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="memitem:ac6142e80b8bd5d9f9f3d7cd0b870720a" id="r_ac6142e80b8bd5d9f9f3d7cd0b870720a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6142e80b8bd5d9f9f3d7cd0b870720a">AT91C_PB28_PWM1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a> ) /*  PWM Channel 1 */</td></tr>
<tr class="memitem:a67a1ed7c3f28f4f26619cb88039654cb" id="r_a67a1ed7c3f28f4f26619cb88039654cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a>&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PB29 */</td></tr>
<tr class="memitem:a9e8bfdb47e72a0966403eb78dca1a1b7" id="r_a9e8bfdb47e72a0966403eb78dca1a1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e8bfdb47e72a0966403eb78dca1a1b7">AT91C_PB29_PCK1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a> ) /*  PMC Programmable Clock Output 1 */</td></tr>
<tr class="memitem:af4e603862e1e71e3d56f3a73b31a00da" id="r_af4e603862e1e71e3d56f3a73b31a00da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4e603862e1e71e3d56f3a73b31a00da">AT91C_PB29_PWM2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a> ) /*  PWM Channel 2 */</td></tr>
<tr class="memitem:a9e037969eab04a026441edc3623dad30" id="r_a9e037969eab04a026441edc3623dad30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a>&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PB3 */</td></tr>
<tr class="memitem:a52c9acdf15199ef1138f016337e5c9e4" id="r_a52c9acdf15199ef1138f016337e5c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52c9acdf15199ef1138f016337e5c9e4">AT91C_PB3_ETX1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a> )  /*  Ethernet MAC Transmit Data 1 */</td></tr>
<tr class="memitem:a4b5781ed0b37828f159f9e0277373509" id="r_a4b5781ed0b37828f159f9e0277373509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a>&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PB30 */</td></tr>
<tr class="memitem:a2517f5d3e03b4b5f1fd6b2870b5b4ac4" id="r_a2517f5d3e03b4b5f1fd6b2870b5b4ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2517f5d3e03b4b5f1fd6b2870b5b4ac4">AT91C_PB30_PCK2</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a> ) /*  PMC Programmable Clock Output 2 */</td></tr>
<tr class="memitem:a5b7a2b9043c75623d2964a35299830f9" id="r_a5b7a2b9043c75623d2964a35299830f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b7a2b9043c75623d2964a35299830f9">AT91C_PB30_PWM3</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a> ) /*  PWM Channel 3 */</td></tr>
<tr class="memitem:a7b6692b4cb712d98bcd272a25dc1292b" id="r_a7b6692b4cb712d98bcd272a25dc1292b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a>&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PB4 */</td></tr>
<tr class="memitem:acc545cb31264533681399c5c34951816" id="r_acc545cb31264533681399c5c34951816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc545cb31264533681399c5c34951816">AT91C_PB4_ECRS_ECRSDV</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a> )  /*  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid */</td></tr>
<tr class="memitem:aadc4556794d1c6db13abcb5470b77377" id="r_aadc4556794d1c6db13abcb5470b77377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a>&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PB5 */</td></tr>
<tr class="memitem:a829142220b0de9b7faf46a511d7efab7" id="r_a829142220b0de9b7faf46a511d7efab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a829142220b0de9b7faf46a511d7efab7">AT91C_PB5_ERX0</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a> )  /*  Ethernet MAC Receive Data 0 */</td></tr>
<tr class="memitem:aeb20e52dafb9d1cd0b7c7c0626758c60" id="r_aeb20e52dafb9d1cd0b7c7c0626758c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a>&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PB6 */</td></tr>
<tr class="memitem:a05f6c1ccfc8bd18a81badd526c28a5fb" id="r_a05f6c1ccfc8bd18a81badd526c28a5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05f6c1ccfc8bd18a81badd526c28a5fb">AT91C_PB6_ERX1</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a> )  /*  Ethernet MAC Receive Data 1 */</td></tr>
<tr class="memitem:a551e1e08f0886565c71b5b044e53cb79" id="r_a551e1e08f0886565c71b5b044e53cb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a>&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PB7 */</td></tr>
<tr class="memitem:ab43212fc8937da376583b4e8ceff9ed1" id="r_ab43212fc8937da376583b4e8ceff9ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab43212fc8937da376583b4e8ceff9ed1">AT91C_PB7_ERXER</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a> )  /*  Ethernet MAC Receive Error */</td></tr>
<tr class="memitem:ae7c6d97b0cb48e22f0681327311a073e" id="r_ae7c6d97b0cb48e22f0681327311a073e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a>&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PB8 */</td></tr>
<tr class="memitem:a74e1983d904562dfd563889770476429" id="r_a74e1983d904562dfd563889770476429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74e1983d904562dfd563889770476429">AT91C_PB8_EMDC</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a> )  /*  Ethernet MAC Management Data Clock */</td></tr>
<tr class="memitem:a57fd0e5d47054152e55f20631938bd26" id="r_a57fd0e5d47054152e55f20631938bd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a>&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PB9 */</td></tr>
<tr class="memitem:a8ce69eec2df61f49198cd4c89bc07d9a" id="r_a8ce69eec2df61f49198cd4c89bc07d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ce69eec2df61f49198cd4c89bc07d9a">AT91C_PB9_EMDIO</a>&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a> )  /*  Ethernet MAC Management Data Input/Output */</td></tr>
<tr class="memitem:aba6ab10a585bb8180565dceba4f597f8" id="r_aba6ab10a585bb8180565dceba4f597f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba6ab10a585bb8180565dceba4f597f8">AT91C_ID_FIQ</a>&#160;&#160;&#160;( 0 )  /* Advanced Interrupt Controller (FIQ) */</td></tr>
<tr class="memitem:aa5883b521ba307e7e6d6fa8730768a9e" id="r_aa5883b521ba307e7e6d6fa8730768a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5883b521ba307e7e6d6fa8730768a9e">AT91C_ID_SYS</a>&#160;&#160;&#160;( 1 )  /* System Peripheral */</td></tr>
<tr class="memitem:a9367949b8183635487afdcc8ed41609e" id="r_a9367949b8183635487afdcc8ed41609e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9367949b8183635487afdcc8ed41609e">AT91C_ID_PIOA</a>&#160;&#160;&#160;( 2 )  /* Parallel IO Controller <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="memitem:aafa45f094046c242203013c5cbdc9130" id="r_aafa45f094046c242203013c5cbdc9130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafa45f094046c242203013c5cbdc9130">AT91C_ID_PIOB</a>&#160;&#160;&#160;( 3 )  /* Parallel IO Controller B */</td></tr>
<tr class="memitem:af19bff0590be1b2bf76b0ccc38a030ee" id="r_af19bff0590be1b2bf76b0ccc38a030ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af19bff0590be1b2bf76b0ccc38a030ee">AT91C_ID_SPI0</a>&#160;&#160;&#160;( 4 )  /* Serial Peripheral Interface 0 */</td></tr>
<tr class="memitem:ab972fb427ab40b0f4cf26ca7821070ee" id="r_ab972fb427ab40b0f4cf26ca7821070ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab972fb427ab40b0f4cf26ca7821070ee">AT91C_ID_SPI1</a>&#160;&#160;&#160;( 5 )  /* Serial Peripheral Interface 1 */</td></tr>
<tr class="memitem:a17f82b8148cea0ecaefb7d65c1421f97" id="r_a17f82b8148cea0ecaefb7d65c1421f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17f82b8148cea0ecaefb7d65c1421f97">AT91C_ID_US0</a>&#160;&#160;&#160;( 6 )  /* USART 0 */</td></tr>
<tr class="memitem:ac4890f3c72510710505f5e9bc167946a" id="r_ac4890f3c72510710505f5e9bc167946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4890f3c72510710505f5e9bc167946a">AT91C_ID_US1</a>&#160;&#160;&#160;( 7 )  /* USART 1 */</td></tr>
<tr class="memitem:a60d9e827556a4afd9d4c2b032702fbce" id="r_a60d9e827556a4afd9d4c2b032702fbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60d9e827556a4afd9d4c2b032702fbce">AT91C_ID_SSC</a>&#160;&#160;&#160;( 8 )  /* Serial Synchronous Controller */</td></tr>
<tr class="memitem:a8244d5da18b5534d5253a0d0ed5141a2" id="r_a8244d5da18b5534d5253a0d0ed5141a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8244d5da18b5534d5253a0d0ed5141a2">AT91C_ID_TWI</a>&#160;&#160;&#160;( 9 )  /* Two-Wire Interface */</td></tr>
<tr class="memitem:a853cd7a504bc4cb3ce240b16f7ef226c" id="r_a853cd7a504bc4cb3ce240b16f7ef226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a853cd7a504bc4cb3ce240b16f7ef226c">AT91C_ID_PWMC</a>&#160;&#160;&#160;( 10 ) /* PWM Controller */</td></tr>
<tr class="memitem:abc583accceb7605cd8a6d24e93961e87" id="r_abc583accceb7605cd8a6d24e93961e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc583accceb7605cd8a6d24e93961e87">AT91C_ID_UDP</a>&#160;&#160;&#160;( 11 ) /* USB Device Port */</td></tr>
<tr class="memitem:a5a4eb8a4700b1b3f87a589498d394a01" id="r_a5a4eb8a4700b1b3f87a589498d394a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a4eb8a4700b1b3f87a589498d394a01">AT91C_ID_TC0</a>&#160;&#160;&#160;( 12 ) /* Timer Counter 0 */</td></tr>
<tr class="memitem:a055623f976c96e2683a217da3cfb87c6" id="r_a055623f976c96e2683a217da3cfb87c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a055623f976c96e2683a217da3cfb87c6">AT91C_ID_TC1</a>&#160;&#160;&#160;( 13 ) /* Timer Counter 1 */</td></tr>
<tr class="memitem:a0393b452e5ae992bb30004d072335e1b" id="r_a0393b452e5ae992bb30004d072335e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0393b452e5ae992bb30004d072335e1b">AT91C_ID_TC2</a>&#160;&#160;&#160;( 14 ) /* Timer Counter 2 */</td></tr>
<tr class="memitem:acc4ef986d89e6d7559343db5e30a178b" id="r_acc4ef986d89e6d7559343db5e30a178b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc4ef986d89e6d7559343db5e30a178b">AT91C_ID_CAN</a>&#160;&#160;&#160;( 15 ) /* Control Area Network Controller */</td></tr>
<tr class="memitem:a5900fe7241cce9ddb15a92a682d3347f" id="r_a5900fe7241cce9ddb15a92a682d3347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5900fe7241cce9ddb15a92a682d3347f">AT91C_ID_EMAC</a>&#160;&#160;&#160;( 16 ) /* Ethernet MAC */</td></tr>
<tr class="memitem:a33d377204b9547cb1c1cf23b83b32ec8" id="r_a33d377204b9547cb1c1cf23b83b32ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33d377204b9547cb1c1cf23b83b32ec8">AT91C_ID_ADC</a>&#160;&#160;&#160;( 17 ) /* Analog-<a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a>-Digital Converter */</td></tr>
<tr class="memitem:a4a16016019a53273acaf6f2c38340ecb" id="r_a4a16016019a53273acaf6f2c38340ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a16016019a53273acaf6f2c38340ecb">AT91C_ID_AES</a>&#160;&#160;&#160;( 18 ) /* Advanced Encryption Standard 128-bit */</td></tr>
<tr class="memitem:a830e87caad6e88122406f1d54967bed7" id="r_a830e87caad6e88122406f1d54967bed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a830e87caad6e88122406f1d54967bed7">AT91C_ID_TDES</a>&#160;&#160;&#160;( 19 ) /* Triple Data Encryption Standard */</td></tr>
<tr class="memitem:a6fb88276d3afd829d8040cffda45930d" id="r_a6fb88276d3afd829d8040cffda45930d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fb88276d3afd829d8040cffda45930d">AT91C_ID_20_Reserved</a>&#160;&#160;&#160;( 20 ) /* Reserved */</td></tr>
<tr class="memitem:af5d97e75c30d3d0a5283b0cea298818d" id="r_af5d97e75c30d3d0a5283b0cea298818d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5d97e75c30d3d0a5283b0cea298818d">AT91C_ID_21_Reserved</a>&#160;&#160;&#160;( 21 ) /* Reserved */</td></tr>
<tr class="memitem:a267061f5f28a0c3163622d6055dc22a8" id="r_a267061f5f28a0c3163622d6055dc22a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a267061f5f28a0c3163622d6055dc22a8">AT91C_ID_22_Reserved</a>&#160;&#160;&#160;( 22 ) /* Reserved */</td></tr>
<tr class="memitem:aca42ce85d90a04e674e5c1d95e5c926d" id="r_aca42ce85d90a04e674e5c1d95e5c926d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca42ce85d90a04e674e5c1d95e5c926d">AT91C_ID_23_Reserved</a>&#160;&#160;&#160;( 23 ) /* Reserved */</td></tr>
<tr class="memitem:a1a3f3a497fcebbbb0ca7e760d4182a25" id="r_a1a3f3a497fcebbbb0ca7e760d4182a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a3f3a497fcebbbb0ca7e760d4182a25">AT91C_ID_24_Reserved</a>&#160;&#160;&#160;( 24 ) /* Reserved */</td></tr>
<tr class="memitem:a750de9c822c42fbedb95f5aaf4e12491" id="r_a750de9c822c42fbedb95f5aaf4e12491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a750de9c822c42fbedb95f5aaf4e12491">AT91C_ID_25_Reserved</a>&#160;&#160;&#160;( 25 ) /* Reserved */</td></tr>
<tr class="memitem:acfcdb29887f9345c78b69d7b42262299" id="r_acfcdb29887f9345c78b69d7b42262299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfcdb29887f9345c78b69d7b42262299">AT91C_ID_26_Reserved</a>&#160;&#160;&#160;( 26 ) /* Reserved */</td></tr>
<tr class="memitem:a6c877dedb1be3feff7ab2c8e20fa7066" id="r_a6c877dedb1be3feff7ab2c8e20fa7066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c877dedb1be3feff7ab2c8e20fa7066">AT91C_ID_27_Reserved</a>&#160;&#160;&#160;( 27 ) /* Reserved */</td></tr>
<tr class="memitem:a23270efd613eed668e86aff2eeca1b05" id="r_a23270efd613eed668e86aff2eeca1b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23270efd613eed668e86aff2eeca1b05">AT91C_ID_28_Reserved</a>&#160;&#160;&#160;( 28 ) /* Reserved */</td></tr>
<tr class="memitem:a29a591331bb374e65d7964ceb03dcf1b" id="r_a29a591331bb374e65d7964ceb03dcf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29a591331bb374e65d7964ceb03dcf1b">AT91C_ID_29_Reserved</a>&#160;&#160;&#160;( 29 ) /* Reserved */</td></tr>
<tr class="memitem:a4a65d0aa928d22f16f3fc40b481c4b87" id="r_a4a65d0aa928d22f16f3fc40b481c4b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a65d0aa928d22f16f3fc40b481c4b87">AT91C_ID_IRQ0</a>&#160;&#160;&#160;( 30 ) /* Advanced Interrupt Controller (IRQ0) */</td></tr>
<tr class="memitem:a9cabc2ca62358f58d11e0887f9c18fd9" id="r_a9cabc2ca62358f58d11e0887f9c18fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cabc2ca62358f58d11e0887f9c18fd9">AT91C_ID_IRQ1</a>&#160;&#160;&#160;( 31 ) /* Advanced Interrupt Controller (IRQ1) */</td></tr>
<tr class="memitem:a55de519422f9459af2c877d53c11e28f" id="r_a55de519422f9459af2c877d53c11e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55de519422f9459af2c877d53c11e28f">AT91C_BASE_SYS</a>&#160;&#160;&#160;( 0xFFFFF000 )  /* (SYS) Base Address */</td></tr>
<tr class="memitem:ae353aca328b3d22ff19e9086c99e77d7" id="r_ae353aca328b3d22ff19e9086c99e77d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae353aca328b3d22ff19e9086c99e77d7">AT91C_BASE_AIC</a>&#160;&#160;&#160;( 0xFFFFF000 )  /* (AIC) Base Address */</td></tr>
<tr class="memitem:ad583a3c0f21caa3eb742bf21a5230e76" id="r_ad583a3c0f21caa3eb742bf21a5230e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad583a3c0f21caa3eb742bf21a5230e76">AT91C_BASE_PDC_DBGU</a>&#160;&#160;&#160;( 0xFFFFF300 )  /* (PDC_DBGU) Base Address */</td></tr>
<tr class="memitem:a32fc454872b1c641d8fed6f014f7ba1e" id="r_a32fc454872b1c641d8fed6f014f7ba1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32fc454872b1c641d8fed6f014f7ba1e">AT91C_BASE_DBGU</a>&#160;&#160;&#160;( 0xFFFFF200 )  /* (DBGU) Base Address */</td></tr>
<tr class="memitem:afd59d3e413ad4a05804ead0fd6c48622" id="r_afd59d3e413ad4a05804ead0fd6c48622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd59d3e413ad4a05804ead0fd6c48622">AT91C_BASE_PIOA</a>&#160;&#160;&#160;( 0xFFFFF400 )  /* (PIOA) Base Address */</td></tr>
<tr class="memitem:af3c98853ce6152d3a5928295c9e3cd6a" id="r_af3c98853ce6152d3a5928295c9e3cd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3c98853ce6152d3a5928295c9e3cd6a">AT91C_BASE_PIOB</a>&#160;&#160;&#160;( 0xFFFFF600 )  /* (PIOB) Base Address */</td></tr>
<tr class="memitem:a10dce3ba9279316fe6d2320af5880040" id="r_a10dce3ba9279316fe6d2320af5880040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10dce3ba9279316fe6d2320af5880040">AT91C_BASE_CKGR</a>&#160;&#160;&#160;( 0xFFFFFC20 )  /* (CKGR) Base Address */</td></tr>
<tr class="memitem:a88f638978d677a52e3bad3966caa40ab" id="r_a88f638978d677a52e3bad3966caa40ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88f638978d677a52e3bad3966caa40ab">AT91C_BASE_PMC</a>&#160;&#160;&#160;( 0xFFFFFC00 )  /* (PMC) Base Address */</td></tr>
<tr class="memitem:a1417c31e180c8f542044e6fccb465610" id="r_a1417c31e180c8f542044e6fccb465610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1417c31e180c8f542044e6fccb465610">AT91C_BASE_RSTC</a>&#160;&#160;&#160;( 0xFFFFFD00 )  /* (RSTC) Base Address */</td></tr>
<tr class="memitem:ad91cc891870f10043e5935b8f587f2af" id="r_ad91cc891870f10043e5935b8f587f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad91cc891870f10043e5935b8f587f2af">AT91C_BASE_RTTC</a>&#160;&#160;&#160;( 0xFFFFFD20 )  /* (RTTC) Base Address */</td></tr>
<tr class="memitem:ac0679d8ee5a5c92e6d808bd31e216277" id="r_ac0679d8ee5a5c92e6d808bd31e216277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0679d8ee5a5c92e6d808bd31e216277">AT91C_BASE_PITC</a>&#160;&#160;&#160;( 0xFFFFFD30 )  /* (PITC) Base Address */</td></tr>
<tr class="memitem:aaf6dc0a816031c6ed3ecdc62590c5da4" id="r_aaf6dc0a816031c6ed3ecdc62590c5da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf6dc0a816031c6ed3ecdc62590c5da4">AT91C_BASE_WDTC</a>&#160;&#160;&#160;( 0xFFFFFD40 )  /* (WDTC) Base Address */</td></tr>
<tr class="memitem:ab018a4601f6b25a33cac56fd628e6b9b" id="r_ab018a4601f6b25a33cac56fd628e6b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab018a4601f6b25a33cac56fd628e6b9b">AT91C_BASE_VREG</a>&#160;&#160;&#160;( 0xFFFFFD60 )  /* (VREG) Base Address */</td></tr>
<tr class="memitem:a235bf6db2f49947de6fd62d0439d4af9" id="r_a235bf6db2f49947de6fd62d0439d4af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a235bf6db2f49947de6fd62d0439d4af9">AT91C_BASE_MC</a>&#160;&#160;&#160;( 0xFFFFFF00 )  /* (MC) Base Address */</td></tr>
<tr class="memitem:aa06bc5c4d9203a75e9fd2112716a2684" id="r_aa06bc5c4d9203a75e9fd2112716a2684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa06bc5c4d9203a75e9fd2112716a2684">AT91C_BASE_PDC_SPI1</a>&#160;&#160;&#160;( 0xFFFE4100 )  /* (PDC_SPI1) Base Address */</td></tr>
<tr class="memitem:ab49c3dde13b488ce08989cae9960fe32" id="r_ab49c3dde13b488ce08989cae9960fe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab49c3dde13b488ce08989cae9960fe32">AT91C_BASE_SPI1</a>&#160;&#160;&#160;( 0xFFFE4000 )  /* (SPI1) Base Address */</td></tr>
<tr class="memitem:a9dedf1dca73f2b7ee08ec700668f34a7" id="r_a9dedf1dca73f2b7ee08ec700668f34a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dedf1dca73f2b7ee08ec700668f34a7">AT91C_BASE_PDC_SPI0</a>&#160;&#160;&#160;( 0xFFFE0100 )  /* (PDC_SPI0) Base Address */</td></tr>
<tr class="memitem:ae67865e8bc8329a94450b2593f88df04" id="r_ae67865e8bc8329a94450b2593f88df04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae67865e8bc8329a94450b2593f88df04">AT91C_BASE_SPI0</a>&#160;&#160;&#160;( 0xFFFE0000 )  /* (SPI0) Base Address */</td></tr>
<tr class="memitem:a689aaee7d35e38c15f0d096850549494" id="r_a689aaee7d35e38c15f0d096850549494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a689aaee7d35e38c15f0d096850549494">AT91C_BASE_PDC_US1</a>&#160;&#160;&#160;( 0xFFFC4100 )  /* (PDC_US1) Base Address */</td></tr>
<tr class="memitem:ace9a2e5287fcacab6f3050f66b382eae" id="r_ace9a2e5287fcacab6f3050f66b382eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace9a2e5287fcacab6f3050f66b382eae">AT91C_BASE_US1</a>&#160;&#160;&#160;( 0xFFFC4000 )  /* (US1) Base Address */</td></tr>
<tr class="memitem:ae1d89d92d26566a0593501750dd45690" id="r_ae1d89d92d26566a0593501750dd45690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1d89d92d26566a0593501750dd45690">AT91C_BASE_PDC_US0</a>&#160;&#160;&#160;( 0xFFFC0100 )  /* (PDC_US0) Base Address */</td></tr>
<tr class="memitem:a9059088da859f9cedaa5cee3cc0ff6cf" id="r_a9059088da859f9cedaa5cee3cc0ff6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9059088da859f9cedaa5cee3cc0ff6cf">AT91C_BASE_US0</a>&#160;&#160;&#160;( 0xFFFC0000 )  /* (US0) Base Address */</td></tr>
<tr class="memitem:a6b352bd9e050f30440d75b3b7c92696a" id="r_a6b352bd9e050f30440d75b3b7c92696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b352bd9e050f30440d75b3b7c92696a">AT91C_BASE_PDC_SSC</a>&#160;&#160;&#160;( 0xFFFD4100 )  /* (PDC_SSC) Base Address */</td></tr>
<tr class="memitem:a7cfef3966881ac79efe0a889a18f0e0a" id="r_a7cfef3966881ac79efe0a889a18f0e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7cfef3966881ac79efe0a889a18f0e0a">AT91C_BASE_SSC</a>&#160;&#160;&#160;( 0xFFFD4000 )  /* (SSC) Base Address */</td></tr>
<tr class="memitem:acec2e14822c165bf9c2fb5e91e1652ca" id="r_acec2e14822c165bf9c2fb5e91e1652ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acec2e14822c165bf9c2fb5e91e1652ca">AT91C_BASE_TWI</a>&#160;&#160;&#160;( 0xFFFB8000 )  /* (TWI) Base Address */</td></tr>
<tr class="memitem:aac63200f2a1e7bb0992ab1acd3bcf75e" id="r_aac63200f2a1e7bb0992ab1acd3bcf75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac63200f2a1e7bb0992ab1acd3bcf75e">AT91C_BASE_PWMC_CH3</a>&#160;&#160;&#160;( 0xFFFCC260 )  /* (PWMC_CH3) Base Address */</td></tr>
<tr class="memitem:a95a11e0109fe908e382c77b4dbd4b886" id="r_a95a11e0109fe908e382c77b4dbd4b886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95a11e0109fe908e382c77b4dbd4b886">AT91C_BASE_PWMC_CH2</a>&#160;&#160;&#160;( 0xFFFCC240 )  /* (PWMC_CH2) Base Address */</td></tr>
<tr class="memitem:a532256b939d55cf8d64421ae895d9f61" id="r_a532256b939d55cf8d64421ae895d9f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a532256b939d55cf8d64421ae895d9f61">AT91C_BASE_PWMC_CH1</a>&#160;&#160;&#160;( 0xFFFCC220 )  /* (PWMC_CH1) Base Address */</td></tr>
<tr class="memitem:ad327bf8d078e66885418142dcf7ecb69" id="r_ad327bf8d078e66885418142dcf7ecb69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad327bf8d078e66885418142dcf7ecb69">AT91C_BASE_PWMC_CH0</a>&#160;&#160;&#160;( 0xFFFCC200 )  /* (PWMC_CH0) Base Address */</td></tr>
<tr class="memitem:aa11003c2d8bcee4dd58e45522edde4a9" id="r_aa11003c2d8bcee4dd58e45522edde4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa11003c2d8bcee4dd58e45522edde4a9">AT91C_BASE_PWMC</a>&#160;&#160;&#160;( 0xFFFCC000 )  /* (PWMC) Base Address */</td></tr>
<tr class="memitem:ac9f3ffaccf5b51517ab51c004fc9643c" id="r_ac9f3ffaccf5b51517ab51c004fc9643c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9f3ffaccf5b51517ab51c004fc9643c">AT91C_BASE_UDP</a>&#160;&#160;&#160;( 0xFFFB0000 )  /* (UDP) Base Address */</td></tr>
<tr class="memitem:ac5f6642a35bcb83fbe8cf358511ba895" id="r_ac5f6642a35bcb83fbe8cf358511ba895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5f6642a35bcb83fbe8cf358511ba895">AT91C_BASE_TC0</a>&#160;&#160;&#160;( 0xFFFA0000 )  /* (TC0) Base Address */</td></tr>
<tr class="memitem:a5ecf7114cc5c9f9d559792f92dd584ca" id="r_a5ecf7114cc5c9f9d559792f92dd584ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ecf7114cc5c9f9d559792f92dd584ca">AT91C_BASE_TC1</a>&#160;&#160;&#160;( 0xFFFA0040 )  /* (TC1) Base Address */</td></tr>
<tr class="memitem:a0bd9ed3557b04fd390eb27f66c6e8ead" id="r_a0bd9ed3557b04fd390eb27f66c6e8ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bd9ed3557b04fd390eb27f66c6e8ead">AT91C_BASE_TC2</a>&#160;&#160;&#160;( 0xFFFA0080 )  /* (TC2) Base Address */</td></tr>
<tr class="memitem:aaf7850d86742be51cc4bf623488a92af" id="r_aaf7850d86742be51cc4bf623488a92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf7850d86742be51cc4bf623488a92af">AT91C_BASE_TCB</a>&#160;&#160;&#160;( 0xFFFA0000 )  /* (TCB) Base Address */</td></tr>
<tr class="memitem:a0f1c5051a6adb66e604c19023bcd61a7" id="r_a0f1c5051a6adb66e604c19023bcd61a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f1c5051a6adb66e604c19023bcd61a7">AT91C_BASE_CAN_MB0</a>&#160;&#160;&#160;( 0xFFFD0200 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) Base Address */</td></tr>
<tr class="memitem:ac778901b748a01e773028f112ecea916" id="r_ac778901b748a01e773028f112ecea916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac778901b748a01e773028f112ecea916">AT91C_BASE_CAN_MB1</a>&#160;&#160;&#160;( 0xFFFD0220 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) Base Address */</td></tr>
<tr class="memitem:ac98b19471a80439007ee302479cd0d9f" id="r_ac98b19471a80439007ee302479cd0d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac98b19471a80439007ee302479cd0d9f">AT91C_BASE_CAN_MB2</a>&#160;&#160;&#160;( 0xFFFD0240 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) Base Address */</td></tr>
<tr class="memitem:aa529d6150786005c8b3a18135a31bc49" id="r_aa529d6150786005c8b3a18135a31bc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa529d6150786005c8b3a18135a31bc49">AT91C_BASE_CAN_MB3</a>&#160;&#160;&#160;( 0xFFFD0260 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) Base Address */</td></tr>
<tr class="memitem:a7b535e8af51ab3567637a48ef3b90902" id="r_a7b535e8af51ab3567637a48ef3b90902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b535e8af51ab3567637a48ef3b90902">AT91C_BASE_CAN_MB4</a>&#160;&#160;&#160;( 0xFFFD0280 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) Base Address */</td></tr>
<tr class="memitem:acb68b2635e43b4e639ed9a6acce922a8" id="r_acb68b2635e43b4e639ed9a6acce922a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb68b2635e43b4e639ed9a6acce922a8">AT91C_BASE_CAN_MB5</a>&#160;&#160;&#160;( 0xFFFD02A0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) Base Address */</td></tr>
<tr class="memitem:a1d5cbe99f6c3f26f59d2bbfb20491d04" id="r_a1d5cbe99f6c3f26f59d2bbfb20491d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d5cbe99f6c3f26f59d2bbfb20491d04">AT91C_BASE_CAN_MB6</a>&#160;&#160;&#160;( 0xFFFD02C0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) Base Address */</td></tr>
<tr class="memitem:a030c91aa6b91ee2a5e7bf76868fa9a1c" id="r_a030c91aa6b91ee2a5e7bf76868fa9a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a030c91aa6b91ee2a5e7bf76868fa9a1c">AT91C_BASE_CAN_MB7</a>&#160;&#160;&#160;( 0xFFFD02E0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) Base Address */</td></tr>
<tr class="memitem:aade3111409454d7403119510969714d4" id="r_aade3111409454d7403119510969714d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aade3111409454d7403119510969714d4">AT91C_BASE_CAN</a>&#160;&#160;&#160;( 0xFFFD0000 )  /* (CAN) Base Address */</td></tr>
<tr class="memitem:aa7653a12a00346c470d5dcea6641a546" id="r_aa7653a12a00346c470d5dcea6641a546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7653a12a00346c470d5dcea6641a546">AT91C_BASE_EMAC</a>&#160;&#160;&#160;( 0xFFFDC000 )  /* (EMAC) Base Address */</td></tr>
<tr class="memitem:ad99b4bec9100b0faee5c2ec4c5816010" id="r_ad99b4bec9100b0faee5c2ec4c5816010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad99b4bec9100b0faee5c2ec4c5816010">AT91C_BASE_PDC_ADC</a>&#160;&#160;&#160;( 0xFFFD8100 )  /* (PDC_ADC) Base Address */</td></tr>
<tr class="memitem:a9adbfb8048d73603846d6fb348a64ace" id="r_a9adbfb8048d73603846d6fb348a64ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9adbfb8048d73603846d6fb348a64ace">AT91C_BASE_ADC</a>&#160;&#160;&#160;( 0xFFFD8000 )  /* (ADC) Base Address */</td></tr>
<tr class="memitem:a6065d8120e661abf524c345de4f36317" id="r_a6065d8120e661abf524c345de4f36317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6065d8120e661abf524c345de4f36317">AT91C_BASE_PDC_AES</a>&#160;&#160;&#160;( 0xFFFA4100 )  /* (PDC_AES) Base Address */</td></tr>
<tr class="memitem:ae6e8321a1df42ce4c3249d02a614bbc4" id="r_ae6e8321a1df42ce4c3249d02a614bbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6e8321a1df42ce4c3249d02a614bbc4">AT91C_BASE_AES</a>&#160;&#160;&#160;( 0xFFFA4000 )  /* (AES) Base Address */</td></tr>
<tr class="memitem:ae572263113021341302e6ec48e399855" id="r_ae572263113021341302e6ec48e399855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae572263113021341302e6ec48e399855">AT91C_BASE_PDC_TDES</a>&#160;&#160;&#160;( 0xFFFA8100 )  /* (PDC_TDES) Base Address */</td></tr>
<tr class="memitem:a8c568043f3c17207831e54a6af6e20ce" id="r_a8c568043f3c17207831e54a6af6e20ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c568043f3c17207831e54a6af6e20ce">AT91C_BASE_TDES</a>&#160;&#160;&#160;( 0xFFFA8000 )  /* (TDES) Base Address */</td></tr>
<tr class="memitem:a03e412c1f537b06c9cf737703442dde4" id="r_a03e412c1f537b06c9cf737703442dde4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03e412c1f537b06c9cf737703442dde4">AT91C_ISRAM</a>&#160;&#160;&#160;( 0x00200000 )    /* Internal SRAM base address */</td></tr>
<tr class="memitem:a2ff3e67e4ded320c0ce9316d4f55c1ad" id="r_a2ff3e67e4ded320c0ce9316d4f55c1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ff3e67e4ded320c0ce9316d4f55c1ad">AT91C_ISRAM_SIZE</a>&#160;&#160;&#160;( 0x00010000 )    /* Internal SRAM size in byte (64 Kbyte) */</td></tr>
<tr class="memitem:a7715d6de3269c66590f7c1d8dba0003d" id="r_a7715d6de3269c66590f7c1d8dba0003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7715d6de3269c66590f7c1d8dba0003d">AT91C_IFLASH</a>&#160;&#160;&#160;( 0x00100000 )    /* Internal ROM base address */</td></tr>
<tr class="memitem:a96ee4d4fa7d006adb1d0c2082765e5f7" id="r_a96ee4d4fa7d006adb1d0c2082765e5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96ee4d4fa7d006adb1d0c2082765e5f7">AT91C_IFLASH_SIZE</a>&#160;&#160;&#160;( 0x00040000 )    /* Internal ROM size in byte (256 Kbyte) */</td></tr>
</table>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="a9c8203eff9594fbbd303c5e9a1e6160f" name="a9c8203eff9594fbbd303c5e9a1e6160f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8203eff9594fbbd303c5e9a1e6160f">&#9670;&#160;</a></span>ADC_CDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR0&#160;&#160;&#160;( 48 )         /* ADC Channel Data Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01366">1366</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6e10eeeffc7188843652d4ca62dc17b" name="af6e10eeeffc7188843652d4ca62dc17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e10eeeffc7188843652d4ca62dc17b">&#9670;&#160;</a></span>ADC_CDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR1&#160;&#160;&#160;( 52 )         /* ADC Channel Data Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01367">1367</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6974d951c95a5610bfc9448bcc5811fa" name="a6974d951c95a5610bfc9448bcc5811fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6974d951c95a5610bfc9448bcc5811fa">&#9670;&#160;</a></span>ADC_CDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR2&#160;&#160;&#160;( 56 )         /* ADC Channel Data Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01368">1368</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af000a4ca0d9ec72d839225f9827ff4a0" name="af000a4ca0d9ec72d839225f9827ff4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af000a4ca0d9ec72d839225f9827ff4a0">&#9670;&#160;</a></span>ADC_CDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR3&#160;&#160;&#160;( 60 )         /* ADC Channel Data Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01369">1369</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae08fdf6ccf2b7155a04c01bf09236b93" name="ae08fdf6ccf2b7155a04c01bf09236b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08fdf6ccf2b7155a04c01bf09236b93">&#9670;&#160;</a></span>ADC_CDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR4&#160;&#160;&#160;( 64 )         /* ADC Channel Data Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01370">1370</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a6e39176bc0ae64b3a05bd5087e0d6e" name="a8a6e39176bc0ae64b3a05bd5087e0d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6e39176bc0ae64b3a05bd5087e0d6e">&#9670;&#160;</a></span>ADC_CDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR5&#160;&#160;&#160;( 68 )         /* ADC Channel Data Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01371">1371</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af761589a8bcd7ca12ccc3de312fa2c95" name="af761589a8bcd7ca12ccc3de312fa2c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af761589a8bcd7ca12ccc3de312fa2c95">&#9670;&#160;</a></span>ADC_CDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR6&#160;&#160;&#160;( 72 )         /* ADC Channel Data Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01372">1372</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ff860dc31adc203e664795e11716e6d" name="a0ff860dc31adc203e664795e11716e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff860dc31adc203e664795e11716e6d">&#9670;&#160;</a></span>ADC_CDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR7&#160;&#160;&#160;( 76 )         /* ADC Channel Data Register 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01373">1373</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a024ae4e98b19b687a02572c529686386" name="a024ae4e98b19b687a02572c529686386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024ae4e98b19b687a02572c529686386">&#9670;&#160;</a></span>ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHDR&#160;&#160;&#160;( 20 )         /* ADC Channel Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01359">1359</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1579c941b9446dc5a91756e21f46c9df" name="a1579c941b9446dc5a91756e21f46c9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1579c941b9446dc5a91756e21f46c9df">&#9670;&#160;</a></span>ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHER&#160;&#160;&#160;( 16 )         /* ADC Channel Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01358">1358</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6b35412af5fff64f33854c88d45a3b4e" name="a6b35412af5fff64f33854c88d45a3b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b35412af5fff64f33854c88d45a3b4e">&#9670;&#160;</a></span>ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSR&#160;&#160;&#160;( 24 )         /* ADC Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01360">1360</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d82abd19ec83649cdda24829d114cbe" name="a3d82abd19ec83649cdda24829d114cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d82abd19ec83649cdda24829d114cbe">&#9670;&#160;</a></span>ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR&#160;&#160;&#160;( 0 )          /* ADC Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01356">1356</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68ec2d3d6b3c51270590bd0f13ccaa90" name="a68ec2d3d6b3c51270590bd0f13ccaa90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ec2d3d6b3c51270590bd0f13ccaa90">&#9670;&#160;</a></span>ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IDR&#160;&#160;&#160;( 40 )         /* ADC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01364">1364</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae2cc5361f3fdff3bf869b9961325ec8f" name="ae2cc5361f3fdff3bf869b9961325ec8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2cc5361f3fdff3bf869b9961325ec8f">&#9670;&#160;</a></span>ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER&#160;&#160;&#160;( 36 )         /* ADC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01363">1363</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab206a9ad40f5599a630d7dfac9589df8" name="ab206a9ad40f5599a630d7dfac9589df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab206a9ad40f5599a630d7dfac9589df8">&#9670;&#160;</a></span>ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IMR&#160;&#160;&#160;( 44 )         /* ADC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01365">1365</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a539df5650ff76a507d0ac14dcddf2509" name="a539df5650ff76a507d0ac14dcddf2509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539df5650ff76a507d0ac14dcddf2509">&#9670;&#160;</a></span>ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR&#160;&#160;&#160;( 32 )         /* ADC Last Converted Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01362">1362</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a875c9590c133ab1ad39e229e84a65329" name="a875c9590c133ab1ad39e229e84a65329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875c9590c133ab1ad39e229e84a65329">&#9670;&#160;</a></span>ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MR&#160;&#160;&#160;( 4 )          /* ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01357">1357</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a96f96a94b8ecfbb3581ac5b9c4aa63" name="a7a96f96a94b8ecfbb3581ac5b9c4aa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a96f96a94b8ecfbb3581ac5b9c4aa63">&#9670;&#160;</a></span>ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PTCR&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01382">1382</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8302e9db580d9eb22f9c5a302b4518db" name="a8302e9db580d9eb22f9c5a302b4518db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8302e9db580d9eb22f9c5a302b4518db">&#9670;&#160;</a></span>ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PTSR&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01383">1383</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a64e1ac401d8c72abc1b6a0eb6727f7cb" name="a64e1ac401d8c72abc1b6a0eb6727f7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e1ac401d8c72abc1b6a0eb6727f7cb">&#9670;&#160;</a></span>ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RCR&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01375">1375</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adc70c5e0e344db390438c995a655349d" name="adc70c5e0e344db390438c995a655349d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc70c5e0e344db390438c995a655349d">&#9670;&#160;</a></span>ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RNCR&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01379">1379</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a636b8190672468cb1f58afb213ac8302" name="a636b8190672468cb1f58afb213ac8302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636b8190672468cb1f58afb213ac8302">&#9670;&#160;</a></span>ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RNPR&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01378">1378</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08bdefb9668ebaf2a89b38a31df8e365" name="a08bdefb9668ebaf2a89b38a31df8e365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bdefb9668ebaf2a89b38a31df8e365">&#9670;&#160;</a></span>ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RPR&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01374">1374</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a28f1f34c95f45ed67427b9fb3caf176f" name="a28f1f34c95f45ed67427b9fb3caf176f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f1f34c95f45ed67427b9fb3caf176f">&#9670;&#160;</a></span>ADC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR&#160;&#160;&#160;( 28 )         /* ADC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01361">1361</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6be578d9a575af0311404de3730fcf96" name="a6be578d9a575af0311404de3730fcf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be578d9a575af0311404de3730fcf96">&#9670;&#160;</a></span>ADC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TCR&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01377">1377</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bcb47fd581c70c3147dba544be8b941" name="a9bcb47fd581c70c3147dba544be8b941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcb47fd581c70c3147dba544be8b941">&#9670;&#160;</a></span>ADC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TNCR&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01381">1381</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b7924dc9e966ba40b43d3324227c60e" name="a5b7924dc9e966ba40b43d3324227c60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7924dc9e966ba40b43d3324227c60e">&#9670;&#160;</a></span>ADC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TNPR&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01380">1380</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87e505f763fc4e3c9f99a3eefbf72712" name="a87e505f763fc4e3c9f99a3eefbf72712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e505f763fc4e3c9f99a3eefbf72712">&#9670;&#160;</a></span>ADC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TPR&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01376">1376</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ba79e02802ada56c4cb94b92fc0f8db" name="a5ba79e02802ada56c4cb94b92fc0f8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba79e02802ada56c4cb94b92fc0f8db">&#9670;&#160;</a></span>AES_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR&#160;&#160;&#160;( 0 )          /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01459">1459</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b0d724ca6847f0ebed03091832b6f09" name="a3b0d724ca6847f0ebed03091832b6f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0d724ca6847f0ebed03091832b6f09">&#9670;&#160;</a></span>AES_IDATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IDATAxR&#160;&#160;&#160;( 64 )         /* Input Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01466">1466</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4152be40c26e1b8772d1b016c27660d4" name="a4152be40c26e1b8772d1b016c27660d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4152be40c26e1b8772d1b016c27660d4">&#9670;&#160;</a></span>AES_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IDR&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01462">1462</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8fa7e72e57af9816f602256c93911a76" name="a8fa7e72e57af9816f602256c93911a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa7e72e57af9816f602256c93911a76">&#9670;&#160;</a></span>AES_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IER&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01461">1461</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03ad96b860f0284efddd76f45830ecf4" name="a03ad96b860f0284efddd76f45830ecf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ad96b860f0284efddd76f45830ecf4">&#9670;&#160;</a></span>AES_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IMR&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01463">1463</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec99dded5bfb545f414aa97694bd369a" name="aec99dded5bfb545f414aa97694bd369a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec99dded5bfb545f414aa97694bd369a">&#9670;&#160;</a></span>AES_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_ISR&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01464">1464</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ada9d4e81e59f0ab02f255310dcb99cf8" name="ada9d4e81e59f0ab02f255310dcb99cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9d4e81e59f0ab02f255310dcb99cf8">&#9670;&#160;</a></span>AES_IVxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IVxR&#160;&#160;&#160;( 96 )         /* Initialization Vector x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01468">1468</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad7e631b3df5b89f1b148419b0081c91e" name="ad7e631b3df5b89f1b148419b0081c91e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e631b3df5b89f1b148419b0081c91e">&#9670;&#160;</a></span>AES_KEYWxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_KEYWxR&#160;&#160;&#160;( 32 )         /* Key Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01465">1465</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a69a66578b5361e3feb91a5fa4cad52fc" name="a69a66578b5361e3feb91a5fa4cad52fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a66578b5361e3feb91a5fa4cad52fc">&#9670;&#160;</a></span>AES_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_MR&#160;&#160;&#160;( 4 )          /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01460">1460</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab1b089674cd1e00e33fc21f7e2514b37" name="ab1b089674cd1e00e33fc21f7e2514b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b089674cd1e00e33fc21f7e2514b37">&#9670;&#160;</a></span>AES_ODATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_ODATAxR&#160;&#160;&#160;( 80 )         /* Output Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01467">1467</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac827b7c4763880d727779ca5f9b35369" name="ac827b7c4763880d727779ca5f9b35369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac827b7c4763880d727779ca5f9b35369">&#9670;&#160;</a></span>AES_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_PTCR&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01478">1478</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a897b6571b83cabcdaf8d7ca74e9e0ce6" name="a897b6571b83cabcdaf8d7ca74e9e0ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897b6571b83cabcdaf8d7ca74e9e0ce6">&#9670;&#160;</a></span>AES_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_PTSR&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01479">1479</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5883d0f81d727617f06be812ae1c7d6d" name="a5883d0f81d727617f06be812ae1c7d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5883d0f81d727617f06be812ae1c7d6d">&#9670;&#160;</a></span>AES_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RCR&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01471">1471</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a204d1571908a97f53eb5448ee5f7bbcd" name="a204d1571908a97f53eb5448ee5f7bbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204d1571908a97f53eb5448ee5f7bbcd">&#9670;&#160;</a></span>AES_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RNCR&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01475">1475</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a18e4853e4de666b4324fef32597044" name="a1a18e4853e4de666b4324fef32597044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a18e4853e4de666b4324fef32597044">&#9670;&#160;</a></span>AES_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RNPR&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01474">1474</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa391b9fcf697610ccf1a614e7d85bdca" name="aa391b9fcf697610ccf1a614e7d85bdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa391b9fcf697610ccf1a614e7d85bdca">&#9670;&#160;</a></span>AES_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RPR&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01470">1470</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a070ce346bdc09390be1e1c4026449f3f" name="a070ce346bdc09390be1e1c4026449f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070ce346bdc09390be1e1c4026449f3f">&#9670;&#160;</a></span>AES_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_TCR&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01473">1473</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a17ada75f1847abdab02016c0a0bd95e1" name="a17ada75f1847abdab02016c0a0bd95e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ada75f1847abdab02016c0a0bd95e1">&#9670;&#160;</a></span>AES_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_TNCR&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01477">1477</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7642d75475dab48aa986d0554dd5a370" name="a7642d75475dab48aa986d0554dd5a370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7642d75475dab48aa986d0554dd5a370">&#9670;&#160;</a></span>AES_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_TNPR&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01476">1476</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b6b4c08002743942fd4fd3f47696d59" name="a0b6b4c08002743942fd4fd3f47696d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6b4c08002743942fd4fd3f47696d59">&#9670;&#160;</a></span>AES_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_TPR&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01472">1472</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af0dc44a9b13f58f0c441384cf4586625" name="af0dc44a9b13f58f0c441384cf4586625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0dc44a9b13f58f0c441384cf4586625">&#9670;&#160;</a></span>AES_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_VR&#160;&#160;&#160;( 252 )        /* AES Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01469">1469</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4554ba127bfbad0ea59e51efe70b0d30" name="a4554ba127bfbad0ea59e51efe70b0d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4554ba127bfbad0ea59e51efe70b0d30">&#9670;&#160;</a></span>AIC_CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_CISR&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00063">63</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a30b900047cabdf6176fbd1dd07c3dc7f" name="a30b900047cabdf6176fbd1dd07c3dc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b900047cabdf6176fbd1dd07c3dc7f">&#9670;&#160;</a></span>AIC_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_DCR&#160;&#160;&#160;( 312 )      /* Debug Control Register (Protect) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00070">70</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa2e41fc2a881cdeab65a204875cad3e7" name="aa2e41fc2a881cdeab65a204875cad3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e41fc2a881cdeab65a204875cad3e7">&#9670;&#160;</a></span>AIC_EOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_EOICR&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00068">68</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a733262f228672999eed8a7f556e518c0" name="a733262f228672999eed8a7f556e518c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733262f228672999eed8a7f556e518c0">&#9670;&#160;</a></span>AIC_FFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFDR&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00072">72</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8c42b852c8745eef4c1ceddd4bd27a5" name="aa8c42b852c8745eef4c1ceddd4bd27a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c42b852c8745eef4c1ceddd4bd27a5">&#9670;&#160;</a></span>AIC_FFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFER&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00071">71</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a77d7d1e58543c17abbf38503849b58b4" name="a77d7d1e58543c17abbf38503849b58b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d7d1e58543c17abbf38503849b58b4">&#9670;&#160;</a></span>AIC_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFSR&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00073">73</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6c1ca8f6ae7ca2a91893c1533f7d7347" name="a6c1ca8f6ae7ca2a91893c1533f7d7347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1ca8f6ae7ca2a91893c1533f7d7347">&#9670;&#160;</a></span>AIC_FVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FVR&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00059">59</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a379915bd20d308c1816315977452c4f1" name="a379915bd20d308c1816315977452c4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379915bd20d308c1816315977452c4f1">&#9670;&#160;</a></span>AIC_ICCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ICCR&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00066">66</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a164b0cc4ded4b92ebe5c285948a832f8" name="a164b0cc4ded4b92ebe5c285948a832f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164b0cc4ded4b92ebe5c285948a832f8">&#9670;&#160;</a></span>AIC_IDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IDCR&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00065">65</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45352b181aa207c667ae1a30c878044f" name="a45352b181aa207c667ae1a30c878044f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45352b181aa207c667ae1a30c878044f">&#9670;&#160;</a></span>AIC_IECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IECR&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00064">64</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac49687b0cec8fa2f5648a43dc59e88f4" name="ac49687b0cec8fa2f5648a43dc59e88f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49687b0cec8fa2f5648a43dc59e88f4">&#9670;&#160;</a></span>AIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IMR&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00062">62</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d7df54774110459746b8e9b7abfed2e" name="a6d7df54774110459746b8e9b7abfed2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7df54774110459746b8e9b7abfed2e">&#9670;&#160;</a></span>AIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IPR&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00061">61</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aef7e5c9a1b130e21ac07c9d1694cff3e" name="aef7e5c9a1b130e21ac07c9d1694cff3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7e5c9a1b130e21ac07c9d1694cff3e">&#9670;&#160;</a></span>AIC_ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISCR&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00067">67</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a39fe93f6dd0b6797d5c47329435a4999" name="a39fe93f6dd0b6797d5c47329435a4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fe93f6dd0b6797d5c47329435a4999">&#9670;&#160;</a></span>AIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISR&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00060">60</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab650257f5a8740b4ec26fb65b22c0c17" name="ab650257f5a8740b4ec26fb65b22c0c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab650257f5a8740b4ec26fb65b22c0c17">&#9670;&#160;</a></span>AIC_IVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IVR&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00058">58</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a817329776be9296f5473e2471a7d334e" name="a817329776be9296f5473e2471a7d334e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817329776be9296f5473e2471a7d334e">&#9670;&#160;</a></span>AIC_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SMR&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00056">56</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac4b15505018f451345232495ca1520ec" name="ac4b15505018f451345232495ca1520ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b15505018f451345232495ca1520ec">&#9670;&#160;</a></span>AIC_SPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SPU&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00069">69</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2cc00b70bd091925a432793a61a63b67" name="a2cc00b70bd091925a432793a61a63b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc00b70bd091925a432793a61a63b67">&#9670;&#160;</a></span>AIC_SVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SVR&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00057">57</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6cb14877b6cc91908cbde4dece6e3aa7" name="a6cb14877b6cc91908cbde4dece6e3aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb14877b6cc91908cbde4dece6e3aa7">&#9670;&#160;</a></span>AT91C_ADC_CDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR0&#160;&#160;&#160;( 0xFFFD8030 ) /* (ADC) ADC Channel Data Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02115">2115</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad99e2dc67e83b6fa488479d1733eb48c" name="ad99e2dc67e83b6fa488479d1733eb48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99e2dc67e83b6fa488479d1733eb48c">&#9670;&#160;</a></span>AT91C_ADC_CDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR1&#160;&#160;&#160;( 0xFFFD8034 ) /* (ADC) ADC Channel Data Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02120">2120</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22438fa7bedaa163f38fd9856d2ab7bf" name="a22438fa7bedaa163f38fd9856d2ab7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22438fa7bedaa163f38fd9856d2ab7bf">&#9670;&#160;</a></span>AT91C_ADC_CDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR2&#160;&#160;&#160;( 0xFFFD8038 ) /* (ADC) ADC Channel Data Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02113">2113</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9623ccab1e65740bbb37261556afee2" name="ab9623ccab1e65740bbb37261556afee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9623ccab1e65740bbb37261556afee2">&#9670;&#160;</a></span>AT91C_ADC_CDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR3&#160;&#160;&#160;( 0xFFFD803C ) /* (ADC) ADC Channel Data Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02114">2114</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a559fa100fd18c7176033e1fdf7680d03" name="a559fa100fd18c7176033e1fdf7680d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559fa100fd18c7176033e1fdf7680d03">&#9670;&#160;</a></span>AT91C_ADC_CDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR4&#160;&#160;&#160;( 0xFFFD8040 ) /* (ADC) ADC Channel Data Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02119">2119</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a592e6596725a224723b3cbc3ac0cfdf9" name="a592e6596725a224723b3cbc3ac0cfdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592e6596725a224723b3cbc3ac0cfdf9">&#9670;&#160;</a></span>AT91C_ADC_CDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR5&#160;&#160;&#160;( 0xFFFD8044 ) /* (ADC) ADC Channel Data Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02116">2116</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acfb5724dd3b3c5cd2a6536f07b31fbcf" name="acfb5724dd3b3c5cd2a6536f07b31fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb5724dd3b3c5cd2a6536f07b31fbcf">&#9670;&#160;</a></span>AT91C_ADC_CDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR6&#160;&#160;&#160;( 0xFFFD8048 ) /* (ADC) ADC Channel Data Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02125">2125</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae6c61a5731118fb1d2e45ff8aa288d3c" name="ae6c61a5731118fb1d2e45ff8aa288d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c61a5731118fb1d2e45ff8aa288d3c">&#9670;&#160;</a></span>AT91C_ADC_CDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR7&#160;&#160;&#160;( 0xFFFD804C ) /* (ADC) ADC Channel Data Register 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02124">2124</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa5f89d2bc957aae195bc3fd6afb85f3c" name="aa5f89d2bc957aae195bc3fd6afb85f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f89d2bc957aae195bc3fd6afb85f3c">&#9670;&#160;</a></span>AT91C_ADC_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01409">1409</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8cd6e3c8054b870d298bb5699c7316ff" name="a8cd6e3c8054b870d298bb5699c7316ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd6e3c8054b870d298bb5699c7316ff">&#9670;&#160;</a></span>AT91C_ADC_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01410">1410</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aad0995795a79ac1c1f1b74815f8e2293" name="aad0995795a79ac1c1f1b74815f8e2293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0995795a79ac1c1f1b74815f8e2293">&#9670;&#160;</a></span>AT91C_ADC_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (ADC) Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01411">1411</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab6e8f5691d393361fbacaafd8c89582e" name="ab6e8f5691d393361fbacaafd8c89582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e8f5691d393361fbacaafd8c89582e">&#9670;&#160;</a></span>AT91C_ADC_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (ADC) Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01412">1412</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a97e16ace28251722c584b4280b622957" name="a97e16ace28251722c584b4280b622957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e16ace28251722c584b4280b622957">&#9670;&#160;</a></span>AT91C_ADC_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01413">1413</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a50f38360d62a234b31d0366fbdc34c76" name="a50f38360d62a234b31d0366fbdc34c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f38360d62a234b31d0366fbdc34c76">&#9670;&#160;</a></span>AT91C_ADC_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01414">1414</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1ce42d0cb7097148f687114a2ea0d397" name="a1ce42d0cb7097148f687114a2ea0d397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce42d0cb7097148f687114a2ea0d397">&#9670;&#160;</a></span>AT91C_ADC_CH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (ADC) Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01415">1415</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6670a36ae39ba5d8c75aebccc4e1f1a1" name="a6670a36ae39ba5d8c75aebccc4e1f1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6670a36ae39ba5d8c75aebccc4e1f1a1">&#9670;&#160;</a></span>AT91C_ADC_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (ADC) Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01416">1416</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a183514b7877b61f4d197a266f5fb3901" name="a183514b7877b61f4d197a266f5fb3901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183514b7877b61f4d197a266f5fb3901">&#9670;&#160;</a></span>AT91C_ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHDR&#160;&#160;&#160;( 0xFFFD8014 ) /* (ADC) ADC Channel Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02117">2117</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a073c7c22c54be83184c4d3a8e885ee5a" name="a073c7c22c54be83184c4d3a8e885ee5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073c7c22c54be83184c4d3a8e885ee5a">&#9670;&#160;</a></span>AT91C_ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHER&#160;&#160;&#160;( 0xFFFD8010 ) /* (ADC) ADC Channel Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02127">2127</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae0e58fc5c5066507fc970f44d871bf9b" name="ae0e58fc5c5066507fc970f44d871bf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e58fc5c5066507fc970f44d871bf9b">&#9670;&#160;</a></span>AT91C_ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHSR&#160;&#160;&#160;( 0xFFFD8018 ) /* (ADC) ADC Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02128">2128</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a042dee2d556b39e4514ea78479fbf281" name="a042dee2d556b39e4514ea78479fbf281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042dee2d556b39e4514ea78479fbf281">&#9670;&#160;</a></span>AT91C_ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CR&#160;&#160;&#160;( 0xFFFD8000 ) /* (ADC) ADC Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02123">2123</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b5076a2aef46ea672a417316f410a96" name="a0b5076a2aef46ea672a417316f410a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5076a2aef46ea672a417316f410a96">&#9670;&#160;</a></span>AT91C_ADC_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_DATA&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )        /* (ADC) Converted Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01446">1446</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7df72b64904d8a4b55898f8f57759127" name="a7df72b64904d8a4b55898f8f57759127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df72b64904d8a4b55898f8f57759127">&#9670;&#160;</a></span>AT91C_ADC_DRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_DRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )     /* (ADC) Data Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01436">1436</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a572c3ce5be84a4270a62de38b7ea1ce0" name="a572c3ce5be84a4270a62de38b7ea1ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572c3ce5be84a4270a62de38b7ea1ce0">&#9670;&#160;</a></span>AT91C_ADC_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )     /* (ADC) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01438">1438</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa316fae8475ce0c9a6682f044562f3d7" name="aa316fae8475ce0c9a6682f044562f3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa316fae8475ce0c9a6682f044562f3d7">&#9670;&#160;</a></span>AT91C_ADC_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01420">1420</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6f91b3e18fd38b35269e5484f39eaf8a" name="a6f91b3e18fd38b35269e5484f39eaf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f91b3e18fd38b35269e5484f39eaf8a">&#9670;&#160;</a></span>AT91C_ADC_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01421">1421</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab4b40c319eaa030e00013e12a3bfa75a" name="ab4b40c319eaa030e00013e12a3bfa75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b40c319eaa030e00013e12a3bfa75a">&#9670;&#160;</a></span>AT91C_ADC_EOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01422">1422</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac567e555318a720b4d557849d2f6d700" name="ac567e555318a720b4d557849d2f6d700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac567e555318a720b4d557849d2f6d700">&#9670;&#160;</a></span>AT91C_ADC_EOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01423">1423</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae472c5bf54ae7f27af0d10cbf25c370e" name="ae472c5bf54ae7f27af0d10cbf25c370e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae472c5bf54ae7f27af0d10cbf25c370e">&#9670;&#160;</a></span>AT91C_ADC_EOC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01424">1424</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c318ddda1859a0e2dd2cceddc3e5f59" name="a2c318ddda1859a0e2dd2cceddc3e5f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c318ddda1859a0e2dd2cceddc3e5f59">&#9670;&#160;</a></span>AT91C_ADC_EOC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01425">1425</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a36015c395ec0657baa15f9207018c936" name="a36015c395ec0657baa15f9207018c936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36015c395ec0657baa15f9207018c936">&#9670;&#160;</a></span>AT91C_ADC_EOC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01426">1426</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a93825ffcb517ba9bfd8ccad3d4c5bf16" name="a93825ffcb517ba9bfd8ccad3d4c5bf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93825ffcb517ba9bfd8ccad3d4c5bf16">&#9670;&#160;</a></span>AT91C_ADC_EOC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01427">1427</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a164f51f4ee4f9c89d6d1a8f791f59427" name="a164f51f4ee4f9c89d6d1a8f791f59427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164f51f4ee4f9c89d6d1a8f791f59427">&#9670;&#160;</a></span>AT91C_ADC_GOVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_GOVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )     /* (ADC) General Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01437">1437</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad61c454c2163fd559a550e57438cc6d4" name="ad61c454c2163fd559a550e57438cc6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61c454c2163fd559a550e57438cc6d4">&#9670;&#160;</a></span>AT91C_ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IDR&#160;&#160;&#160;( 0xFFFD8028 ) /* (ADC) ADC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02122">2122</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9313c0e3e66a87c7d7f060ad63f5a788" name="a9313c0e3e66a87c7d7f060ad63f5a788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9313c0e3e66a87c7d7f060ad63f5a788">&#9670;&#160;</a></span>AT91C_ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IER&#160;&#160;&#160;( 0xFFFD8024 ) /* (ADC) ADC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02126">2126</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1a9f653c6d5cbf3dedf0744f7a7d0ac" name="ae1a9f653c6d5cbf3dedf0744f7a7d0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">&#9670;&#160;</a></span>AT91C_ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IMR&#160;&#160;&#160;( 0xFFFD802C ) /* (ADC) ADC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02130">2130</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5a9ed21be1e440d5b6a55b2ec769881b" name="a5a9ed21be1e440d5b6a55b2ec769881b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9ed21be1e440d5b6a55b2ec769881b">&#9670;&#160;</a></span>AT91C_ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LCDR&#160;&#160;&#160;( 0xFFFD8020 ) /* (ADC) ADC Last Converted Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02121">2121</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e83e24d50f62c20b423dd07075ae595" name="a1e83e24d50f62c20b423dd07075ae595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e83e24d50f62c20b423dd07075ae595">&#9670;&#160;</a></span>AT91C_ADC_LDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LDATA&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )    /* (ADC) Last Data Converted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01441">1441</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88d155341c5779a0f08c51132d3375f7" name="a88d155341c5779a0f08c51132d3375f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d155341c5779a0f08c51132d3375f7">&#9670;&#160;</a></span>AT91C_ADC_LOWRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Resolution. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01399">1399</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec8651275d453528e1272c588802ec58" name="aec8651275d453528e1272c588802ec58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8651275d453528e1272c588802ec58">&#9670;&#160;</a></span>AT91C_ADC_LOWRES_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES_10_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (ADC) 10-bit resolution */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01400">1400</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ef27533cf62837dbdb99ee4a8f566f0" name="a2ef27533cf62837dbdb99ee4a8f566f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef27533cf62837dbdb99ee4a8f566f0">&#9670;&#160;</a></span>AT91C_ADC_LOWRES_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES_8_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) 8-bit resolution */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01401">1401</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae21657c56292665c73e3de92ff227f99" name="ae21657c56292665c73e3de92ff227f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21657c56292665c73e3de92ff227f99">&#9670;&#160;</a></span>AT91C_ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_MR&#160;&#160;&#160;( 0xFFFD8004 ) /* (ADC) ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02129">2129</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a349c689ac20864d4080a649ad30a22be" name="a349c689ac20864d4080a649ad30a22be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349c689ac20864d4080a649ad30a22be">&#9670;&#160;</a></span>AT91C_ADC_OVRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )      /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01428">1428</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2e45ab30402efac24e53687833b5b78d" name="a2e45ab30402efac24e53687833b5b78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e45ab30402efac24e53687833b5b78d">&#9670;&#160;</a></span>AT91C_ADC_OVRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )      /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01429">1429</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a37198e39621f67c6606d1d23864989ff" name="a37198e39621f67c6606d1d23864989ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37198e39621f67c6606d1d23864989ff">&#9670;&#160;</a></span>AT91C_ADC_OVRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01430">1430</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88a63d788292588a66defcc65baae042" name="a88a63d788292588a66defcc65baae042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a63d788292588a66defcc65baae042">&#9670;&#160;</a></span>AT91C_ADC_OVRE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01431">1431</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12cba051215d62f2a0938ba87186f124" name="a12cba051215d62f2a0938ba87186f124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cba051215d62f2a0938ba87186f124">&#9670;&#160;</a></span>AT91C_ADC_OVRE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE4&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01432">1432</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a857886e4f5ef6de9eebab40a7f72ea86" name="a857886e4f5ef6de9eebab40a7f72ea86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857886e4f5ef6de9eebab40a7f72ea86">&#9670;&#160;</a></span>AT91C_ADC_OVRE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE5&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01433">1433</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afe011a0b0ae4ff2821778c4f97274164" name="afe011a0b0ae4ff2821778c4f97274164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe011a0b0ae4ff2821778c4f97274164">&#9670;&#160;</a></span>AT91C_ADC_OVRE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE6&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01434">1434</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a8c7c755a2cbda84ee8afae99aaa1eb" name="a0a8c7c755a2cbda84ee8afae99aaa1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c7c755a2cbda84ee8afae99aaa1eb">&#9670;&#160;</a></span>AT91C_ADC_OVRE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE7&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01435">1435</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a666903aab4d6d173d6a2be5cbee5a91a" name="a666903aab4d6d173d6a2be5cbee5a91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666903aab4d6d173d6a2be5cbee5a91a">&#9670;&#160;</a></span>AT91C_ADC_PRESCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PRESCAL&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )  /* (ADC) Prescaler rate selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01405">1405</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acb2e0811e7c94f6d9a8bfecf7b5c4fca" name="acb2e0811e7c94f6d9a8bfecf7b5c4fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2e0811e7c94f6d9a8bfecf7b5c4fca">&#9670;&#160;</a></span>AT91C_ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PTCR&#160;&#160;&#160;( 0xFFFD8120 ) /* (PDC_ADC) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02103">2103</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aedd5fc8b746667f76d010547bebe7f75" name="aedd5fc8b746667f76d010547bebe7f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd5fc8b746667f76d010547bebe7f75">&#9670;&#160;</a></span>AT91C_ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PTSR&#160;&#160;&#160;( 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02102">2102</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a001ab907b43f9ced9cba11a18977bd38" name="a001ab907b43f9ced9cba11a18977bd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001ab907b43f9ced9cba11a18977bd38">&#9670;&#160;</a></span>AT91C_ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RCR&#160;&#160;&#160;( 0xFFFD8104 ) /* (PDC_ADC) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02111">2111</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aad0066e0944197a569edfdf048b3e8fd" name="aad0066e0944197a569edfdf048b3e8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0066e0944197a569edfdf048b3e8fd">&#9670;&#160;</a></span>AT91C_ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RNCR&#160;&#160;&#160;( 0xFFFD8114 ) /* (PDC_ADC) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02107">2107</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf9a708c4e1f3fdd7161aa456b8cdf89" name="aaf9a708c4e1f3fdd7161aa456b8cdf89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9a708c4e1f3fdd7161aa456b8cdf89">&#9670;&#160;</a></span>AT91C_ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RNPR&#160;&#160;&#160;( 0xFFFD8110 ) /* (PDC_ADC) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02106">2106</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a29ebb54cad9b08d7dfe19c6b99334e3b" name="a29ebb54cad9b08d7dfe19c6b99334e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ebb54cad9b08d7dfe19c6b99334e3b">&#9670;&#160;</a></span>AT91C_ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RPR&#160;&#160;&#160;( 0xFFFD8100 ) /* (PDC_ADC) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02108">2108</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7793a830769075a3a15746803fb5027e" name="a7793a830769075a3a15746803fb5027e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7793a830769075a3a15746803fb5027e">&#9670;&#160;</a></span>AT91C_ADC_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )     /* (ADC) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01439">1439</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9aa84fa92b822b39846338d8cccf74f7" name="a9aa84fa92b822b39846338d8cccf74f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa84fa92b822b39846338d8cccf74f7">&#9670;&#160;</a></span>AT91C_ADC_SHTIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SHTIM&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (ADC) Sample &amp; Hold Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01407">1407</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ada99816b2e9355e47ef51f9b5215c335" name="ada99816b2e9355e47ef51f9b5215c335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99816b2e9355e47ef51f9b5215c335">&#9670;&#160;</a></span>AT91C_ADC_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01402">1402</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac5c39d9e0e9f404fcad3f6057a907da7" name="ac5c39d9e0e9f404fcad3f6057a907da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c39d9e0e9f404fcad3f6057a907da7">&#9670;&#160;</a></span>AT91C_ADC_SLEEP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP_MODE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01404">1404</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2247eb3f048503b4180c764282469c7e" name="a2247eb3f048503b4180c764282469c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2247eb3f048503b4180c764282469c7e">&#9670;&#160;</a></span>AT91C_ADC_SLEEP_NORMAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP_NORMAL_MODE&#160;&#160;&#160;( 0x0 &lt;&lt; 5 )   /* (ADC) Normal <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01403">1403</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a00db6d32482d1a19ed2e52aabf3fac8b" name="a00db6d32482d1a19ed2e52aabf3fac8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00db6d32482d1a19ed2e52aabf3fac8b">&#9670;&#160;</a></span>AT91C_ADC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SR&#160;&#160;&#160;( 0xFFFD801C ) /* (ADC) ADC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02118">2118</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad799c86acf8342e36503ba1c25b073c7" name="ad799c86acf8342e36503ba1c25b073c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad799c86acf8342e36503ba1c25b073c7">&#9670;&#160;</a></span>AT91C_ADC_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_START&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01386">1386</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad7ac5ddb52d3901392845a7785966639" name="ad7ac5ddb52d3901392845a7785966639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ac5ddb52d3901392845a7785966639">&#9670;&#160;</a></span>AT91C_ADC_STARTUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_STARTUP&#160;&#160;&#160;( 0x1F &lt;&lt; 16 ) /* (ADC) Startup Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01406">1406</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a972700edcba18d5ec76efb303adbad79" name="a972700edcba18d5ec76efb303adbad79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972700edcba18d5ec76efb303adbad79">&#9670;&#160;</a></span>AT91C_ADC_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01385">1385</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c04ee8fc091c56447bc576629f7422b" name="a9c04ee8fc091c56447bc576629f7422b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c04ee8fc091c56447bc576629f7422b">&#9670;&#160;</a></span>AT91C_ADC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TCR&#160;&#160;&#160;( 0xFFFD810C ) /* (PDC_ADC) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02109">2109</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac828a2db9a21ba3e5f2ff2e43353632b" name="ac828a2db9a21ba3e5f2ff2e43353632b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac828a2db9a21ba3e5f2ff2e43353632b">&#9670;&#160;</a></span>AT91C_ADC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TNCR&#160;&#160;&#160;( 0xFFFD811C ) /* (PDC_ADC) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02105">2105</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a687d5ee4e4d301a76d483c7843dfbfd2" name="a687d5ee4e4d301a76d483c7843dfbfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687d5ee4e4d301a76d483c7843dfbfd2">&#9670;&#160;</a></span>AT91C_ADC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TNPR&#160;&#160;&#160;( 0xFFFD8118 ) /* (PDC_ADC) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02104">2104</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3bccb57bed16072b4616f112c3694c88" name="a3bccb57bed16072b4616f112c3694c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bccb57bed16072b4616f112c3694c88">&#9670;&#160;</a></span>AT91C_ADC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TPR&#160;&#160;&#160;( 0xFFFD8108 ) /* (PDC_ADC) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02110">2110</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afbadae557258fc5fdebd433c7c82e317" name="afbadae557258fc5fdebd433c7c82e317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbadae557258fc5fdebd433c7c82e317">&#9670;&#160;</a></span>AT91C_ADC_TRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Trigger Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01388">1388</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad0fa67049a0c2e2c6d94fada1229174d" name="ad0fa67049a0c2e2c6d94fada1229174d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fa67049a0c2e2c6d94fada1229174d">&#9670;&#160;</a></span>AT91C_ADC_TRGEN_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN_DIS&#160;&#160;&#160;( 0x0 )        /* (ADC) Hardware triggers are disabled. Starting <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> conversion is only possible by software */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01389">1389</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68f7589a7d954c70630e02c0f3cd8aa8" name="a68f7589a7d954c70630e02c0f3cd8aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f7589a7d954c70630e02c0f3cd8aa8">&#9670;&#160;</a></span>AT91C_ADC_TRGEN_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN_EN&#160;&#160;&#160;( 0x1 )        /* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01390">1390</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4972cf053a99608bcb9f985e45094b2d" name="a4972cf053a99608bcb9f985e45094b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4972cf053a99608bcb9f985e45094b2d">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL&#160;&#160;&#160;( 0x7 &lt;&lt; 1 )   /* (ADC) Trigger Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01391">1391</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad1db4a714e44fdc0a4be538acdba7d02" name="ad1db4a714e44fdc0a4be538acdba7d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1db4a714e44fdc0a4be538acdba7d02">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_EXT&#160;&#160;&#160;( 0x6 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01398">1398</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac4efeaf92a198ed16e966f3de3540eb" name="aac4efeaf92a198ed16e966f3de3540eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4efeaf92a198ed16e966f3de3540eb">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA0&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01392">1392</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae8f35e26ac80db8962debf00d4870a84" name="ae8f35e26ac80db8962debf00d4870a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f35e26ac80db8962debf00d4870a84">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01393">1393</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a793108c98d4b5928a3a8dcaa4ba9e551" name="a793108c98d4b5928a3a8dcaa4ba9e551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793108c98d4b5928a3a8dcaa4ba9e551">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA2&#160;&#160;&#160;( 0x2 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01394">1394</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9fdf32a82aa6510e7e618bcf708f62bd" name="a9fdf32a82aa6510e7e618bcf708f62bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fdf32a82aa6510e7e618bcf708f62bd">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA3&#160;&#160;&#160;( 0x3 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01395">1395</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac78de193960c2adf54b775005c366b29" name="ac78de193960c2adf54b775005c366b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78de193960c2adf54b775005c366b29">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA4&#160;&#160;&#160;( 0x4 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01396">1396</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac93c487076e168b665e0ad89487e49ed" name="ac93c487076e168b665e0ad89487e49ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93c487076e168b665e0ad89487e49ed">&#9670;&#160;</a></span>AT91C_ADC_TRGSEL_TIOA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA5&#160;&#160;&#160;( 0x5 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01397">1397</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46cb0e55572193bcdb0883962ead5523" name="a46cb0e55572193bcdb0883962ead5523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cb0e55572193bcdb0883962ead5523">&#9670;&#160;</a></span>AT91C_AES_CFBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (AES) Cipher Feedback Data Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01498">1498</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0c22c167b409c1fbb0a19b73d99c8c74" name="a0c22c167b409c1fbb0a19b73d99c8c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c22c167b409c1fbb0a19b73d99c8c74">&#9670;&#160;</a></span>AT91C_AES_CFBS_128_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS_128_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 16 )  /* (AES) 128-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01499">1499</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aba68910091936bfac6155de137b3f648" name="aba68910091936bfac6155de137b3f648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba68910091936bfac6155de137b3f648">&#9670;&#160;</a></span>AT91C_AES_CFBS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS_16_BIT&#160;&#160;&#160;( 0x3 &lt;&lt; 16 )  /* (AES) 16-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01502">1502</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2cdeff1926c0a3cc565f91733509206c" name="a2cdeff1926c0a3cc565f91733509206c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdeff1926c0a3cc565f91733509206c">&#9670;&#160;</a></span>AT91C_AES_CFBS_32_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS_32_BIT&#160;&#160;&#160;( 0x2 &lt;&lt; 16 )  /* (AES) 32-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01501">1501</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abaa5f0fa95fe858832136c25d95005f0" name="abaa5f0fa95fe858832136c25d95005f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa5f0fa95fe858832136c25d95005f0">&#9670;&#160;</a></span>AT91C_AES_CFBS_64_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS_64_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (AES) 64-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01500">1500</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad7c9c5ad635a72fdb47c199315fe0c4e" name="ad7c9c5ad635a72fdb47c199315fe0c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c9c5ad635a72fdb47c199315fe0c4e">&#9670;&#160;</a></span>AT91C_AES_CFBS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CFBS_8_BIT&#160;&#160;&#160;( 0x4 &lt;&lt; 16 )  /* (AES) 8-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01503">1503</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab37e64c320a3a71caa2ec1a04b7b857b" name="ab37e64c320a3a71caa2ec1a04b7b857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37e64c320a3a71caa2ec1a04b7b857b">&#9670;&#160;</a></span>AT91C_AES_CIPHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CIPHER&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) Processing <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01485">1485</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3da65faeb67defe8a35a99b2c15b8989" name="a3da65faeb67defe8a35a99b2c15b8989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da65faeb67defe8a35a99b2c15b8989">&#9670;&#160;</a></span>AT91C_AES_CKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CKEY&#160;&#160;&#160;( 0xF &lt;&lt; 20 )  /* (AES) Countermeasure Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01504">1504</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac31cfc202570d19f5078ec14fc7f56ec" name="ac31cfc202570d19f5078ec14fc7f56ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31cfc202570d19f5078ec14fc7f56ec">&#9670;&#160;</a></span>AT91C_AES_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CR&#160;&#160;&#160;( 0xFFFA4000 ) /* (AES) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02148">2148</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a367c6500e7f0a1ed0fd8304b8bc204aa" name="a367c6500e7f0a1ed0fd8304b8bc204aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367c6500e7f0a1ed0fd8304b8bc204aa">&#9670;&#160;</a></span>AT91C_AES_CTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE&#160;&#160;&#160;( 0x1F &lt;&lt; 24 ) /* (AES) Countermeasure Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01505">1505</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aedbe79a0f4c2d04db6fb22dc1085ea49" name="aedbe79a0f4c2d04db6fb22dc1085ea49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbe79a0f4c2d04db6fb22dc1085ea49">&#9670;&#160;</a></span>AT91C_AES_CTYPE_TYPE1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE_TYPE1_EN&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (AES) Countermeasure type 1 is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01506">1506</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a9d7d3c6742090e14d6ebf645d9216e" name="a1a9d7d3c6742090e14d6ebf645d9216e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9d7d3c6742090e14d6ebf645d9216e">&#9670;&#160;</a></span>AT91C_AES_CTYPE_TYPE2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE_TYPE2_EN&#160;&#160;&#160;( 0x2 &lt;&lt; 24 )  /* (AES) Countermeasure type 2 is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01507">1507</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a760d4a616e32dfa4a50844b1267480a1" name="a760d4a616e32dfa4a50844b1267480a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760d4a616e32dfa4a50844b1267480a1">&#9670;&#160;</a></span>AT91C_AES_CTYPE_TYPE3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE_TYPE3_EN&#160;&#160;&#160;( 0x4 &lt;&lt; 24 )  /* (AES) Countermeasure type 3 is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01508">1508</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac8be88995d67cc7aa02232b06ae8f907" name="ac8be88995d67cc7aa02232b06ae8f907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8be88995d67cc7aa02232b06ae8f907">&#9670;&#160;</a></span>AT91C_AES_CTYPE_TYPE4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE_TYPE4_EN&#160;&#160;&#160;( 0x8 &lt;&lt; 24 )  /* (AES) Countermeasure type 4 is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01509">1509</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae854b80c601ba57ae73a24e8207124d8" name="ae854b80c601ba57ae73a24e8207124d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae854b80c601ba57ae73a24e8207124d8">&#9670;&#160;</a></span>AT91C_AES_CTYPE_TYPE5_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_CTYPE_TYPE5_EN&#160;&#160;&#160;( 0x10 &lt;&lt; 24 ) /* (AES) Countermeasure type 5 is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01510">1510</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a095d69f7a938b025a94ebef4388ab19c" name="a095d69f7a938b025a94ebef4388ab19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095d69f7a938b025a94ebef4388ab19c">&#9670;&#160;</a></span>AT91C_AES_DATRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_DATRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) DATRDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01512">1512</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a894203060ee3ab723bfcd9bbb276eb8e" name="a894203060ee3ab723bfcd9bbb276eb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894203060ee3ab723bfcd9bbb276eb8e">&#9670;&#160;</a></span>AT91C_AES_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer End */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01513">1513</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55b06cba7504dd452be3ebf0d5558229" name="a55b06cba7504dd452be3ebf0d5558229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b06cba7504dd452be3ebf0d5558229">&#9670;&#160;</a></span>AT91C_AES_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (AES) PDC Write Buffer End */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01514">1514</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f706a8b040a999c43e7de553dff5392" name="a0f706a8b040a999c43e7de553dff5392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f706a8b040a999c43e7de553dff5392">&#9670;&#160;</a></span>AT91C_AES_IDATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_IDATAxR&#160;&#160;&#160;( 0xFFFA4040 ) /* (AES) Input Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02147">2147</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad940386dc1fc86d26f4b4ed00d6a8372" name="ad940386dc1fc86d26f4b4ed00d6a8372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad940386dc1fc86d26f4b4ed00d6a8372">&#9670;&#160;</a></span>AT91C_AES_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_IDR&#160;&#160;&#160;( 0xFFFA4014 ) /* (AES) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02149">2149</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a860a51aa2814b73c5943113808730069" name="a860a51aa2814b73c5943113808730069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860a51aa2814b73c5943113808730069">&#9670;&#160;</a></span>AT91C_AES_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_IER&#160;&#160;&#160;( 0xFFFA4010 ) /* (AES) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02151">2151</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a048d95c7aaa445f49ede3477d2c4ea96" name="a048d95c7aaa445f49ede3477d2c4ea96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048d95c7aaa445f49ede3477d2c4ea96">&#9670;&#160;</a></span>AT91C_AES_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_IMR&#160;&#160;&#160;( 0xFFFA4018 ) /* (AES) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02150">2150</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a946b865d3d04076aa9f75d072a8f0377" name="a946b865d3d04076aa9f75d072a8f0377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946b865d3d04076aa9f75d072a8f0377">&#9670;&#160;</a></span>AT91C_AES_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_ISR&#160;&#160;&#160;( 0xFFFA401C ) /* (AES) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02153">2153</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3612d5e491bfce45d807637ecd0e7e9f" name="a3612d5e491bfce45d807637ecd0e7e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3612d5e491bfce45d807637ecd0e7e9f">&#9670;&#160;</a></span>AT91C_AES_IVxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_IVxR&#160;&#160;&#160;( 0xFFFA4060 ) /* (AES) Initialization Vector x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02143">2143</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0346a33eb0298e9f6779072a79abe2e3" name="a0346a33eb0298e9f6779072a79abe2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0346a33eb0298e9f6779072a79abe2e3">&#9670;&#160;</a></span>AT91C_AES_KEYWxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_KEYWxR&#160;&#160;&#160;( 0xFFFA4020 ) /* (AES) Key Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02152">2152</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af46127b11a6ada0d7b2e419d24ae1148" name="af46127b11a6ada0d7b2e419d24ae1148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46127b11a6ada0d7b2e419d24ae1148">&#9670;&#160;</a></span>AT91C_AES_LOADSEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_LOADSEED&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (AES) Random Number Generator Seed Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01483">1483</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9945ba2616fada840b131c9a30fc96d" name="ab9945ba2616fada840b131c9a30fc96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9945ba2616fada840b131c9a30fc96d">&#9670;&#160;</a></span>AT91C_AES_LOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_LOD&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (AES) Last Output Data <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01497">1497</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32b02e34900913286d245944748d2e1e" name="a32b02e34900913286d245944748d2e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b02e34900913286d245944748d2e1e">&#9670;&#160;</a></span>AT91C_AES_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_MR&#160;&#160;&#160;( 0xFFFA4004 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02144">2144</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aef7c5e32afeb936ba3054fb3323dddad" name="aef7c5e32afeb936ba3054fb3323dddad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7c5e32afeb936ba3054fb3323dddad">&#9670;&#160;</a></span>AT91C_AES_ODATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_ODATAxR&#160;&#160;&#160;( 0xFFFA4050 ) /* (AES) Output Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02146">2146</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a228ddba278b3e7a331a4407dfc84a537" name="a228ddba278b3e7a331a4407dfc84a537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228ddba278b3e7a331a4407dfc84a537">&#9670;&#160;</a></span>AT91C_AES_OPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD&#160;&#160;&#160;( 0x7 &lt;&lt; 12 )  /* (AES) Operation <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01491">1491</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acda31e5098127dbf296c305d91bf5278" name="acda31e5098127dbf296c305d91bf5278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda31e5098127dbf296c305d91bf5278">&#9670;&#160;</a></span>AT91C_AES_OPMOD_CBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD_CBC&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (AES) CBC Cipher Block Chaining mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01493">1493</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d28d6521dfa55a7c5be7ccccbd6796c" name="a4d28d6521dfa55a7c5be7ccccbd6796c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d28d6521dfa55a7c5be7ccccbd6796c">&#9670;&#160;</a></span>AT91C_AES_OPMOD_CFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD_CFB&#160;&#160;&#160;( 0x3 &lt;&lt; 12 )  /* (AES) CFB Cipher Feedback mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01495">1495</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a260e2e6814798b99ffa36a6167e080a1" name="a260e2e6814798b99ffa36a6167e080a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260e2e6814798b99ffa36a6167e080a1">&#9670;&#160;</a></span>AT91C_AES_OPMOD_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD_CTR&#160;&#160;&#160;( 0x4 &lt;&lt; 12 )  /* (AES) CTR Counter mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01496">1496</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a5b4750618fbd064a82d6371e86201e" name="a8a5b4750618fbd064a82d6371e86201e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5b4750618fbd064a82d6371e86201e">&#9670;&#160;</a></span>AT91C_AES_OPMOD_ECB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD_ECB&#160;&#160;&#160;( 0x0 &lt;&lt; 12 )  /* (AES) ECB Electronic CodeBook mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01492">1492</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a994009560e565a3b89f0761f6e548696" name="a994009560e565a3b89f0761f6e548696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994009560e565a3b89f0761f6e548696">&#9670;&#160;</a></span>AT91C_AES_OPMOD_OFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_OPMOD_OFB&#160;&#160;&#160;( 0x2 &lt;&lt; 12 )  /* (AES) OFB Output Feedback mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01494">1494</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c5b5a7b865b71a93ea9adfed4477b24" name="a9c5b5a7b865b71a93ea9adfed4477b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5b5a7b865b71a93ea9adfed4477b24">&#9670;&#160;</a></span>AT91C_AES_PROCDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_PROCDLY&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (AES) Processing Delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01486">1486</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1c75aa90c4104c77acc173c09e733745" name="a1c75aa90c4104c77acc173c09e733745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c75aa90c4104c77acc173c09e733745">&#9670;&#160;</a></span>AT91C_AES_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_PTCR&#160;&#160;&#160;( 0xFFFA4120 ) /* (PDC_AES) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02133">2133</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aef202581cf4db383de4c0c430b67471e" name="aef202581cf4db383de4c0c430b67471e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef202581cf4db383de4c0c430b67471e">&#9670;&#160;</a></span>AT91C_AES_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_PTSR&#160;&#160;&#160;( 0xFFFA4124 ) /* (PDC_AES) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02141">2141</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ea6c7d99224a939d8d21b901f83f799" name="a5ea6c7d99224a939d8d21b901f83f799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea6c7d99224a939d8d21b901f83f799">&#9670;&#160;</a></span>AT91C_AES_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_RCR&#160;&#160;&#160;( 0xFFFA4104 ) /* (PDC_AES) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02137">2137</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87fe38d8f15759a045759bc5255e9b6d" name="a87fe38d8f15759a045759bc5255e9b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fe38d8f15759a045759bc5255e9b6d">&#9670;&#160;</a></span>AT91C_AES_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_RNCR&#160;&#160;&#160;( 0xFFFA4114 ) /* (PDC_AES) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02138">2138</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acba3cfefdb529236a38ce91103576404" name="acba3cfefdb529236a38ce91103576404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba3cfefdb529236a38ce91103576404">&#9670;&#160;</a></span>AT91C_AES_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_RNPR&#160;&#160;&#160;( 0xFFFA4110 ) /* (PDC_AES) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02134">2134</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a027c9b3e454afbc6713cd13dc58ccc98" name="a027c9b3e454afbc6713cd13dc58ccc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027c9b3e454afbc6713cd13dc58ccc98">&#9670;&#160;</a></span>AT91C_AES_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_RPR&#160;&#160;&#160;( 0xFFFA4100 ) /* (PDC_AES) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02140">2140</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2a8bfa9e7c701532abdb5f258ff20cc5" name="a2a8bfa9e7c701532abdb5f258ff20cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8bfa9e7c701532abdb5f258ff20cc5">&#9670;&#160;</a></span>AT91C_AES_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01515">1515</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83be1e112547812bb79b109e68ae2edb" name="a83be1e112547812bb79b109e68ae2edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83be1e112547812bb79b109e68ae2edb">&#9670;&#160;</a></span>AT91C_AES_SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_SMOD&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (AES) Start <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01487">1487</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aca6749e8950fb6d08b71085df6cc2b6a" name="aca6749e8950fb6d08b71085df6cc2b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6749e8950fb6d08b71085df6cc2b6a">&#9670;&#160;</a></span>AT91C_AES_SMOD_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_SMOD_AUTO&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Auto Mode: no action in <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> is necessary (cf datasheet). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01489">1489</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af1d2bd72f793b79489d83af7bc0ce998" name="af1d2bd72f793b79489d83af7bc0ce998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d2bd72f793b79489d83af7bc0ce998">&#9670;&#160;</a></span>AT91C_AES_SMOD_MANUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_SMOD_MANUAL&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (AES) Manual Mode: The START bit in <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> must be set <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> begin encryption or decryption. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01488">1488</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab47cacac826471967798b252e7b4932b" name="ab47cacac826471967798b252e7b4932b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47cacac826471967798b252e7b4932b">&#9670;&#160;</a></span>AT91C_AES_SMOD_PDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_SMOD_PDC&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (AES) PDC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01490">1490</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52ca0d7f3807ef3786756cd730ac274e" name="a52ca0d7f3807ef3786756cd730ac274e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ca0d7f3807ef3786756cd730ac274e">&#9670;&#160;</a></span>AT91C_AES_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_START&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (AES) Starts Processing */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01481">1481</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7f0ebc30e1c6ed91336d436ec1aadf99" name="a7f0ebc30e1c6ed91336d436ec1aadf99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ebc30e1c6ed91336d436ec1aadf99">&#9670;&#160;</a></span>AT91C_AES_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01482">1482</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2f6854fcd45cb6be115709343a1920f5" name="a2f6854fcd45cb6be115709343a1920f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6854fcd45cb6be115709343a1920f5">&#9670;&#160;</a></span>AT91C_AES_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_TCR&#160;&#160;&#160;( 0xFFFA410C ) /* (PDC_AES) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02136">2136</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a75f0347869b41b1e28c32ff50123650b" name="a75f0347869b41b1e28c32ff50123650b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f0347869b41b1e28c32ff50123650b">&#9670;&#160;</a></span>AT91C_AES_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_TNCR&#160;&#160;&#160;( 0xFFFA411C ) /* (PDC_AES) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02135">2135</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1edc3dc820a24aacc862e10c31d0b07b" name="a1edc3dc820a24aacc862e10c31d0b07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1edc3dc820a24aacc862e10c31d0b07b">&#9670;&#160;</a></span>AT91C_AES_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_TNPR&#160;&#160;&#160;( 0xFFFA4118 ) /* (PDC_AES) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02139">2139</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2430db01071f1d6431164589b84c1b6e" name="a2430db01071f1d6431164589b84c1b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2430db01071f1d6431164589b84c1b6e">&#9670;&#160;</a></span>AT91C_AES_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_TPR&#160;&#160;&#160;( 0xFFFA4108 ) /* (PDC_AES) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02132">2132</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0c8a9b678c45da12fdbe8da34cb1758" name="ac0c8a9b678c45da12fdbe8da34cb1758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c8a9b678c45da12fdbe8da34cb1758">&#9670;&#160;</a></span>AT91C_AES_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (AES) PDC Write Buffer Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01516">1516</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaa2297d1189f2ee0d3357a9e4e7f3c08" name="aaa2297d1189f2ee0d3357a9e4e7f3c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2297d1189f2ee0d3357a9e4e7f3c08">&#9670;&#160;</a></span>AT91C_AES_URAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAD&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (AES) Unspecified Register Access Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01517">1517</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c76b43cb30f79f64c51aade30ecc0d7" name="a2c76b43cb30f79f64c51aade30ecc0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c76b43cb30f79f64c51aade30ecc0d7">&#9670;&#160;</a></span>AT91C_AES_URAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT&#160;&#160;&#160;( 0x7 &lt;&lt; 12 ) /* (AES) Unspecified Register Access Type Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01521">1521</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b64d799be10fd7abc742f9b22380f4f" name="a4b64d799be10fd7abc742f9b22380f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b64d799be10fd7abc742f9b22380f4f">&#9670;&#160;</a></span>AT91C_AES_URAT_IN_DAT_WRITE_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_IN_DAT_WRITE_DATPROC&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (AES) Input data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01522">1522</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a219669d59d975af6cabec795b6ea96e1" name="a219669d59d975af6cabec795b6ea96e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219669d59d975af6cabec795b6ea96e1">&#9670;&#160;</a></span>AT91C_AES_URAT_MODEREG_WRITE_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_MODEREG_WRITE_DATPROC&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01524">1524</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9fd14db4bf1b35c920f2059199989e5e" name="a9fd14db4bf1b35c920f2059199989e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd14db4bf1b35c920f2059199989e5e">&#9670;&#160;</a></span>AT91C_AES_URAT_MODEREG_WRITE_SUBKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_MODEREG_WRITE_SUBKEY&#160;&#160;&#160;( 0x4 &lt;&lt; 12 ) /* (AES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01526">1526</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9e6d5b1f09f74dee930a7a08c0307e0" name="ad9e6d5b1f09f74dee930a7a08c0307e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e6d5b1f09f74dee930a7a08c0307e0">&#9670;&#160;</a></span>AT91C_AES_URAT_OUT_DAT_READ_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_OUT_DAT_READ_DATPROC&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (AES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01523">1523</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d5c7ac8384d547f73f9c7a6ca751c85" name="a9d5c7ac8384d547f73f9c7a6ca751c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5c7ac8384d547f73f9c7a6ca751c85">&#9670;&#160;</a></span>AT91C_AES_URAT_OUT_DAT_READ_SUBKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_OUT_DAT_READ_SUBKEY&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (AES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01525">1525</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1ceecc9dc1d178f10fb1d70661315284" name="a1ceecc9dc1d178f10fb1d70661315284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ceecc9dc1d178f10fb1d70661315284">&#9670;&#160;</a></span>AT91C_AES_URAT_WO_REG_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_URAT_WO_REG_READ&#160;&#160;&#160;( 0x5 &lt;&lt; 12 ) /* (AES) Write-only <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read access. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01527">1527</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad8a369bdc803c629795d673b3f3a029e" name="ad8a369bdc803c629795d673b3f3a029e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a369bdc803c629795d673b3f3a029e">&#9670;&#160;</a></span>AT91C_AES_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AES_VR&#160;&#160;&#160;( 0xFFFA40FC ) /* (AES) AES Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02145">2145</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d5196b096a59a7e16ecb1fb9d87c484" name="a6d5196b096a59a7e16ecb1fb9d87c484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5196b096a59a7e16ecb1fb9d87c484">&#9670;&#160;</a></span>AT91C_AIC_CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_CISR&#160;&#160;&#160;( 0xFFFFF114 ) /* (AIC) Core Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01614">1614</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a658342079ef86ca02b400bca590157c5" name="a658342079ef86ca02b400bca590157c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658342079ef86ca02b400bca590157c5">&#9670;&#160;</a></span>AT91C_AIC_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR&#160;&#160;&#160;( 0xFFFFF138 ) /* (AIC) Debug Control Register (Protect) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01602">1602</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8ddbefbb5b53cacf7041b9ec7297843d" name="a8ddbefbb5b53cacf7041b9ec7297843d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ddbefbb5b53cacf7041b9ec7297843d">&#9670;&#160;</a></span>AT91C_AIC_DCR_GMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR_GMSK&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) General Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00090">90</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a11ecc7ad7cb4c2d9f6a241c446b754dc" name="a11ecc7ad7cb4c2d9f6a241c446b754dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ecc7ad7cb4c2d9f6a241c446b754dc">&#9670;&#160;</a></span>AT91C_AIC_DCR_PROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR_PROT&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) Protection <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00089">89</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b9cd98d7ecaede481636cb8ed07aa3f" name="a4b9cd98d7ecaede481636cb8ed07aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9cd98d7ecaede481636cb8ed07aa3f">&#9670;&#160;</a></span>AT91C_AIC_EOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_EOICR&#160;&#160;&#160;( 0xFFFFF130 ) /* (AIC) End of Interrupt Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01603">1603</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a79e930ea8ad33613147ad0f0917a90e8" name="a79e930ea8ad33613147ad0f0917a90e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e930ea8ad33613147ad0f0917a90e8">&#9670;&#160;</a></span>AT91C_AIC_FFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFDR&#160;&#160;&#160;( 0xFFFFF144 ) /* (AIC) Fast Forcing Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01613">1613</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acac44f7aa3c5256f6d1f2fce7174b45f" name="acac44f7aa3c5256f6d1f2fce7174b45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac44f7aa3c5256f6d1f2fce7174b45f">&#9670;&#160;</a></span>AT91C_AIC_FFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFER&#160;&#160;&#160;( 0xFFFFF140 ) /* (AIC) Fast Forcing Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01610">1610</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa3d9b233ceed49a9659357ad505e03e7" name="aa3d9b233ceed49a9659357ad505e03e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d9b233ceed49a9659357ad505e03e7">&#9670;&#160;</a></span>AT91C_AIC_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFSR&#160;&#160;&#160;( 0xFFFFF148 ) /* (AIC) Fast Forcing Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01605">1605</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a260f4fef8883877802b9f495afadedef" name="a260f4fef8883877802b9f495afadedef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260f4fef8883877802b9f495afadedef">&#9670;&#160;</a></span>AT91C_AIC_FVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FVR&#160;&#160;&#160;( 0xFFFFF104 ) /* (AIC) FIQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01601">1601</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ebc1521442e6301cbc1aebe8b6a60fe" name="a2ebc1521442e6301cbc1aebe8b6a60fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ebc1521442e6301cbc1aebe8b6a60fe">&#9670;&#160;</a></span>AT91C_AIC_ICCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ICCR&#160;&#160;&#160;( 0xFFFFF128 ) /* (AIC) Interrupt Clear Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01606">1606</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d8f11768ada3d34e3d231ad3256cb2d" name="a1d8f11768ada3d34e3d231ad3256cb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8f11768ada3d34e3d231ad3256cb2d">&#9670;&#160;</a></span>AT91C_AIC_IDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IDCR&#160;&#160;&#160;( 0xFFFFF124 ) /* (AIC) Interrupt Disable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01615">1615</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab55840ce00a4bfa54acfd8b74809c71d" name="ab55840ce00a4bfa54acfd8b74809c71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55840ce00a4bfa54acfd8b74809c71d">&#9670;&#160;</a></span>AT91C_AIC_IECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IECR&#160;&#160;&#160;( 0xFFFFF120 ) /* (AIC) Interrupt Enable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01611">1611</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec49d326140f483ce6a51125c04b4c45" name="aec49d326140f483ce6a51125c04b4c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec49d326140f483ce6a51125c04b4c45">&#9670;&#160;</a></span>AT91C_AIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IMR&#160;&#160;&#160;( 0xFFFFF110 ) /* (AIC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01608">1608</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abf803377d831045384c1b12293880e75" name="abf803377d831045384c1b12293880e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf803377d831045384c1b12293880e75">&#9670;&#160;</a></span>AT91C_AIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IPR&#160;&#160;&#160;( 0xFFFFF10C ) /* (AIC) Interrupt Pending Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01609">1609</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a02c05836353c43c959f4588438a09a2e" name="a02c05836353c43c959f4588438a09a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c05836353c43c959f4588438a09a2e">&#9670;&#160;</a></span>AT91C_AIC_ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ISCR&#160;&#160;&#160;( 0xFFFFF12C ) /* (AIC) Interrupt Set Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01612">1612</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a502b849eb0925da51ea1724bfb9ff675" name="a502b849eb0925da51ea1724bfb9ff675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502b849eb0925da51ea1724bfb9ff675">&#9670;&#160;</a></span>AT91C_AIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ISR&#160;&#160;&#160;( 0xFFFFF108 ) /* (AIC) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01607">1607</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a59d48beaedc4723dde35e1da1290c72b" name="a59d48beaedc4723dde35e1da1290c72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d48beaedc4723dde35e1da1290c72b">&#9670;&#160;</a></span>AT91C_AIC_IVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IVR&#160;&#160;&#160;( 0xFFFFF100 ) /* (AIC) IRQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01599">1599</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3184357c284cf8d1fbede2bfaa0df4f0" name="a3184357c284cf8d1fbede2bfaa0df4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184357c284cf8d1fbede2bfaa0df4f0">&#9670;&#160;</a></span>AT91C_AIC_NFIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_NFIQ&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) NFIQ Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00086">86</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a60e31990bc2bf5a9f3e7be3db8591dea" name="a60e31990bc2bf5a9f3e7be3db8591dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e31990bc2bf5a9f3e7be3db8591dea">&#9670;&#160;</a></span>AT91C_AIC_NIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_NIRQ&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) NIRQ Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00087">87</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab66ac4615b2eaa08a688de2cc5485c42" name="ab66ac4615b2eaa08a688de2cc5485c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66ac4615b2eaa08a688de2cc5485c42">&#9670;&#160;</a></span>AT91C_AIC_PRIOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR&#160;&#160;&#160;( 0x7 &lt;&lt; 0 ) /* (AIC) Priority Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00075">75</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4bc441a87b9c4574b1bb9e271eb6dd27" name="a4bc441a87b9c4574b1bb9e271eb6dd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc441a87b9c4574b1bb9e271eb6dd27">&#9670;&#160;</a></span>AT91C_AIC_PRIOR_HIGHEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR_HIGHEST&#160;&#160;&#160;( 0x7 )      /* (AIC) Highest priority level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00077">77</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae5bbc658808876a515e3c1978738f3d0" name="ae5bbc658808876a515e3c1978738f3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bbc658808876a515e3c1978738f3d0">&#9670;&#160;</a></span>AT91C_AIC_PRIOR_LOWEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR_LOWEST&#160;&#160;&#160;( 0x0 )      /* (AIC) Lowest priority level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00076">76</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4480f18cb6202e4fca4cfef8f5276705" name="a4480f18cb6202e4fca4cfef8f5276705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4480f18cb6202e4fca4cfef8f5276705">&#9670;&#160;</a></span>AT91C_AIC_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SMR&#160;&#160;&#160;( 0xFFFFF000 ) /* (AIC) Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01600">1600</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3ef43da35c21f7decfeee386eefce49" name="af3ef43da35c21f7decfeee386eefce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ef43da35c21f7decfeee386eefce49">&#9670;&#160;</a></span>AT91C_AIC_SPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SPU&#160;&#160;&#160;( 0xFFFFF134 ) /* (AIC) Spurious Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01616">1616</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae85e6441c17346d01b4b4e50d9a43408" name="ae85e6441c17346d01b4b4e50d9a43408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85e6441c17346d01b4b4e50d9a43408">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Interrupt Source Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00078">78</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a870b6ce64df33f436086693b8fd44c5d" name="a870b6ce64df33f436086693b8fd44c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870b6ce64df33f436086693b8fd44c5d">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Low-level Sensitive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00080">80</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b6eda4438d361be0896ad6d246c43c3" name="a3b6eda4438d361be0896ad6d246c43c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6eda4438d361be0896ad6d246c43c3">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Negative Edge triggered */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00082">82</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09b8cd2380a101271ed1afe641a8bae8" name="a09b8cd2380a101271ed1afe641a8bae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b8cd2380a101271ed1afe641a8bae8">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_HIGH_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_HIGH_LEVEL&#160;&#160;&#160;( 0x2 &lt;&lt; 5 ) /* (AIC) Internal Or External Sources Code Label High-level Sensitive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00083">83</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa92aff746ed8ef7777730997b8d48fe8" name="aa92aff746ed8ef7777730997b8d48fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92aff746ed8ef7777730997b8d48fe8">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label High-level Sensitive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00079">79</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a86089511cd0fbca7bac1371602313307" name="a86089511cd0fbca7bac1371602313307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86089511cd0fbca7bac1371602313307">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Positive Edge triggered */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00081">81</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d086828d5d5cf42d54c84ea47359f12" name="a9d086828d5d5cf42d54c84ea47359f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d086828d5d5cf42d54c84ea47359f12">&#9670;&#160;</a></span>AT91C_AIC_SRCTYPE_POSITIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_POSITIVE_EDGE&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Internal Or External Sources Code Label Positive Edge triggered */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00084">84</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3706014afd66ae5afcfc65bafbb7a856" name="a3706014afd66ae5afcfc65bafbb7a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3706014afd66ae5afcfc65bafbb7a856">&#9670;&#160;</a></span>AT91C_AIC_SVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SVR&#160;&#160;&#160;( 0xFFFFF080 ) /* (AIC) Source Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01604">1604</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9adbfb8048d73603846d6fb348a64ace" name="a9adbfb8048d73603846d6fb348a64ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adbfb8048d73603846d6fb348a64ace">&#9670;&#160;</a></span>AT91C_BASE_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_ADC&#160;&#160;&#160;( 0xFFFD8000 )  /* (ADC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02432">2432</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae6e8321a1df42ce4c3249d02a614bbc4" name="ae6e8321a1df42ce4c3249d02a614bbc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e8321a1df42ce4c3249d02a614bbc4">&#9670;&#160;</a></span>AT91C_BASE_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_AES&#160;&#160;&#160;( 0xFFFA4000 )  /* (AES) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02434">2434</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae353aca328b3d22ff19e9086c99e77d7" name="ae353aca328b3d22ff19e9086c99e77d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae353aca328b3d22ff19e9086c99e77d7">&#9670;&#160;</a></span>AT91C_BASE_AIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_AIC&#160;&#160;&#160;( 0xFFFFF000 )  /* (AIC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02387">2387</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aade3111409454d7403119510969714d4" name="aade3111409454d7403119510969714d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade3111409454d7403119510969714d4">&#9670;&#160;</a></span>AT91C_BASE_CAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN&#160;&#160;&#160;( 0xFFFD0000 )  /* (CAN) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02429">2429</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f1c5051a6adb66e604c19023bcd61a7" name="a0f1c5051a6adb66e604c19023bcd61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1c5051a6adb66e604c19023bcd61a7">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB0&#160;&#160;&#160;( 0xFFFD0200 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02421">2421</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac778901b748a01e773028f112ecea916" name="ac778901b748a01e773028f112ecea916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac778901b748a01e773028f112ecea916">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB1&#160;&#160;&#160;( 0xFFFD0220 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02422">2422</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac98b19471a80439007ee302479cd0d9f" name="ac98b19471a80439007ee302479cd0d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98b19471a80439007ee302479cd0d9f">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB2&#160;&#160;&#160;( 0xFFFD0240 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02423">2423</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa529d6150786005c8b3a18135a31bc49" name="aa529d6150786005c8b3a18135a31bc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa529d6150786005c8b3a18135a31bc49">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB3&#160;&#160;&#160;( 0xFFFD0260 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02424">2424</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7b535e8af51ab3567637a48ef3b90902" name="a7b535e8af51ab3567637a48ef3b90902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b535e8af51ab3567637a48ef3b90902">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB4&#160;&#160;&#160;( 0xFFFD0280 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02425">2425</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acb68b2635e43b4e639ed9a6acce922a8" name="acb68b2635e43b4e639ed9a6acce922a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb68b2635e43b4e639ed9a6acce922a8">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB5&#160;&#160;&#160;( 0xFFFD02A0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02426">2426</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d5cbe99f6c3f26f59d2bbfb20491d04" name="a1d5cbe99f6c3f26f59d2bbfb20491d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5cbe99f6c3f26f59d2bbfb20491d04">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB6&#160;&#160;&#160;( 0xFFFD02C0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02427">2427</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a030c91aa6b91ee2a5e7bf76868fa9a1c" name="a030c91aa6b91ee2a5e7bf76868fa9a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030c91aa6b91ee2a5e7bf76868fa9a1c">&#9670;&#160;</a></span>AT91C_BASE_CAN_MB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CAN_MB7&#160;&#160;&#160;( 0xFFFD02E0 )  /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02428">2428</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a10dce3ba9279316fe6d2320af5880040" name="a10dce3ba9279316fe6d2320af5880040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10dce3ba9279316fe6d2320af5880040">&#9670;&#160;</a></span>AT91C_BASE_CKGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CKGR&#160;&#160;&#160;( 0xFFFFFC20 )  /* (CKGR) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02392">2392</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32fc454872b1c641d8fed6f014f7ba1e" name="a32fc454872b1c641d8fed6f014f7ba1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32fc454872b1c641d8fed6f014f7ba1e">&#9670;&#160;</a></span>AT91C_BASE_DBGU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_DBGU&#160;&#160;&#160;( 0xFFFFF200 )  /* (DBGU) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02389">2389</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7653a12a00346c470d5dcea6641a546" name="aa7653a12a00346c470d5dcea6641a546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7653a12a00346c470d5dcea6641a546">&#9670;&#160;</a></span>AT91C_BASE_EMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_EMAC&#160;&#160;&#160;( 0xFFFDC000 )  /* (EMAC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02430">2430</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a235bf6db2f49947de6fd62d0439d4af9" name="a235bf6db2f49947de6fd62d0439d4af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235bf6db2f49947de6fd62d0439d4af9">&#9670;&#160;</a></span>AT91C_BASE_MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_MC&#160;&#160;&#160;( 0xFFFFFF00 )  /* (MC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02399">2399</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad99b4bec9100b0faee5c2ec4c5816010" name="ad99b4bec9100b0faee5c2ec4c5816010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99b4bec9100b0faee5c2ec4c5816010">&#9670;&#160;</a></span>AT91C_BASE_PDC_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_ADC&#160;&#160;&#160;( 0xFFFD8100 )  /* (PDC_ADC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02431">2431</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6065d8120e661abf524c345de4f36317" name="a6065d8120e661abf524c345de4f36317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6065d8120e661abf524c345de4f36317">&#9670;&#160;</a></span>AT91C_BASE_PDC_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_AES&#160;&#160;&#160;( 0xFFFA4100 )  /* (PDC_AES) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02433">2433</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad583a3c0f21caa3eb742bf21a5230e76" name="ad583a3c0f21caa3eb742bf21a5230e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583a3c0f21caa3eb742bf21a5230e76">&#9670;&#160;</a></span>AT91C_BASE_PDC_DBGU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_DBGU&#160;&#160;&#160;( 0xFFFFF300 )  /* (PDC_DBGU) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02388">2388</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9dedf1dca73f2b7ee08ec700668f34a7" name="a9dedf1dca73f2b7ee08ec700668f34a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dedf1dca73f2b7ee08ec700668f34a7">&#9670;&#160;</a></span>AT91C_BASE_PDC_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_SPI0&#160;&#160;&#160;( 0xFFFE0100 )  /* (PDC_SPI0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02402">2402</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa06bc5c4d9203a75e9fd2112716a2684" name="aa06bc5c4d9203a75e9fd2112716a2684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06bc5c4d9203a75e9fd2112716a2684">&#9670;&#160;</a></span>AT91C_BASE_PDC_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_SPI1&#160;&#160;&#160;( 0xFFFE4100 )  /* (PDC_SPI1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02400">2400</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6b352bd9e050f30440d75b3b7c92696a" name="a6b352bd9e050f30440d75b3b7c92696a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b352bd9e050f30440d75b3b7c92696a">&#9670;&#160;</a></span>AT91C_BASE_PDC_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_SSC&#160;&#160;&#160;( 0xFFFD4100 )  /* (PDC_SSC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02408">2408</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae572263113021341302e6ec48e399855" name="ae572263113021341302e6ec48e399855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae572263113021341302e6ec48e399855">&#9670;&#160;</a></span>AT91C_BASE_PDC_TDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_TDES&#160;&#160;&#160;( 0xFFFA8100 )  /* (PDC_TDES) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02435">2435</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1d89d92d26566a0593501750dd45690" name="ae1d89d92d26566a0593501750dd45690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d89d92d26566a0593501750dd45690">&#9670;&#160;</a></span>AT91C_BASE_PDC_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_US0&#160;&#160;&#160;( 0xFFFC0100 )  /* (PDC_US0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02406">2406</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a689aaee7d35e38c15f0d096850549494" name="a689aaee7d35e38c15f0d096850549494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689aaee7d35e38c15f0d096850549494">&#9670;&#160;</a></span>AT91C_BASE_PDC_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_US1&#160;&#160;&#160;( 0xFFFC4100 )  /* (PDC_US1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02404">2404</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afd59d3e413ad4a05804ead0fd6c48622" name="afd59d3e413ad4a05804ead0fd6c48622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd59d3e413ad4a05804ead0fd6c48622">&#9670;&#160;</a></span>AT91C_BASE_PIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PIOA&#160;&#160;&#160;( 0xFFFFF400 )  /* (PIOA) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02390">2390</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3c98853ce6152d3a5928295c9e3cd6a" name="af3c98853ce6152d3a5928295c9e3cd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c98853ce6152d3a5928295c9e3cd6a">&#9670;&#160;</a></span>AT91C_BASE_PIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PIOB&#160;&#160;&#160;( 0xFFFFF600 )  /* (PIOB) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02391">2391</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0679d8ee5a5c92e6d808bd31e216277" name="ac0679d8ee5a5c92e6d808bd31e216277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0679d8ee5a5c92e6d808bd31e216277">&#9670;&#160;</a></span>AT91C_BASE_PITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PITC&#160;&#160;&#160;( 0xFFFFFD30 )  /* (PITC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02396">2396</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88f638978d677a52e3bad3966caa40ab" name="a88f638978d677a52e3bad3966caa40ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f638978d677a52e3bad3966caa40ab">&#9670;&#160;</a></span>AT91C_BASE_PMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PMC&#160;&#160;&#160;( 0xFFFFFC00 )  /* (PMC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02393">2393</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa11003c2d8bcee4dd58e45522edde4a9" name="aa11003c2d8bcee4dd58e45522edde4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11003c2d8bcee4dd58e45522edde4a9">&#9670;&#160;</a></span>AT91C_BASE_PWMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC&#160;&#160;&#160;( 0xFFFCC000 )  /* (PWMC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02415">2415</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad327bf8d078e66885418142dcf7ecb69" name="ad327bf8d078e66885418142dcf7ecb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad327bf8d078e66885418142dcf7ecb69">&#9670;&#160;</a></span>AT91C_BASE_PWMC_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH0&#160;&#160;&#160;( 0xFFFCC200 )  /* (PWMC_CH0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02414">2414</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a532256b939d55cf8d64421ae895d9f61" name="a532256b939d55cf8d64421ae895d9f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532256b939d55cf8d64421ae895d9f61">&#9670;&#160;</a></span>AT91C_BASE_PWMC_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH1&#160;&#160;&#160;( 0xFFFCC220 )  /* (PWMC_CH1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02413">2413</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95a11e0109fe908e382c77b4dbd4b886" name="a95a11e0109fe908e382c77b4dbd4b886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a11e0109fe908e382c77b4dbd4b886">&#9670;&#160;</a></span>AT91C_BASE_PWMC_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH2&#160;&#160;&#160;( 0xFFFCC240 )  /* (PWMC_CH2) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02412">2412</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac63200f2a1e7bb0992ab1acd3bcf75e" name="aac63200f2a1e7bb0992ab1acd3bcf75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac63200f2a1e7bb0992ab1acd3bcf75e">&#9670;&#160;</a></span>AT91C_BASE_PWMC_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH3&#160;&#160;&#160;( 0xFFFCC260 )  /* (PWMC_CH3) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02411">2411</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1417c31e180c8f542044e6fccb465610" name="a1417c31e180c8f542044e6fccb465610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1417c31e180c8f542044e6fccb465610">&#9670;&#160;</a></span>AT91C_BASE_RSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_RSTC&#160;&#160;&#160;( 0xFFFFFD00 )  /* (RSTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02394">2394</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad91cc891870f10043e5935b8f587f2af" name="ad91cc891870f10043e5935b8f587f2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91cc891870f10043e5935b8f587f2af">&#9670;&#160;</a></span>AT91C_BASE_RTTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_RTTC&#160;&#160;&#160;( 0xFFFFFD20 )  /* (RTTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02395">2395</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae67865e8bc8329a94450b2593f88df04" name="ae67865e8bc8329a94450b2593f88df04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67865e8bc8329a94450b2593f88df04">&#9670;&#160;</a></span>AT91C_BASE_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SPI0&#160;&#160;&#160;( 0xFFFE0000 )  /* (SPI0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02403">2403</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab49c3dde13b488ce08989cae9960fe32" name="ab49c3dde13b488ce08989cae9960fe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49c3dde13b488ce08989cae9960fe32">&#9670;&#160;</a></span>AT91C_BASE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SPI1&#160;&#160;&#160;( 0xFFFE4000 )  /* (SPI1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02401">2401</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7cfef3966881ac79efe0a889a18f0e0a" name="a7cfef3966881ac79efe0a889a18f0e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfef3966881ac79efe0a889a18f0e0a">&#9670;&#160;</a></span>AT91C_BASE_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SSC&#160;&#160;&#160;( 0xFFFD4000 )  /* (SSC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02409">2409</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55de519422f9459af2c877d53c11e28f" name="a55de519422f9459af2c877d53c11e28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55de519422f9459af2c877d53c11e28f">&#9670;&#160;</a></span>AT91C_BASE_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SYS&#160;&#160;&#160;( 0xFFFFF000 )  /* (SYS) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02386">2386</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac5f6642a35bcb83fbe8cf358511ba895" name="ac5f6642a35bcb83fbe8cf358511ba895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f6642a35bcb83fbe8cf358511ba895">&#9670;&#160;</a></span>AT91C_BASE_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC0&#160;&#160;&#160;( 0xFFFA0000 )  /* (TC0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02417">2417</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ecf7114cc5c9f9d559792f92dd584ca" name="a5ecf7114cc5c9f9d559792f92dd584ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecf7114cc5c9f9d559792f92dd584ca">&#9670;&#160;</a></span>AT91C_BASE_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC1&#160;&#160;&#160;( 0xFFFA0040 )  /* (TC1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02418">2418</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0bd9ed3557b04fd390eb27f66c6e8ead" name="a0bd9ed3557b04fd390eb27f66c6e8ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd9ed3557b04fd390eb27f66c6e8ead">&#9670;&#160;</a></span>AT91C_BASE_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC2&#160;&#160;&#160;( 0xFFFA0080 )  /* (TC2) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02419">2419</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf7850d86742be51cc4bf623488a92af" name="aaf7850d86742be51cc4bf623488a92af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7850d86742be51cc4bf623488a92af">&#9670;&#160;</a></span>AT91C_BASE_TCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TCB&#160;&#160;&#160;( 0xFFFA0000 )  /* (TCB) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02420">2420</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c568043f3c17207831e54a6af6e20ce" name="a8c568043f3c17207831e54a6af6e20ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c568043f3c17207831e54a6af6e20ce">&#9670;&#160;</a></span>AT91C_BASE_TDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TDES&#160;&#160;&#160;( 0xFFFA8000 )  /* (TDES) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02436">2436</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acec2e14822c165bf9c2fb5e91e1652ca" name="acec2e14822c165bf9c2fb5e91e1652ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec2e14822c165bf9c2fb5e91e1652ca">&#9670;&#160;</a></span>AT91C_BASE_TWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TWI&#160;&#160;&#160;( 0xFFFB8000 )  /* (TWI) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02410">2410</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac9f3ffaccf5b51517ab51c004fc9643c" name="ac9f3ffaccf5b51517ab51c004fc9643c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f3ffaccf5b51517ab51c004fc9643c">&#9670;&#160;</a></span>AT91C_BASE_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_UDP&#160;&#160;&#160;( 0xFFFB0000 )  /* (UDP) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02416">2416</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9059088da859f9cedaa5cee3cc0ff6cf" name="a9059088da859f9cedaa5cee3cc0ff6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9059088da859f9cedaa5cee3cc0ff6cf">&#9670;&#160;</a></span>AT91C_BASE_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_US0&#160;&#160;&#160;( 0xFFFC0000 )  /* (US0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02407">2407</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace9a2e5287fcacab6f3050f66b382eae" name="ace9a2e5287fcacab6f3050f66b382eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9a2e5287fcacab6f3050f66b382eae">&#9670;&#160;</a></span>AT91C_BASE_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_US1&#160;&#160;&#160;( 0xFFFC4000 )  /* (US1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02405">2405</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab018a4601f6b25a33cac56fd628e6b9b" name="ab018a4601f6b25a33cac56fd628e6b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab018a4601f6b25a33cac56fd628e6b9b">&#9670;&#160;</a></span>AT91C_BASE_VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_VREG&#160;&#160;&#160;( 0xFFFFFD60 )  /* (VREG) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02398">2398</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf6dc0a816031c6ed3ecdc62590c5da4" name="aaf6dc0a816031c6ed3ecdc62590c5da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6dc0a816031c6ed3ecdc62590c5da4">&#9670;&#160;</a></span>AT91C_BASE_WDTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_WDTC&#160;&#160;&#160;( 0xFFFFFD40 )  /* (WDTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02397">2397</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaafe0369da03772016177a069c9b9859" name="aaafe0369da03772016177a069c9b9859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafe0369da03772016177a069c9b9859">&#9670;&#160;</a></span>AT91C_CAN_ABM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_ABM&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (CAN) Disable/Enable Autobaud/Listen <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01149">1149</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6098e5a8d06109a2983578f2d0aaba63" name="a6098e5a8d06109a2983578f2d0aaba63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6098e5a8d06109a2983578f2d0aaba63">&#9670;&#160;</a></span>AT91C_CAN_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_ACR&#160;&#160;&#160;( 0xFFFD0028 ) /* (CAN) Abort Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02046">2046</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9f02f0791df5f9e828376c207804fea9" name="a9f02f0791df5f9e828376c207804fea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f02f0791df5f9e828376c207804fea9">&#9670;&#160;</a></span>AT91C_CAN_AERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_AERR&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (CAN) Acknowledgment Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01182">1182</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc61b85f0f6df808ea59c85520298159" name="acc61b85f0f6df808ea59c85520298159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc61b85f0f6df808ea59c85520298159">&#9670;&#160;</a></span>AT91C_CAN_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_BERR&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (CAN) Bit Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01184">1184</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e146b433b854574a042907c3a79c056" name="a9e146b433b854574a042907c3a79c056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e146b433b854574a042907c3a79c056">&#9670;&#160;</a></span>AT91C_CAN_BOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_BOFF&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (CAN) Bus Off <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01175">1175</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78ba240b77d98b94e2904de40be9fd61" name="a78ba240b77d98b94e2904de40be9fd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ba240b77d98b94e2904de40be9fd61">&#9670;&#160;</a></span>AT91C_CAN_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_BR&#160;&#160;&#160;( 0xFFFD0014 ) /* (CAN) Baudrate Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02049">2049</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac08c580d1104dbcb56dc2395a67e0c32" name="ac08c580d1104dbcb56dc2395a67e0c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08c580d1104dbcb56dc2395a67e0c32">&#9670;&#160;</a></span>AT91C_CAN_BRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_BRP&#160;&#160;&#160;( 0x7F &lt;&lt; 16 )    /* (CAN) Baudrate Prescaler */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01196">1196</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a6ce8443040469721c5eaf1cff06fe4" name="a7a6ce8443040469721c5eaf1cff06fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6ce8443040469721c5eaf1cff06fe4">&#9670;&#160;</a></span>AT91C_CAN_CANEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_CANEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (CAN) CAN Controller Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01147">1147</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ec76a618fc9118ad9712a4a7ed5269d" name="a5ec76a618fc9118ad9712a4a7ed5269d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec76a618fc9118ad9712a4a7ed5269d">&#9670;&#160;</a></span>AT91C_CAN_CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_CERR&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (CAN) CRC Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01180">1180</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12ff83a4043c25ce5e95c270963a15ac" name="a12ff83a4043c25ce5e95c270963a15ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ff83a4043c25ce5e95c270963a15ac">&#9670;&#160;</a></span>AT91C_CAN_DRPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_DRPT&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (CAN) Disable Repeat */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01154">1154</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a27c85b989270753ae40c968d224714c8" name="a27c85b989270753ae40c968d224714c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c85b989270753ae40c968d224714c8">&#9670;&#160;</a></span>AT91C_CAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_ECR&#160;&#160;&#160;( 0xFFFD0020 ) /* (CAN) Error Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02042">2042</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7bc0e531a7e7d34ca0c33a7a315779f5" name="a7bc0e531a7e7d34ca0c33a7a315779f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc0e531a7e7d34ca0c33a7a315779f5">&#9670;&#160;</a></span>AT91C_CAN_ERRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_ERRA&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (CAN) Error Active <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01172">1172</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4e814893a21894eb09d72d492eb5cff5" name="a4e814893a21894eb09d72d492eb5cff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e814893a21894eb09d72d492eb5cff5">&#9670;&#160;</a></span>AT91C_CAN_ERRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_ERRP&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (CAN) Error Passive <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01174">1174</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae9b1ea617bf103d41945b2f65b5dd47b" name="ae9b1ea617bf103d41945b2f65b5dd47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b1ea617bf103d41945b2f65b5dd47b">&#9670;&#160;</a></span>AT91C_CAN_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_FERR&#160;&#160;&#160;( 0x1 &lt;&lt; 27 ) /* (CAN) Form Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01183">1183</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c047884c41f60b4535b64b06861eb97" name="a9c047884c41f60b4535b64b06861eb97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c047884c41f60b4535b64b06861eb97">&#9670;&#160;</a></span>AT91C_CAN_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_IDR&#160;&#160;&#160;( 0xFFFD0008 ) /* (CAN) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02045">2045</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afb9632ac3fac1ad2c041c621692d1365" name="afb9632ac3fac1ad2c041c621692d1365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9632ac3fac1ad2c041c621692d1365">&#9670;&#160;</a></span>AT91C_CAN_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_IER&#160;&#160;&#160;( 0xFFFD0004 ) /* (CAN) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02041">2041</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0c0af1ccd73d3d5b3b785d13d7a3764f" name="a0c0af1ccd73d3d5b3b785d13d7a3764f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0af1ccd73d3d5b3b785d13d7a3764f">&#9670;&#160;</a></span>AT91C_CAN_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_IMR&#160;&#160;&#160;( 0xFFFD000C ) /* (CAN) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02040">2040</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a40183e67ee0cd76efd705bd1dfd5aa46" name="a40183e67ee0cd76efd705bd1dfd5aa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40183e67ee0cd76efd705bd1dfd5aa46">&#9670;&#160;</a></span>AT91C_CAN_LPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_LPM&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (CAN) Disable/Enable Low Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01148">1148</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a849fe8f7c40cd67ea45d182dafded25e" name="a849fe8f7c40cd67ea45d182dafded25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849fe8f7c40cd67ea45d182dafded25e">&#9670;&#160;</a></span>AT91C_CAN_MABT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MABT&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )   /* (CAN_MB) Mailbox Message Abort */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01105">1105</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44aaaa305f8d36d1572ec18e750d3397" name="a44aaaa305f8d36d1572ec18e750d3397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44aaaa305f8d36d1572ec18e750d3397">&#9670;&#160;</a></span>AT91C_CAN_MACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MACR&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )       /* (CAN_MB) Abort Request for Mailbox */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01111">1111</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95cb273e1f07b4f7318d992e79f1d266" name="a95cb273e1f07b4f7318d992e79f1d266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cb273e1f07b4f7318d992e79f1d266">&#9670;&#160;</a></span>AT91C_CAN_MB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (CAN) Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01156">1156</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a97b847b9fa4e7416116dfad583c83583" name="a97b847b9fa4e7416116dfad583c83583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b847b9fa4e7416116dfad583c83583">&#9670;&#160;</a></span>AT91C_CAN_MB0_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MAM&#160;&#160;&#160;( 0xFFFD0204 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01968">1968</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d0db4d13c20b646d5dce127b371fab5" name="a4d0db4d13c20b646d5dce127b371fab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0db4d13c20b646d5dce127b371fab5">&#9670;&#160;</a></span>AT91C_CAN_MB0_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MCR&#160;&#160;&#160;( 0xFFFD021C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01969">1969</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6e6825f576c2853ffe66e04c0cf5133e" name="a6e6825f576c2853ffe66e04c0cf5133e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6825f576c2853ffe66e04c0cf5133e">&#9670;&#160;</a></span>AT91C_CAN_MB0_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MDH&#160;&#160;&#160;( 0xFFFD0218 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01973">1973</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c500bfc71872ca3c1f85ee02e5bee97" name="a5c500bfc71872ca3c1f85ee02e5bee97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c500bfc71872ca3c1f85ee02e5bee97">&#9670;&#160;</a></span>AT91C_CAN_MB0_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MDL&#160;&#160;&#160;( 0xFFFD0214 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01967">1967</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc09500f498beee08c2a61f4ee969cf3" name="afc09500f498beee08c2a61f4ee969cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc09500f498beee08c2a61f4ee969cf3">&#9670;&#160;</a></span>AT91C_CAN_MB0_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MFID&#160;&#160;&#160;( 0xFFFD020C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01972">1972</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b9dc816b2b3c878eb348b7dde833e5e" name="a5b9dc816b2b3c878eb348b7dde833e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9dc816b2b3c878eb348b7dde833e5e">&#9670;&#160;</a></span>AT91C_CAN_MB0_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MID&#160;&#160;&#160;( 0xFFFD0208 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01970">1970</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5aa083ba1cebc9aee7de98991c923ac3" name="a5aa083ba1cebc9aee7de98991c923ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa083ba1cebc9aee7de98991c923ac3">&#9670;&#160;</a></span>AT91C_CAN_MB0_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MMR&#160;&#160;&#160;( 0xFFFD0200 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01974">1974</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a031124d54d1dbb69a95bcb6e0410ac63" name="a031124d54d1dbb69a95bcb6e0410ac63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031124d54d1dbb69a95bcb6e0410ac63">&#9670;&#160;</a></span>AT91C_CAN_MB0_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB0_MSR&#160;&#160;&#160;( 0xFFFD0210 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01971">1971</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad1b346268355084f920449b3feb0e219" name="ad1b346268355084f920449b3feb0e219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b346268355084f920449b3feb0e219">&#9670;&#160;</a></span>AT91C_CAN_MB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (CAN) Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01157">1157</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad617f8e31d358b190fb4bcdadf04d147" name="ad617f8e31d358b190fb4bcdadf04d147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad617f8e31d358b190fb4bcdadf04d147">&#9670;&#160;</a></span>AT91C_CAN_MB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB10&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (CAN) Mailbox 10 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01166">1166</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a160af6c5efbf4ec2258f1abf3f8bae79" name="a160af6c5efbf4ec2258f1abf3f8bae79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160af6c5efbf4ec2258f1abf3f8bae79">&#9670;&#160;</a></span>AT91C_CAN_MB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB11&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (CAN) Mailbox 11 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01167">1167</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a64247eb2185b47a6ad214e51302bb40a" name="a64247eb2185b47a6ad214e51302bb40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64247eb2185b47a6ad214e51302bb40a">&#9670;&#160;</a></span>AT91C_CAN_MB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB12&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (CAN) Mailbox 12 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01168">1168</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a882a4dbfe96405742621142ea86f9a00" name="a882a4dbfe96405742621142ea86f9a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882a4dbfe96405742621142ea86f9a00">&#9670;&#160;</a></span>AT91C_CAN_MB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB13&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (CAN) Mailbox 13 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01169">1169</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad84d31047fe5374b0d902f1472958be9" name="ad84d31047fe5374b0d902f1472958be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84d31047fe5374b0d902f1472958be9">&#9670;&#160;</a></span>AT91C_CAN_MB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB14&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (CAN) Mailbox 14 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01170">1170</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac553e5e8682068297501da33b71d7ebb" name="ac553e5e8682068297501da33b71d7ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac553e5e8682068297501da33b71d7ebb">&#9670;&#160;</a></span>AT91C_CAN_MB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB15&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (CAN) Mailbox 15 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01171">1171</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4f4630c14069f26214267404788dbdc8" name="a4f4630c14069f26214267404788dbdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4630c14069f26214267404788dbdc8">&#9670;&#160;</a></span>AT91C_CAN_MB1_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MAM&#160;&#160;&#160;( 0xFFFD0224 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01980">1980</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a77467e5964b6939639f5215869e8a191" name="a77467e5964b6939639f5215869e8a191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77467e5964b6939639f5215869e8a191">&#9670;&#160;</a></span>AT91C_CAN_MB1_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MCR&#160;&#160;&#160;( 0xFFFD023C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01982">1982</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc4b050f6faf8db88f307bf158a3efda" name="acc4b050f6faf8db88f307bf158a3efda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4b050f6faf8db88f307bf158a3efda">&#9670;&#160;</a></span>AT91C_CAN_MB1_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MDH&#160;&#160;&#160;( 0xFFFD0238 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01981">1981</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2225830efa9de292df10cf235273aafb" name="a2225830efa9de292df10cf235273aafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2225830efa9de292df10cf235273aafb">&#9670;&#160;</a></span>AT91C_CAN_MB1_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MDL&#160;&#160;&#160;( 0xFFFD0234 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01976">1976</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af72f6fbbf37ed233d31ff161d515607f" name="af72f6fbbf37ed233d31ff161d515607f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72f6fbbf37ed233d31ff161d515607f">&#9670;&#160;</a></span>AT91C_CAN_MB1_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MFID&#160;&#160;&#160;( 0xFFFD022C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01983">1983</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac242330a7b6cb3046fe276848307aa95" name="ac242330a7b6cb3046fe276848307aa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac242330a7b6cb3046fe276848307aa95">&#9670;&#160;</a></span>AT91C_CAN_MB1_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MID&#160;&#160;&#160;( 0xFFFD0228 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01977">1977</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6ebfeef2f2ce71e722e06d6af73ea586" name="a6ebfeef2f2ce71e722e06d6af73ea586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebfeef2f2ce71e722e06d6af73ea586">&#9670;&#160;</a></span>AT91C_CAN_MB1_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MMR&#160;&#160;&#160;( 0xFFFD0220 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01978">1978</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a75c5d2305079e4bb2f833b333130c1ff" name="a75c5d2305079e4bb2f833b333130c1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c5d2305079e4bb2f833b333130c1ff">&#9670;&#160;</a></span>AT91C_CAN_MB1_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB1_MSR&#160;&#160;&#160;( 0xFFFD0230 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01979">1979</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a414a33e3c2902c9489f2387fa4e0ec69" name="a414a33e3c2902c9489f2387fa4e0ec69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414a33e3c2902c9489f2387fa4e0ec69">&#9670;&#160;</a></span>AT91C_CAN_MB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (CAN) Mailbox 2 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01158">1158</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03924a9dadf7774548d3e521ba3c1b72" name="a03924a9dadf7774548d3e521ba3c1b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03924a9dadf7774548d3e521ba3c1b72">&#9670;&#160;</a></span>AT91C_CAN_MB2_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MAM&#160;&#160;&#160;( 0xFFFD0244 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01990">1990</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d6c37ffd3864b757cb3975a962e33eb" name="a6d6c37ffd3864b757cb3975a962e33eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6c37ffd3864b757cb3975a962e33eb">&#9670;&#160;</a></span>AT91C_CAN_MB2_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MCR&#160;&#160;&#160;( 0xFFFD025C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01985">1985</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d81203b16b33aa0caf883623242c82c" name="a3d81203b16b33aa0caf883623242c82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d81203b16b33aa0caf883623242c82c">&#9670;&#160;</a></span>AT91C_CAN_MB2_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MDH&#160;&#160;&#160;( 0xFFFD0258 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01986">1986</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac67153abf2392ab18d1654ea61f96dbe" name="ac67153abf2392ab18d1654ea61f96dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67153abf2392ab18d1654ea61f96dbe">&#9670;&#160;</a></span>AT91C_CAN_MB2_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MDL&#160;&#160;&#160;( 0xFFFD0254 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01988">1988</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1bd703b1990dac82a2a4b859e56b8150" name="a1bd703b1990dac82a2a4b859e56b8150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd703b1990dac82a2a4b859e56b8150">&#9670;&#160;</a></span>AT91C_CAN_MB2_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MFID&#160;&#160;&#160;( 0xFFFD024C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01991">1991</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2dac978bb7d0a614eac408fac182d5ed" name="a2dac978bb7d0a614eac408fac182d5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dac978bb7d0a614eac408fac182d5ed">&#9670;&#160;</a></span>AT91C_CAN_MB2_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MID&#160;&#160;&#160;( 0xFFFD0248 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01987">1987</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1dfc1f2ed160d46e1b9688e73b10e42b" name="a1dfc1f2ed160d46e1b9688e73b10e42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dfc1f2ed160d46e1b9688e73b10e42b">&#9670;&#160;</a></span>AT91C_CAN_MB2_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MMR&#160;&#160;&#160;( 0xFFFD0240 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01989">1989</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3086cc8f85aa617c77cf75798e4593e0" name="a3086cc8f85aa617c77cf75798e4593e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3086cc8f85aa617c77cf75798e4593e0">&#9670;&#160;</a></span>AT91C_CAN_MB2_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB2_MSR&#160;&#160;&#160;( 0xFFFD0250 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01992">1992</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a651ec9fd742edb09e03de084a0b4f28d" name="a651ec9fd742edb09e03de084a0b4f28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651ec9fd742edb09e03de084a0b4f28d">&#9670;&#160;</a></span>AT91C_CAN_MB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (CAN) Mailbox 3 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01159">1159</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9455f968cc1cc6054233eb9a6b7d807c" name="a9455f968cc1cc6054233eb9a6b7d807c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9455f968cc1cc6054233eb9a6b7d807c">&#9670;&#160;</a></span>AT91C_CAN_MB3_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MAM&#160;&#160;&#160;( 0xFFFD0264 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01995">1995</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd234cb3ef7260941a9536ae4aa060d0" name="abd234cb3ef7260941a9536ae4aa060d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd234cb3ef7260941a9536ae4aa060d0">&#9670;&#160;</a></span>AT91C_CAN_MB3_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MCR&#160;&#160;&#160;( 0xFFFD027C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01997">1997</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa065092745ddbf791c26d74935a1f3a1" name="aa065092745ddbf791c26d74935a1f3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa065092745ddbf791c26d74935a1f3a1">&#9670;&#160;</a></span>AT91C_CAN_MB3_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MDH&#160;&#160;&#160;( 0xFFFD0278 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02001">2001</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2261660db7d471dd56d484d67e41b5fe" name="a2261660db7d471dd56d484d67e41b5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2261660db7d471dd56d484d67e41b5fe">&#9670;&#160;</a></span>AT91C_CAN_MB3_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MDL&#160;&#160;&#160;( 0xFFFD0274 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02000">2000</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a758901668775f791c031a2a824ffb149" name="a758901668775f791c031a2a824ffb149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758901668775f791c031a2a824ffb149">&#9670;&#160;</a></span>AT91C_CAN_MB3_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MFID&#160;&#160;&#160;( 0xFFFD026C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01994">1994</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5f1889898ee784839825d678f9abbfb9" name="a5f1889898ee784839825d678f9abbfb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1889898ee784839825d678f9abbfb9">&#9670;&#160;</a></span>AT91C_CAN_MB3_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MID&#160;&#160;&#160;( 0xFFFD0268 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01996">1996</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4259fb14a6dc9dbc50e66c2115b87b4e" name="a4259fb14a6dc9dbc50e66c2115b87b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4259fb14a6dc9dbc50e66c2115b87b4e">&#9670;&#160;</a></span>AT91C_CAN_MB3_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MMR&#160;&#160;&#160;( 0xFFFD0260 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01998">1998</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a551c317f1d6531a537df23c3b50c4848" name="a551c317f1d6531a537df23c3b50c4848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551c317f1d6531a537df23c3b50c4848">&#9670;&#160;</a></span>AT91C_CAN_MB3_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB3_MSR&#160;&#160;&#160;( 0xFFFD0270 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01999">1999</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a47f817f1d6d6321a396a2419cd4b87cc" name="a47f817f1d6d6321a396a2419cd4b87cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f817f1d6d6321a396a2419cd4b87cc">&#9670;&#160;</a></span>AT91C_CAN_MB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (CAN) Mailbox 4 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01160">1160</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a59b5879cf91e24c507642262dfbe6a61" name="a59b5879cf91e24c507642262dfbe6a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b5879cf91e24c507642262dfbe6a61">&#9670;&#160;</a></span>AT91C_CAN_MB4_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MAM&#160;&#160;&#160;( 0xFFFD0284 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02010">2010</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae44fb459758a0324a901523329c5c4ff" name="ae44fb459758a0324a901523329c5c4ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae44fb459758a0324a901523329c5c4ff">&#9670;&#160;</a></span>AT91C_CAN_MB4_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MCR&#160;&#160;&#160;( 0xFFFD029C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02008">2008</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adab87868f23acacbdf20c47df4558587" name="adab87868f23acacbdf20c47df4558587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab87868f23acacbdf20c47df4558587">&#9670;&#160;</a></span>AT91C_CAN_MB4_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MDH&#160;&#160;&#160;( 0xFFFD0298 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02005">2005</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b16574286643a21f3d47ba82a024351" name="a3b16574286643a21f3d47ba82a024351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b16574286643a21f3d47ba82a024351">&#9670;&#160;</a></span>AT91C_CAN_MB4_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MDL&#160;&#160;&#160;( 0xFFFD0294 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02009">2009</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55d2230bcc7fed5138370031a57539c4" name="a55d2230bcc7fed5138370031a57539c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d2230bcc7fed5138370031a57539c4">&#9670;&#160;</a></span>AT91C_CAN_MB4_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MFID&#160;&#160;&#160;( 0xFFFD028C ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02006">2006</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68a68b7ddece23f584f3d6be87b6ab46" name="a68a68b7ddece23f584f3d6be87b6ab46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a68b7ddece23f584f3d6be87b6ab46">&#9670;&#160;</a></span>AT91C_CAN_MB4_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MID&#160;&#160;&#160;( 0xFFFD0288 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02003">2003</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a37b2984f3dbef3b51331c7370804ccf0" name="a37b2984f3dbef3b51331c7370804ccf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b2984f3dbef3b51331c7370804ccf0">&#9670;&#160;</a></span>AT91C_CAN_MB4_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MMR&#160;&#160;&#160;( 0xFFFD0280 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02004">2004</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4ee1a49bc827616747d00103ed029f59" name="a4ee1a49bc827616747d00103ed029f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee1a49bc827616747d00103ed029f59">&#9670;&#160;</a></span>AT91C_CAN_MB4_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB4_MSR&#160;&#160;&#160;( 0xFFFD0290 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02007">2007</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa9f84d6d5145453d51ae6d4d11344cfe" name="aa9f84d6d5145453d51ae6d4d11344cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f84d6d5145453d51ae6d4d11344cfe">&#9670;&#160;</a></span>AT91C_CAN_MB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (CAN) Mailbox 5 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01161">1161</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91c7037247bb007bfdea1ebcfa9e1ead" name="a91c7037247bb007bfdea1ebcfa9e1ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c7037247bb007bfdea1ebcfa9e1ead">&#9670;&#160;</a></span>AT91C_CAN_MB5_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MAM&#160;&#160;&#160;( 0xFFFD02A4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02019">2019</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0aeef152289ccfc9245ba997c0d20cba" name="a0aeef152289ccfc9245ba997c0d20cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aeef152289ccfc9245ba997c0d20cba">&#9670;&#160;</a></span>AT91C_CAN_MB5_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MCR&#160;&#160;&#160;( 0xFFFD02BC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02013">2013</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0739931e17c52272c3ec499bc4b472df" name="a0739931e17c52272c3ec499bc4b472df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0739931e17c52272c3ec499bc4b472df">&#9670;&#160;</a></span>AT91C_CAN_MB5_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MDH&#160;&#160;&#160;( 0xFFFD02B8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02015">2015</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e325a4bdb2d308ea9c3c716e8f086d7" name="a3e325a4bdb2d308ea9c3c716e8f086d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e325a4bdb2d308ea9c3c716e8f086d7">&#9670;&#160;</a></span>AT91C_CAN_MB5_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MDL&#160;&#160;&#160;( 0xFFFD02B4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02018">2018</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78acca90d7ff0029ce09eef628900f85" name="a78acca90d7ff0029ce09eef628900f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78acca90d7ff0029ce09eef628900f85">&#9670;&#160;</a></span>AT91C_CAN_MB5_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MFID&#160;&#160;&#160;( 0xFFFD02AC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02014">2014</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aae6ce1a62f88b2c02a4950cdf30d6cef" name="aae6ce1a62f88b2c02a4950cdf30d6cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6ce1a62f88b2c02a4950cdf30d6cef">&#9670;&#160;</a></span>AT91C_CAN_MB5_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MID&#160;&#160;&#160;( 0xFFFD02A8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02016">2016</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e2a7d82f20bde542d799bf400272e94" name="a3e2a7d82f20bde542d799bf400272e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2a7d82f20bde542d799bf400272e94">&#9670;&#160;</a></span>AT91C_CAN_MB5_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MMR&#160;&#160;&#160;( 0xFFFD02A0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02017">2017</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac10835fb856cff7e374473d37cbc7ce" name="aac10835fb856cff7e374473d37cbc7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac10835fb856cff7e374473d37cbc7ce">&#9670;&#160;</a></span>AT91C_CAN_MB5_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB5_MSR&#160;&#160;&#160;( 0xFFFD02B0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02012">2012</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade10d14dd0630a3083358e6b6f1a3f5a" name="ade10d14dd0630a3083358e6b6f1a3f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade10d14dd0630a3083358e6b6f1a3f5a">&#9670;&#160;</a></span>AT91C_CAN_MB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (CAN) Mailbox 6 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01162">1162</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a5eca15f264b9d7a229eca70f3a0999" name="a1a5eca15f264b9d7a229eca70f3a0999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5eca15f264b9d7a229eca70f3a0999">&#9670;&#160;</a></span>AT91C_CAN_MB6_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MAM&#160;&#160;&#160;( 0xFFFD02C4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02023">2023</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7edac2e169e44df3c3e0842ca1935ed2" name="a7edac2e169e44df3c3e0842ca1935ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edac2e169e44df3c3e0842ca1935ed2">&#9670;&#160;</a></span>AT91C_CAN_MB6_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MCR&#160;&#160;&#160;( 0xFFFD02DC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02026">2026</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5baf6701e46c68ccc154f62376ddd0af" name="a5baf6701e46c68ccc154f62376ddd0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5baf6701e46c68ccc154f62376ddd0af">&#9670;&#160;</a></span>AT91C_CAN_MB6_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MDH&#160;&#160;&#160;( 0xFFFD02D8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02027">2027</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2960898e0f9e327f02299db26f104f74" name="a2960898e0f9e327f02299db26f104f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2960898e0f9e327f02299db26f104f74">&#9670;&#160;</a></span>AT91C_CAN_MB6_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MDL&#160;&#160;&#160;( 0xFFFD02D4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02025">2025</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff5a640663bc1b9686b301c675911fee" name="aff5a640663bc1b9686b301c675911fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5a640663bc1b9686b301c675911fee">&#9670;&#160;</a></span>AT91C_CAN_MB6_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MFID&#160;&#160;&#160;( 0xFFFD02CC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02021">2021</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4cc9b7c7ab47fc4b4bf7b3ace95f6332" name="a4cc9b7c7ab47fc4b4bf7b3ace95f6332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc9b7c7ab47fc4b4bf7b3ace95f6332">&#9670;&#160;</a></span>AT91C_CAN_MB6_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MID&#160;&#160;&#160;( 0xFFFD02C8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02022">2022</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a899ac67885f3745c4bf55a1fb9552a74" name="a899ac67885f3745c4bf55a1fb9552a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899ac67885f3745c4bf55a1fb9552a74">&#9670;&#160;</a></span>AT91C_CAN_MB6_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MMR&#160;&#160;&#160;( 0xFFFD02C0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02028">2028</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8775190f7f87566e5ddad65c2e7bf09" name="ab8775190f7f87566e5ddad65c2e7bf09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8775190f7f87566e5ddad65c2e7bf09">&#9670;&#160;</a></span>AT91C_CAN_MB6_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB6_MSR&#160;&#160;&#160;( 0xFFFD02D0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02024">2024</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae35d41d221dd88c02113a34b86c27e19" name="ae35d41d221dd88c02113a34b86c27e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35d41d221dd88c02113a34b86c27e19">&#9670;&#160;</a></span>AT91C_CAN_MB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (CAN) Mailbox 7 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01163">1163</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa2e93637ad3cdafc52f524daf3079df" name="afa2e93637ad3cdafc52f524daf3079df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2e93637ad3cdafc52f524daf3079df">&#9670;&#160;</a></span>AT91C_CAN_MB7_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MAM&#160;&#160;&#160;( 0xFFFD02E4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02036">2036</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acee753e20fef3df7123488ad62240169" name="acee753e20fef3df7123488ad62240169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee753e20fef3df7123488ad62240169">&#9670;&#160;</a></span>AT91C_CAN_MB7_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MCR&#160;&#160;&#160;( 0xFFFD02FC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02030">2030</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a441cccbd5610df15897775e48c5dd88c" name="a441cccbd5610df15897775e48c5dd88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441cccbd5610df15897775e48c5dd88c">&#9670;&#160;</a></span>AT91C_CAN_MB7_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MDH&#160;&#160;&#160;( 0xFFFD02F8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02031">2031</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad57bf4278ae7ff2f56e1452ab203813b" name="ad57bf4278ae7ff2f56e1452ab203813b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57bf4278ae7ff2f56e1452ab203813b">&#9670;&#160;</a></span>AT91C_CAN_MB7_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MDL&#160;&#160;&#160;( 0xFFFD02F4 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02033">2033</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a668bcbd8b04661a2eb3ca92dbcc5adda" name="a668bcbd8b04661a2eb3ca92dbcc5adda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668bcbd8b04661a2eb3ca92dbcc5adda">&#9670;&#160;</a></span>AT91C_CAN_MB7_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MFID&#160;&#160;&#160;( 0xFFFD02EC ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02032">2032</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f99ccefc9b1cca4d11e77754a2d5fb7" name="a0f99ccefc9b1cca4d11e77754a2d5fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f99ccefc9b1cca4d11e77754a2d5fb7">&#9670;&#160;</a></span>AT91C_CAN_MB7_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MID&#160;&#160;&#160;( 0xFFFD02E8 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02034">2034</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a13047964465da4a797297297272ee18a" name="a13047964465da4a797297297272ee18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13047964465da4a797297297272ee18a">&#9670;&#160;</a></span>AT91C_CAN_MB7_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MMR&#160;&#160;&#160;( 0xFFFD02E0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02035">2035</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adc5f60464df65c26ac2a541d659c3855" name="adc5f60464df65c26ac2a541d659c3855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5f60464df65c26ac2a541d659c3855">&#9670;&#160;</a></span>AT91C_CAN_MB7_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB7_MSR&#160;&#160;&#160;( 0xFFFD02F0 ) /* (<a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02037">2037</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab04f5e985425f64d28913da36faeb6bc" name="ab04f5e985425f64d28913da36faeb6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04f5e985425f64d28913da36faeb6bc">&#9670;&#160;</a></span>AT91C_CAN_MB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB8&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (CAN) Mailbox 8 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01164">1164</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabecd7e0d839b454f128e4991b8228e4" name="aabecd7e0d839b454f128e4991b8228e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabecd7e0d839b454f128e4991b8228e4">&#9670;&#160;</a></span>AT91C_CAN_MB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MB9&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (CAN) Mailbox 9 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01165">1165</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aba80a98a33c4c22f1385b7a478b817c0" name="aba80a98a33c4c22f1385b7a478b817c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba80a98a33c4c22f1385b7a478b817c0">&#9670;&#160;</a></span>AT91C_CAN_MDLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MDLC&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (CAN_MB) Mailbox Data Length Code */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01103">1103</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aad3375663ba012fbbab1987c6c3c193c" name="aad3375663ba012fbbab1987c6c3c193c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3375663ba012fbbab1987c6c3c193c">&#9670;&#160;</a></span>AT91C_CAN_MIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MIDE&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )    /* (CAN_MB) Identifier Version */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01098">1098</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6e92154d375e43d546ca1de3c1e96079" name="a6e92154d375e43d546ca1de3c1e96079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e92154d375e43d546ca1de3c1e96079">&#9670;&#160;</a></span>AT91C_CAN_MIDvA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MIDvA&#160;&#160;&#160;( 0x7FF &lt;&lt; 18 )  /* (CAN_MB) Identifier for standard frame mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01097">1097</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9a656bc31fe6b6f89714c62dc7c20d1f" name="a9a656bc31fe6b6f89714c62dc7c20d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a656bc31fe6b6f89714c62dc7c20d1f">&#9670;&#160;</a></span>AT91C_CAN_MIDvB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MIDvB&#160;&#160;&#160;( 0x3FFFF &lt;&lt; 0 ) /* (CAN_MB) Complementary bits for identifier in extended mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01096">1096</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a93c17b0a9680dae1ad6398827db6b80b" name="a93c17b0a9680dae1ad6398827db6b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c17b0a9680dae1ad6398827db6b80b">&#9670;&#160;</a></span>AT91C_CAN_MMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MMI&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (CAN_MB) Mailbox Message Ignored */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01107">1107</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac348598536fcb7e082125761f0602344" name="ac348598536fcb7e082125761f0602344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac348598536fcb7e082125761f0602344">&#9670;&#160;</a></span>AT91C_CAN_MOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT&#160;&#160;&#160;( 0x7 &lt;&lt; 24 )    /* (CAN_MB) Mailbox Object Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01088">1088</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1770109e1050ef7aa10d7e0c7e1d253c" name="a1770109e1050ef7aa10d7e0c7e1d253c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1770109e1050ef7aa10d7e0c7e1d253c">&#9670;&#160;</a></span>AT91C_CAN_MOT_CONSUMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_CONSUMER&#160;&#160;&#160;( 0x4 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01093">1093</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa229b57b92029e4ae325d647c2230b3b" name="aa229b57b92029e4ae325d647c2230b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa229b57b92029e4ae325d647c2230b3b">&#9670;&#160;</a></span>AT91C_CAN_MOT_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_DIS&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01089">1089</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adac2b0a1e9a492157cb9f7d8dd2d9b6b" name="adac2b0a1e9a492157cb9f7d8dd2d9b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac2b0a1e9a492157cb9f7d8dd2d9b6b">&#9670;&#160;</a></span>AT91C_CAN_MOT_PRODUCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_PRODUCER&#160;&#160;&#160;( 0x5 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01094">1094</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7d197f91f6af10386fc9f8c26ada1f62" name="a7d197f91f6af10386fc9f8c26ada1f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d197f91f6af10386fc9f8c26ada1f62">&#9670;&#160;</a></span>AT91C_CAN_MOT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_RX&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01090">1090</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1cc2031f0741140d508a1c951d333b13" name="a1cc2031f0741140d508a1c951d333b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc2031f0741140d508a1c951d333b13">&#9670;&#160;</a></span>AT91C_CAN_MOT_RXOVERWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_RXOVERWRITE&#160;&#160;&#160;( 0x2 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01091">1091</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a796d6415aa6e56ff9251ceb021ad1675" name="a796d6415aa6e56ff9251ceb021ad1675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796d6415aa6e56ff9251ceb021ad1675">&#9670;&#160;</a></span>AT91C_CAN_MOT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MOT_TX&#160;&#160;&#160;( 0x3 &lt;&lt; 24 )    /* (CAN_MB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01092">1092</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d9bb642faa2a39e4ec98341a3bd1284" name="a3d9bb642faa2a39e4ec98341a3bd1284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9bb642faa2a39e4ec98341a3bd1284">&#9670;&#160;</a></span>AT91C_CAN_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MR&#160;&#160;&#160;( 0xFFFD0000 ) /* (CAN) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02044">2044</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab624a97252c028557c89f0cf2a9bfd5e" name="ab624a97252c028557c89f0cf2a9bfd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab624a97252c028557c89f0cf2a9bfd5e">&#9670;&#160;</a></span>AT91C_CAN_MRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )   /* (CAN_MB) Mailbox Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01106">1106</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0cb256750eaa20a97d8d5232b321d283" name="a0cb256750eaa20a97d8d5232b321d283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb256750eaa20a97d8d5232b321d283">&#9670;&#160;</a></span>AT91C_CAN_MRTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MRTR&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )   /* (CAN_MB) Mailbox Remote Transmission Request */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01104">1104</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a59ce20cfdc361e3218458f6a25c95231" name="a59ce20cfdc361e3218458f6a25c95231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ce20cfdc361e3218458f6a25c95231">&#9670;&#160;</a></span>AT91C_CAN_MTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MTCR&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )       /* (CAN_MB) Mailbox Transfer Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01112">1112</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd5093c7477515296fa846382b3ee474" name="abd5093c7477515296fa846382b3ee474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5093c7477515296fa846382b3ee474">&#9670;&#160;</a></span>AT91C_CAN_MTIMEMARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MTIMEMARK&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (CAN_MB) Mailbox Timemark */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01086">1086</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad8eba8ec2d2fda4b6c42c7c269aede3f" name="ad8eba8ec2d2fda4b6c42c7c269aede3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8eba8ec2d2fda4b6c42c7c269aede3f">&#9670;&#160;</a></span>AT91C_CAN_MTIMESTAMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_MTIMESTAMP&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CAN_MB) Timer Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01102">1102</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa98598ad8488b07b06aa44b78a103977" name="aa98598ad8488b07b06aa44b78a103977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98598ad8488b07b06aa44b78a103977">&#9670;&#160;</a></span>AT91C_CAN_OVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_OVL&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (CAN) Disable/Enable Overload Frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01150">1150</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a615fcd2f22304a513ba8b4af9be3e9da" name="a615fcd2f22304a513ba8b4af9be3e9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615fcd2f22304a513ba8b4af9be3e9da">&#9670;&#160;</a></span>AT91C_CAN_OVLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_OVLY&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )     /* (CAN) Overload Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01190">1190</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abcf12f1efa6d9dfb2fcb3c520a201142" name="abcf12f1efa6d9dfb2fcb3c520a201142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf12f1efa6d9dfb2fcb3c520a201142">&#9670;&#160;</a></span>AT91C_CAN_PHASE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_PHASE1&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )      /* (CAN) Phase 1 segment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01193">1193</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae29678eb6c2af2727353216004bc23e1" name="ae29678eb6c2af2727353216004bc23e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29678eb6c2af2727353216004bc23e1">&#9670;&#160;</a></span>AT91C_CAN_PHASE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_PHASE2&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )      /* (CAN) Phase 2 segment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01192">1192</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e2675304d5afd8acb3bfafce411088f" name="a9e2675304d5afd8acb3bfafce411088f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2675304d5afd8acb3bfafce411088f">&#9670;&#160;</a></span>AT91C_CAN_PRIOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_PRIOR&#160;&#160;&#160;( 0xF &lt;&lt; 16 )    /* (CAN_MB) Mailbox Priority */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01087">1087</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af62e26b224eb796a5748da733abe4b44" name="af62e26b224eb796a5748da733abe4b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62e26b224eb796a5748da733abe4b44">&#9670;&#160;</a></span>AT91C_CAN_PROPAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_PROPAG&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )      /* (CAN) Programmation time segment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01194">1194</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab037e22b0ae0fb3e5e71f9ce143ee0f0" name="ab037e22b0ae0fb3e5e71f9ce143ee0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab037e22b0ae0fb3e5e71f9ce143ee0f0">&#9670;&#160;</a></span>AT91C_CAN_RBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_RBSY&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )     /* (CAN) Receiver Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01188">1188</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1512af0cfd6d1f660b0bc3586dc6d6eb" name="a1512af0cfd6d1f660b0bc3586dc6d6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1512af0cfd6d1f660b0bc3586dc6d6eb">&#9670;&#160;</a></span>AT91C_CAN_REC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_REC&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )     /* (CAN) Receive Error Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01202">1202</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05db13db14430dfdb30f5e6f618394c4" name="a05db13db14430dfdb30f5e6f618394c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05db13db14430dfdb30f5e6f618394c4">&#9670;&#160;</a></span>AT91C_CAN_SERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_SERR&#160;&#160;&#160;( 0x1 &lt;&lt; 25 ) /* (CAN) Stuffing Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01181">1181</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b46a485b19b0ca062e6ff359104527c" name="a0b46a485b19b0ca062e6ff359104527c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b46a485b19b0ca062e6ff359104527c">&#9670;&#160;</a></span>AT91C_CAN_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_SLEEP&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (CAN) Sleep Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01176">1176</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ba88a48816b29ad4ed9f2311b1e7e7a" name="a0ba88a48816b29ad4ed9f2311b1e7e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba88a48816b29ad4ed9f2311b1e7e7a">&#9670;&#160;</a></span>AT91C_CAN_SMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_SMP&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )     /* (CAN) Sampling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01197">1197</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a282cdfced51e6e2967656cbf51eb5d89" name="a282cdfced51e6e2967656cbf51eb5d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282cdfced51e6e2967656cbf51eb5d89">&#9670;&#160;</a></span>AT91C_CAN_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_SR&#160;&#160;&#160;( 0xFFFD0010 ) /* (CAN) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02048">2048</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a17b4c97adc8581bc574de39a7baf56" name="a1a17b4c97adc8581bc574de39a7baf56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a17b4c97adc8581bc574de39a7baf56">&#9670;&#160;</a></span>AT91C_CAN_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_SYNC&#160;&#160;&#160;( 0x3 &lt;&lt; 12 )     /* (CAN) Re-synchronization jump width segment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01195">1195</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57a6fd5ebefb7e9cb18c3bdfcd2ea40d" name="a57a6fd5ebefb7e9cb18c3bdfcd2ea40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d">&#9670;&#160;</a></span>AT91C_CAN_TBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TBSY&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )     /* (CAN) Transmitter Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01189">1189</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8ccaa9efa1aedb21e6a0dfea83f2ed4" name="ab8ccaa9efa1aedb21e6a0dfea83f2ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ccaa9efa1aedb21e6a0dfea83f2ed4">&#9670;&#160;</a></span>AT91C_CAN_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TCR&#160;&#160;&#160;( 0xFFFD0024 ) /* (CAN) Transfer Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02039">2039</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4191d2a74d7d781f9a8c8998904800c7" name="a4191d2a74d7d781f9a8c8998904800c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4191d2a74d7d781f9a8c8998904800c7">&#9670;&#160;</a></span>AT91C_CAN_TEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TEC&#160;&#160;&#160;( 0xFF &lt;&lt; 16 )    /* (CAN) Transmit Error Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01203">1203</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78cc70d7849efe26902171d7291361ae" name="a78cc70d7849efe26902171d7291361ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cc70d7849efe26902171d7291361ae">&#9670;&#160;</a></span>AT91C_CAN_TEOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TEOF&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (CAN) Time Stamp messages at each end of Frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01151">1151</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b08900cbd5cf6f9f6d06f08b511a781" name="a0b08900cbd5cf6f9f6d06f08b511a781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b08900cbd5cf6f9f6d06f08b511a781">&#9670;&#160;</a></span>AT91C_CAN_TIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TIM&#160;&#160;&#160;( 0xFFFD0018 ) /* (CAN) Timer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02047">2047</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6bd1e977313baa63ceb4cf84b582299a" name="a6bd1e977313baa63ceb4cf84b582299a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd1e977313baa63ceb4cf84b582299a">&#9670;&#160;</a></span>AT91C_CAN_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TIMER&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )   /* (CAN) Timer field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01199">1199</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6f300707d9c9cdc436b410021c9aab84" name="a6f300707d9c9cdc436b410021c9aab84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f300707d9c9cdc436b410021c9aab84">&#9670;&#160;</a></span>AT91C_CAN_TIMESTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TIMESTP&#160;&#160;&#160;( 0xFFFD001C ) /* (CAN) Time Stamp Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02043">2043</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa9442ae627eaf3978f115ff4fcbd6fbc" name="aa9442ae627eaf3978f115ff4fcbd6fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9442ae627eaf3978f115ff4fcbd6fbc">&#9670;&#160;</a></span>AT91C_CAN_TIMFRZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TIMFRZ&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (CAN) Enable Timer Freeze */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01153">1153</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a21b8fdd4c7d8cfae85459c859618b2c3" name="a21b8fdd4c7d8cfae85459c859618b2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b8fdd4c7d8cfae85459c859618b2c3">&#9670;&#160;</a></span>AT91C_CAN_TIMRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TIMRST&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )     /* (CAN) Timer Reset Field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01205">1205</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53ff22954eff7c02feed2fece19fe76d" name="a53ff22954eff7c02feed2fece19fe76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ff22954eff7c02feed2fece19fe76d">&#9670;&#160;</a></span>AT91C_CAN_TOVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TOVF&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (CAN) Timer Overflow Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01178">1178</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f89ac5882ea15e78ba3b7ec23d017bf" name="a1f89ac5882ea15e78ba3b7ec23d017bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f89ac5882ea15e78ba3b7ec23d017bf">&#9670;&#160;</a></span>AT91C_CAN_TSTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TSTP&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (CAN) Timestamp Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01179">1179</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d2ac787041ae17c6e928caaf65495b9" name="a1d2ac787041ae17c6e928caaf65495b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2ac787041ae17c6e928caaf65495b9">&#9670;&#160;</a></span>AT91C_CAN_TTM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_TTM&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (CAN) Disable/Enable Time Trigger <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01152">1152</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7e3f5a3062f5f965eef5c697daf4d51" name="aa7e3f5a3062f5f965eef5c697daf4d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e3f5a3062f5f965eef5c697daf4d51">&#9670;&#160;</a></span>AT91C_CAN_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_VR&#160;&#160;&#160;( 0xFFFD00FC ) /* (CAN) Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02050">2050</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae4dd4af4371ca3709a08fcf0d549258c" name="ae4dd4af4371ca3709a08fcf0d549258c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dd4af4371ca3709a08fcf0d549258c">&#9670;&#160;</a></span>AT91C_CAN_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_WAKEUP&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (CAN) Wakeup Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01177">1177</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a427bbe284c4fe904b8da8305be3f9e6f" name="a427bbe284c4fe904b8da8305be3f9e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427bbe284c4fe904b8da8305be3f9e6f">&#9670;&#160;</a></span>AT91C_CAN_WARN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CAN_WARN&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (CAN) Warning Limit Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01173">1173</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afd3b2c5b0412f935aeb39c0f78d8f91c" name="afd3b2c5b0412f935aeb39c0f78d8f91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3b2c5b0412f935aeb39c0f78d8f91c">&#9670;&#160;</a></span>AT91C_CKGR_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )   /* (CKGR) Divider Selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00228">228</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0ae713cfb4ad96b47cef49e71c5ff05" name="ac0ae713cfb4ad96b47cef49e71c5ff05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ae713cfb4ad96b47cef49e71c5ff05">&#9670;&#160;</a></span>AT91C_CKGR_DIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV_0&#160;&#160;&#160;( 0x0 )         /* (CKGR) Divider output is 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00229">229</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8ba9b034b178a5883462c0b68560a88c" name="a8ba9b034b178a5883462c0b68560a88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba9b034b178a5883462c0b68560a88c">&#9670;&#160;</a></span>AT91C_CKGR_DIV_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV_BYPASS&#160;&#160;&#160;( 0x1 )         /* (CKGR) Divider is bypassed */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00230">230</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a4edafd10ec19ac8012b0a7816a16af" name="a0a4edafd10ec19ac8012b0a7816a16af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4edafd10ec19ac8012b0a7816a16af">&#9670;&#160;</a></span>AT91C_CKGR_MAINF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MAINF&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CKGR) Main Clock Frequency */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00225">225</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a73b42bd9104e5db128eeeaa9e2aacce7" name="a73b42bd9104e5db128eeeaa9e2aacce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b42bd9104e5db128eeeaa9e2aacce7">&#9670;&#160;</a></span>AT91C_CKGR_MAINRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MAINRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (CKGR) Main Clock Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00226">226</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac8f4ff2752cc7fb3b24d4b2a036f8fab" name="ac8f4ff2752cc7fb3b24d4b2a036f8fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f4ff2752cc7fb3b24d4b2a036f8fab">&#9670;&#160;</a></span>AT91C_CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MCFR&#160;&#160;&#160;( 0xFFFFFC24 ) /* (CKGR) Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01704">1704</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d0808992286c8581278c9655a007821" name="a3d0808992286c8581278c9655a007821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0808992286c8581278c9655a007821">&#9670;&#160;</a></span>AT91C_CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MOR&#160;&#160;&#160;( 0xFFFFFC20 ) /* (CKGR) Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01702">1702</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc58240679a941a11db833389e9cdb5f" name="abc58240679a941a11db833389e9cdb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc58240679a941a11db833389e9cdb5f">&#9670;&#160;</a></span>AT91C_CKGR_MOSCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MOSCEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (CKGR) Main Oscillator Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00221">221</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44b46e50ecc26bbccde8938378a86a9f" name="a44b46e50ecc26bbccde8938378a86a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b46e50ecc26bbccde8938378a86a9f">&#9670;&#160;</a></span>AT91C_CKGR_MUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MUL&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (CKGR) PLL Multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00237">237</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af521ca4b677587a598023e5dc56719a1" name="af521ca4b677587a598023e5dc56719a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af521ca4b677587a598023e5dc56719a1">&#9670;&#160;</a></span>AT91C_CKGR_OSCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OSCBYPASS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (CKGR) Main Oscillator Bypass */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00222">222</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abf711498b5e24df6624a87d941bff78c" name="abf711498b5e24df6624a87d941bff78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf711498b5e24df6624a87d941bff78c">&#9670;&#160;</a></span>AT91C_CKGR_OSCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OSCOUNT&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )   /* (CKGR) Main Oscillator Start-up Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00223">223</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8bc5e7864ae6d6caef840eabb5c52e78" name="a8bc5e7864ae6d6caef840eabb5c52e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc5e7864ae6d6caef840eabb5c52e78">&#9670;&#160;</a></span>AT91C_CKGR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) PLL Output Frequency Range */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00232">232</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab50e86021e3b3e0aa815f578311f2c06" name="ab50e86021e3b3e0aa815f578311f2c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50e86021e3b3e0aa815f578311f2c06">&#9670;&#160;</a></span>AT91C_CKGR_OUT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_0&#160;&#160;&#160;( 0x0 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00233">233</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3a0dfa809b22314f0fb54c16713e863" name="af3a0dfa809b22314f0fb54c16713e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a0dfa809b22314f0fb54c16713e863">&#9670;&#160;</a></span>AT91C_CKGR_OUT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_1&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00234">234</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a410e38db81ba806bf2ff5e3de5f0d5d2" name="a410e38db81ba806bf2ff5e3de5f0d5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410e38db81ba806bf2ff5e3de5f0d5d2">&#9670;&#160;</a></span>AT91C_CKGR_OUT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_2&#160;&#160;&#160;( 0x2 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00235">235</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae3e674d92ca57aa4825df959b3ce8163" name="ae3e674d92ca57aa4825df959b3ce8163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e674d92ca57aa4825df959b3ce8163">&#9670;&#160;</a></span>AT91C_CKGR_OUT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_3&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00236">236</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68d6a08acab31c911b17fed60dc292dd" name="a68d6a08acab31c911b17fed60dc292dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d6a08acab31c911b17fed60dc292dd">&#9670;&#160;</a></span>AT91C_CKGR_PLLCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_PLLCOUNT&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )   /* (CKGR) PLL Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00231">231</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae67b4d21adfa7322ca97f86a7372b9cd" name="ae67b4d21adfa7322ca97f86a7372b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67b4d21adfa7322ca97f86a7372b9cd">&#9670;&#160;</a></span>AT91C_CKGR_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_PLLR&#160;&#160;&#160;( 0xFFFFFC2C ) /* (CKGR) PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01703">1703</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae3b998ed6bb1e0da958109b31389aed0" name="ae3b998ed6bb1e0da958109b31389aed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b998ed6bb1e0da958109b31389aed0">&#9670;&#160;</a></span>AT91C_CKGR_USBDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )   /* (CKGR) Divider for USB Clocks */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00238">238</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9ce88e4a133a495c8ac8c6c8083ac582" name="a9ce88e4a133a495c8ac8c6c8083ac582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce88e4a133a495c8ac8c6c8083ac582">&#9670;&#160;</a></span>AT91C_CKGR_USBDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_0&#160;&#160;&#160;( 0x0 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00239">239</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46951fbe3aba6bb30149956400061658" name="a46951fbe3aba6bb30149956400061658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46951fbe3aba6bb30149956400061658">&#9670;&#160;</a></span>AT91C_CKGR_USBDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_1&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00240">240</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeee2e43a6c21910e5460bacacff9fc08" name="aeee2e43a6c21910e5460bacacff9fc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee2e43a6c21910e5460bacacff9fc08">&#9670;&#160;</a></span>AT91C_CKGR_USBDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_2&#160;&#160;&#160;( 0x2 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00241">241</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa3b5cb939e2298f254432f550fb463e0" name="aa3b5cb939e2298f254432f550fb463e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b5cb939e2298f254432f550fb463e0">&#9670;&#160;</a></span>AT91C_DBGU_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_BRGR&#160;&#160;&#160;( 0xFFFFF220 ) /* (DBGU) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01630">1630</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1561878e6e08c6f7ed153c25be310270" name="a1561878e6e08c6f7ed153c25be310270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1561878e6e08c6f7ed153c25be310270">&#9670;&#160;</a></span>AT91C_DBGU_CIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_CIDR&#160;&#160;&#160;( 0xFFFFF240 ) /* (DBGU) Chip ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01633">1633</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7fcdca5d607d446eb412ee0fbcb4390f" name="a7fcdca5d607d446eb412ee0fbcb4390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcdca5d607d446eb412ee0fbcb4390f">&#9670;&#160;</a></span>AT91C_DBGU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_CR&#160;&#160;&#160;( 0xFFFFF200 ) /* (DBGU) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01636">1636</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6aadb08af97abf5e5bc84370188a9fc" name="af6aadb08af97abf5e5bc84370188a9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aadb08af97abf5e5bc84370188a9fc">&#9670;&#160;</a></span>AT91C_DBGU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_CSR&#160;&#160;&#160;( 0xFFFFF214 ) /* (DBGU) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01632">1632</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac33341e731c4d35239eda0edfb1c29e2" name="ac33341e731c4d35239eda0edfb1c29e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33341e731c4d35239eda0edfb1c29e2">&#9670;&#160;</a></span>AT91C_DBGU_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_EXID&#160;&#160;&#160;( 0xFFFFF244 ) /* (DBGU) Chip ID Extension Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01629">1629</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ab0033ea4e9cff2313119750a92e0f9" name="a5ab0033ea4e9cff2313119750a92e0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab0033ea4e9cff2313119750a92e0f9">&#9670;&#160;</a></span>AT91C_DBGU_FNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_FNTR&#160;&#160;&#160;( 0xFFFFF248 ) /* (DBGU) Force NTRST Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01637">1637</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acf568b5e33118d36d873ee727823d67a" name="acf568b5e33118d36d873ee727823d67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf568b5e33118d36d873ee727823d67a">&#9670;&#160;</a></span>AT91C_DBGU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IDR&#160;&#160;&#160;( 0xFFFFF20C ) /* (DBGU) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01631">1631</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab5eaf17d54f6373dee1cd4bf5c00c438" name="ab5eaf17d54f6373dee1cd4bf5c00c438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5eaf17d54f6373dee1cd4bf5c00c438">&#9670;&#160;</a></span>AT91C_DBGU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IER&#160;&#160;&#160;( 0xFFFFF208 ) /* (DBGU) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01640">1640</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac25413834b77b44602de7a3b4fbb4eb" name="aac25413834b77b44602de7a3b4fbb4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac25413834b77b44602de7a3b4fbb4eb">&#9670;&#160;</a></span>AT91C_DBGU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IMR&#160;&#160;&#160;( 0xFFFFF210 ) /* (DBGU) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01635">1635</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7c33929d0f5af7047f9995e7a1e8578c" name="a7c33929d0f5af7047f9995e7a1e8578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c33929d0f5af7047f9995e7a1e8578c">&#9670;&#160;</a></span>AT91C_DBGU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_MR&#160;&#160;&#160;( 0xFFFFF204 ) /* (DBGU) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01634">1634</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a261fe49a6c0d5a977e0ba8d21bce840b" name="a261fe49a6c0d5a977e0ba8d21bce840b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261fe49a6c0d5a977e0ba8d21bce840b">&#9670;&#160;</a></span>AT91C_DBGU_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_PTCR&#160;&#160;&#160;( 0xFFFFF320 ) /* (PDC_DBGU) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01625">1625</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc9bd6435abbf87311d1aba24c24ed5b" name="abc9bd6435abbf87311d1aba24c24ed5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9bd6435abbf87311d1aba24c24ed5b">&#9670;&#160;</a></span>AT91C_DBGU_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_PTSR&#160;&#160;&#160;( 0xFFFFF324 ) /* (PDC_DBGU) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01626">1626</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7a36d4facf6efb40dc61a7b6fb9cd54" name="aa7a36d4facf6efb40dc61a7b6fb9cd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a36d4facf6efb40dc61a7b6fb9cd54">&#9670;&#160;</a></span>AT91C_DBGU_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RCR&#160;&#160;&#160;( 0xFFFFF304 ) /* (PDC_DBGU) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01623">1623</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af348a2b1a503eb350207ac37a7223e05" name="af348a2b1a503eb350207ac37a7223e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af348a2b1a503eb350207ac37a7223e05">&#9670;&#160;</a></span>AT91C_DBGU_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RHR&#160;&#160;&#160;( 0xFFFFF218 ) /* (DBGU) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01639">1639</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a100458251305b7e09f5291651fa42775" name="a100458251305b7e09f5291651fa42775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100458251305b7e09f5291651fa42775">&#9670;&#160;</a></span>AT91C_DBGU_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RNCR&#160;&#160;&#160;( 0xFFFFF314 ) /* (PDC_DBGU) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01624">1624</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab7f706467663bc392173b45df73a764f" name="ab7f706467663bc392173b45df73a764f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f706467663bc392173b45df73a764f">&#9670;&#160;</a></span>AT91C_DBGU_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RNPR&#160;&#160;&#160;( 0xFFFFF310 ) /* (PDC_DBGU) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01619">1619</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a337ce11c82d64e6e573ff40e4d9a0830" name="a337ce11c82d64e6e573ff40e4d9a0830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337ce11c82d64e6e573ff40e4d9a0830">&#9670;&#160;</a></span>AT91C_DBGU_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RPR&#160;&#160;&#160;( 0xFFFFF300 ) /* (PDC_DBGU) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01622">1622</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a41bc9657a3781147caba9eb659c440bd" name="a41bc9657a3781147caba9eb659c440bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bc9657a3781147caba9eb659c440bd">&#9670;&#160;</a></span>AT91C_DBGU_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TCR&#160;&#160;&#160;( 0xFFFFF30C ) /* (PDC_DBGU) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01618">1618</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae48c03ce04459be6c814abdfab687665" name="ae48c03ce04459be6c814abdfab687665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48c03ce04459be6c814abdfab687665">&#9670;&#160;</a></span>AT91C_DBGU_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_THR&#160;&#160;&#160;( 0xFFFFF21C ) /* (DBGU) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01638">1638</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a23e6b5020286359a8057ab6ed844bdd9" name="a23e6b5020286359a8057ab6ed844bdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e6b5020286359a8057ab6ed844bdd9">&#9670;&#160;</a></span>AT91C_DBGU_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TNCR&#160;&#160;&#160;( 0xFFFFF31C ) /* (PDC_DBGU) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01627">1627</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2402eba2b61ad0fcc19d11e1711c9d16" name="a2402eba2b61ad0fcc19d11e1711c9d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2402eba2b61ad0fcc19d11e1711c9d16">&#9670;&#160;</a></span>AT91C_DBGU_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TNPR&#160;&#160;&#160;( 0xFFFFF318 ) /* (PDC_DBGU) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01620">1620</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1c9e7316fc10820f2bfd2b0516ee960b" name="a1c9e7316fc10820f2bfd2b0516ee960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9e7316fc10820f2bfd2b0516ee960b">&#9670;&#160;</a></span>AT91C_DBGU_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TPR&#160;&#160;&#160;( 0xFFFFF308 ) /* (PDC_DBGU) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01621">1621</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0eedaf083358e8a9c0abd524382829f1" name="a0eedaf083358e8a9c0abd524382829f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eedaf083358e8a9c0abd524382829f1">&#9670;&#160;</a></span>AT91C_EMAC_ALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ALE&#160;&#160;&#160;( 0xFFFDC054 ) /* (EMAC) Alignment Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02076">2076</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08d12e3689cd8382596c742a3cd03334" name="a08d12e3689cd8382596c742a3cd03334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d12e3689cd8382596c742a3cd03334">&#9670;&#160;</a></span>AT91C_EMAC_ARP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ARP&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )    /* (EMAC) ARP request <a class="el" href="structevent.html">event</a> enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01346">1346</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1310ceda23ade5c28894a10bb02331dc" name="a1310ceda23ade5c28894a10bb02331dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1310ceda23ade5c28894a10bb02331dc">&#9670;&#160;</a></span>AT91C_EMAC_BEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_BEX&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Buffers exhausted mid frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01310">1310</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1be80ef9ff4599a093dc6cef978268e0" name="a1be80ef9ff4599a093dc6cef978268e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be80ef9ff4599a093dc6cef978268e0">&#9670;&#160;</a></span>AT91C_EMAC_BIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_BIG&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (EMAC) Receive 1522 bytes. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01283">1283</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a833823d7e99cb4f1ac4c041d7fb65084" name="a833823d7e99cb4f1ac4c041d7fb65084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833823d7e99cb4f1ac4c041d7fb65084">&#9670;&#160;</a></span>AT91C_EMAC_BNA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_BNA&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01314">1314</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7b70a9ac59f31287a02a9f35f2d0639" name="af7b70a9ac59f31287a02a9f35f2d0639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b70a9ac59f31287a02a9f35f2d0639">&#9670;&#160;</a></span>AT91C_EMAC_BP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_BP&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (EMAC) Back pressure. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01270">1270</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5e18ccd50fcd7d40054de02bc21edd35" name="a5e18ccd50fcd7d40054de02bc21edd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e18ccd50fcd7d40054de02bc21edd35">&#9670;&#160;</a></span>AT91C_EMAC_CAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CAF&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Copy all frames. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01279">1279</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8461a24ea6f5a81caa094699e7e5d693" name="a8461a24ea6f5a81caa094699e7e5d693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8461a24ea6f5a81caa094699e7e5d693">&#9670;&#160;</a></span>AT91C_EMAC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLK&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01285">1285</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6a4a2e8fb57c505b4d645d13f0b724b9" name="a6a4a2e8fb57c505b4d645d13f0b724b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4a2e8fb57c505b4d645d13f0b724b9">&#9670;&#160;</a></span>AT91C_EMAC_CLK_HCLK_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLK_HCLK_16&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01287">1287</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aae38c88475a502d8ffc831f8f45af847" name="aae38c88475a502d8ffc831f8f45af847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae38c88475a502d8ffc831f8f45af847">&#9670;&#160;</a></span>AT91C_EMAC_CLK_HCLK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLK_HCLK_32&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01288">1288</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a99f8ae7bfe0d8659b1f1a23985707782" name="a99f8ae7bfe0d8659b1f1a23985707782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f8ae7bfe0d8659b1f1a23985707782">&#9670;&#160;</a></span>AT91C_EMAC_CLK_HCLK_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLK_HCLK_64&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01289">1289</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4104b64368822dad403c08797dfd6d4a" name="a4104b64368822dad403c08797dfd6d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4104b64368822dad403c08797dfd6d4a">&#9670;&#160;</a></span>AT91C_EMAC_CLK_HCLK_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLK_HCLK_8&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (EMAC) HCLK divided by 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01286">1286</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8fdf531255bf369921763d38e4c51aea" name="a8fdf531255bf369921763d38e4c51aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fdf531255bf369921763d38e4c51aea">&#9670;&#160;</a></span>AT91C_EMAC_CLRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CLRSTAT&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) Clear statistics registers. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01267">1267</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac03e589f56b5092b153673b38b796dd" name="aac03e589f56b5092b153673b38b796dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac03e589f56b5092b153673b38b796dd">&#9670;&#160;</a></span>AT91C_EMAC_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CODE&#160;&#160;&#160;( 0x3 &lt;&lt; 16 )    /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01336">1336</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1cdb5814a0f35f465bf8e6fc905d765c" name="a1cdb5814a0f35f465bf8e6fc905d765c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdb5814a0f35f465bf8e6fc905d765c">&#9670;&#160;</a></span>AT91C_EMAC_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_COL&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01307">1307</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad2c3b3736f14a481b58f20d376d91373" name="ad2c3b3736f14a481b58f20d376d91373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c3b3736f14a481b58f20d376d91373">&#9670;&#160;</a></span>AT91C_EMAC_COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_COMP&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01311">1311</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6222d8bebe9c0f7e009f9fac559b8199" name="a6222d8bebe9c0f7e009f9fac559b8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6222d8bebe9c0f7e009f9fac559b8199">&#9670;&#160;</a></span>AT91C_EMAC_CSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_CSE&#160;&#160;&#160;( 0xFFFDC068 ) /* (EMAC) Carrier Sense Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02097">2097</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a56dc612391ec1552ffce4d92d17f37d5" name="a56dc612391ec1552ffce4d92d17f37d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56dc612391ec1552ffce4d92d17f37d5">&#9670;&#160;</a></span>AT91C_EMAC_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_DATA&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01335">1335</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a742ae5021fe152182bf6950a9f1f18ae" name="a742ae5021fe152182bf6950a9f1f18ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ae5021fe152182bf6950a9f1f18ae">&#9670;&#160;</a></span>AT91C_EMAC_DRFCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_DRFCS&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (EMAC) Discard Receive FCS */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01298">1298</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acacf1fe8504dd4469dc8fb7fdf386925" name="acacf1fe8504dd4469dc8fb7fdf386925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacf1fe8504dd4469dc8fb7fdf386925">&#9670;&#160;</a></span>AT91C_EMAC_DTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_DTF&#160;&#160;&#160;( 0xFFFDC058 ) /* (EMAC) Deferred Transmission Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02059">2059</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5cff7035de37b79c9990bf39f4b898cc" name="a5cff7035de37b79c9990bf39f4b898cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cff7035de37b79c9990bf39f4b898cc">&#9670;&#160;</a></span>AT91C_EMAC_EAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_EAE&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) External address match enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01284">1284</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad6e6141102c46b881f757ad651471c9b" name="ad6e6141102c46b881f757ad651471c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e6141102c46b881f757ad651471c9b">&#9670;&#160;</a></span>AT91C_EMAC_ECOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ECOL&#160;&#160;&#160;( 0xFFFDC060 ) /* (EMAC) Excessive Collision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02068">2068</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac9959e1cbcc97b0790c6944867f0c505" name="ac9959e1cbcc97b0790c6944867f0c505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9959e1cbcc97b0790c6944867f0c505">&#9670;&#160;</a></span>AT91C_EMAC_EFRHD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_EFRHD&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01299">1299</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08834fe7cdae50ddbc2f19622d7d1d29" name="a08834fe7cdae50ddbc2f19622d7d1d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08834fe7cdae50ddbc2f19622d7d1d29">&#9670;&#160;</a></span>AT91C_EMAC_ELE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ELE&#160;&#160;&#160;( 0xFFFDC078 ) /* (EMAC) Excessive Length Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02055">2055</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a76d63df61a0d49f351dd3192e575a4cf" name="a76d63df61a0d49f351dd3192e575a4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d63df61a0d49f351dd3192e575a4cf">&#9670;&#160;</a></span>AT91C_EMAC_FCSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_FCSE&#160;&#160;&#160;( 0xFFFDC050 ) /* (EMAC) Frame Check Sequence Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02083">2083</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a095b1a91b5aa960c300cb4563a70b81b" name="a095b1a91b5aa960c300cb4563a70b81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095b1a91b5aa960c300cb4563a70b81b">&#9670;&#160;</a></span>AT91C_EMAC_FD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_FD&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) Full duplex. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01277">1277</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9971f2a96953e6d6335c85f2a4c57bb0" name="a9971f2a96953e6d6335c85f2a4c57bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9971f2a96953e6d6335c85f2a4c57bb0">&#9670;&#160;</a></span>AT91C_EMAC_FRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_FRO&#160;&#160;&#160;( 0xFFFDC04C ) /* (EMAC) Frames Received OK Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02094">2094</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a06f9bdfbaaaf0c1cec7d86c11b9ff82c" name="a06f9bdfbaaaf0c1cec7d86c11b9ff82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f9bdfbaaaf0c1cec7d86c11b9ff82c">&#9670;&#160;</a></span>AT91C_EMAC_FTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_FTO&#160;&#160;&#160;( 0xFFFDC040 ) /* (EMAC) Frames Transmitted OK Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02086">2086</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a39dadd01beaae98bbf129906513c92b8" name="a39dadd01beaae98bbf129906513c92b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39dadd01beaae98bbf129906513c92b8">&#9670;&#160;</a></span>AT91C_EMAC_HRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_HRB&#160;&#160;&#160;( 0xFFFDC090 ) /* (EMAC) Hash Address Bottom[31:0] */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02070">2070</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1975c4572153aed1e972ad1ffafd138" name="aa1975c4572153aed1e972ad1ffafd138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1975c4572153aed1e972ad1ffafd138">&#9670;&#160;</a></span>AT91C_EMAC_HRESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_HRESP&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01328">1328</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aea09437ab80a93e6d0f2d17ca938d8a7" name="aea09437ab80a93e6d0f2d17ca938d8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea09437ab80a93e6d0f2d17ca938d8a7">&#9670;&#160;</a></span>AT91C_EMAC_HRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_HRT&#160;&#160;&#160;( 0xFFFDC094 ) /* (EMAC) Hash Address Top[63:32] */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02081">2081</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad55d53f784a3811165a8f6fa420a9bc0" name="ad55d53f784a3811165a8f6fa420a9bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55d53f784a3811165a8f6fa420a9bc0">&#9670;&#160;</a></span>AT91C_EMAC_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IDLE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01304">1304</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a69582f6e43041209a540eb1ae349f089" name="a69582f6e43041209a540eb1ae349f089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69582f6e43041209a540eb1ae349f089">&#9670;&#160;</a></span>AT91C_EMAC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IDR&#160;&#160;&#160;( 0xFFFDC02C ) /* (EMAC) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02066">2066</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8c95b65c2c5bd88d175d44808870358" name="aa8c95b65c2c5bd88d175d44808870358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c95b65c2c5bd88d175d44808870358">&#9670;&#160;</a></span>AT91C_EMAC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IER&#160;&#160;&#160;( 0xFFFDC028 ) /* (EMAC) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02095">2095</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a563ff8ee909366c099aa51081c5286bb" name="a563ff8ee909366c099aa51081c5286bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563ff8ee909366c099aa51081c5286bb">&#9670;&#160;</a></span>AT91C_EMAC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IMR&#160;&#160;&#160;( 0xFFFDC030 ) /* (EMAC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02088">2088</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7c79d0ef273f4e3ad34f7c6fbdac53af" name="a7c79d0ef273f4e3ad34f7c6fbdac53af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c79d0ef273f4e3ad34f7c6fbdac53af">&#9670;&#160;</a></span>AT91C_EMAC_INCSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_INCSTAT&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) Increment statistics registers. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01268">1268</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d35ca3c29a4e54d736cadf33f7958d4" name="a6d35ca3c29a4e54d736cadf33f7958d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d35ca3c29a4e54d736cadf33f7958d4">&#9670;&#160;</a></span>AT91C_EMAC_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IP&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) ARP request IP address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01344">1344</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a349bedaf39d08bb9b1cd019b01f606b8" name="a349bedaf39d08bb9b1cd019b01f606b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349bedaf39d08bb9b1cd019b01f606b8">&#9670;&#160;</a></span>AT91C_EMAC_IRXFCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_IRXFCS&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (EMAC) Ignore RX FCS */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01300">1300</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4c562a1dfa99b80d951c397fa0ae3ea" name="aa4c562a1dfa99b80d951c397fa0ae3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c562a1dfa99b80d951c397fa0ae3ea">&#9670;&#160;</a></span>AT91C_EMAC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ISR&#160;&#160;&#160;( 0xFFFDC024 ) /* (EMAC) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02052">2052</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3dec64ac6abe553b9f31f0063fa60d22" name="a3dec64ac6abe553b9f31f0063fa60d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dec64ac6abe553b9f31f0063fa60d22">&#9670;&#160;</a></span>AT91C_EMAC_JFRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_JFRAME&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Jumbo Frames. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01278">1278</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6a21e460ed495bf7b687e3f013d1eab" name="af6a21e460ed495bf7b687e3f013d1eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a21e460ed495bf7b687e3f013d1eab">&#9670;&#160;</a></span>AT91C_EMAC_LB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_LB&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) Loopback. Optional. When set, loopback signal is at high level. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01262">1262</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8fde1f981f864aae724ab9f995c299aa" name="a8fde1f981f864aae724ab9f995c299aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fde1f981f864aae724ab9f995c299aa">&#9670;&#160;</a></span>AT91C_EMAC_LCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_LCOL&#160;&#160;&#160;( 0xFFFDC05C ) /* (EMAC) Late Collision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02056">2056</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8672f8eaa1b3370debe3b4718a6eb4cf" name="a8672f8eaa1b3370debe3b4718a6eb4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8672f8eaa1b3370debe3b4718a6eb4cf">&#9670;&#160;</a></span>AT91C_EMAC_LINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_LINK&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01326">1326</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab64dac09c11ff25cfee2fb0c9ec95201" name="ab64dac09c11ff25cfee2fb0c9ec95201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64dac09c11ff25cfee2fb0c9ec95201">&#9670;&#160;</a></span>AT91C_EMAC_LINKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_LINKR&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01302">1302</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad3c2317d5a210a1109636c28f578a997" name="ad3c2317d5a210a1109636c28f578a997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c2317d5a210a1109636c28f578a997">&#9670;&#160;</a></span>AT91C_EMAC_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_LLB&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) <a class="el" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a> local. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01263">1263</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1073087ba2899be4936f4eab51c72fe" name="aa1073087ba2899be4936f4eab51c72fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1073087ba2899be4936f4eab51c72fe">&#9670;&#160;</a></span>AT91C_EMAC_MAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MAG&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )    /* (EMAC) Magic packet <a class="el" href="structevent.html">event</a> enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01345">1345</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8cca2ad2669458e74ba7706f354197b5" name="a8cca2ad2669458e74ba7706f354197b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cca2ad2669458e74ba7706f354197b5">&#9670;&#160;</a></span>AT91C_EMAC_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MAN&#160;&#160;&#160;( 0xFFFDC034 ) /* (EMAC) PHY Maintenance Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02085">2085</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af4a0cafa0e646cd8b200975037b78d1a" name="af4a0cafa0e646cd8b200975037b78d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a0cafa0e646cd8b200975037b78d1a">&#9670;&#160;</a></span>AT91C_EMAC_MCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MCF&#160;&#160;&#160;( 0xFFFDC048 ) /* (EMAC) Multiple Collision Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02091">2091</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f74e421d7cb42183afb7555a7a974f4" name="a0f74e421d7cb42183afb7555a7a974f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f74e421d7cb42183afb7555a7a974f4">&#9670;&#160;</a></span>AT91C_EMAC_MDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MDIO&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01303">1303</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2969b5f0dc29e2734e2a31c3bba12cdb" name="a2969b5f0dc29e2734e2a31c3bba12cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2969b5f0dc29e2734e2a31c3bba12cdb">&#9670;&#160;</a></span>AT91C_EMAC_MFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MFD&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01318">1318</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b12fdd4df286d8ebfcee60624763c0c" name="a3b12fdd4df286d8ebfcee60624763c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b12fdd4df286d8ebfcee60624763c0c">&#9670;&#160;</a></span>AT91C_EMAC_MPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MPE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) Management port enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01266">1266</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb6de16607b31f958c282836acced174" name="abb6de16607b31f958c282836acced174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6de16607b31f958c282836acced174">&#9670;&#160;</a></span>AT91C_EMAC_MTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_MTI&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) Multicast hash <a class="el" href="structevent.html">event</a> enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01281">1281</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa70fcdda119fd671ac97cabc605b1f57" name="aa70fcdda119fd671ac97cabc605b1f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70fcdda119fd671ac97cabc605b1f57">&#9670;&#160;</a></span>AT91C_EMAC_NBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_NBC&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) No broadcast. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01280">1280</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a96ac07c8721454d118f499b49c9d70ea" name="a96ac07c8721454d118f499b49c9d70ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ac07c8721454d118f499b49c9d70ea">&#9670;&#160;</a></span>AT91C_EMAC_NCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_NCFGR&#160;&#160;&#160;( 0xFFFDC004 ) /* (EMAC) Network Configuration Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02080">2080</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a557efb3f0e582eae6cefae39cedcbf7d" name="a557efb3f0e582eae6cefae39cedcbf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557efb3f0e582eae6cefae39cedcbf7d">&#9670;&#160;</a></span>AT91C_EMAC_NCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_NCR&#160;&#160;&#160;( 0xFFFDC000 ) /* (EMAC) Network Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02061">2061</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9437ec47b2014f8b5222098a1b3822d5" name="a9437ec47b2014f8b5222098a1b3822d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9437ec47b2014f8b5222098a1b3822d5">&#9670;&#160;</a></span>AT91C_EMAC_NSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_NSR&#160;&#160;&#160;( 0xFFFDC008 ) /* (EMAC) Network Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02092">2092</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae10b600a40da3e84721209da8c460f1b" name="ae10b600a40da3e84721209da8c460f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10b600a40da3e84721209da8c460f1b">&#9670;&#160;</a></span>AT91C_EMAC_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_OVR&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01316">1316</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a02816c280f95ec8852069c02df1bafed" name="a02816c280f95ec8852069c02df1bafed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02816c280f95ec8852069c02df1bafed">&#9670;&#160;</a></span>AT91C_EMAC_PAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PAE&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01291">1291</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3a28190d865b567bc046a9daef8ae097" name="a3a28190d865b567bc046a9daef8ae097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a28190d865b567bc046a9daef8ae097">&#9670;&#160;</a></span>AT91C_EMAC_PARTREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PARTREF&#160;&#160;&#160;( 0xFFFF &lt;&lt; 16 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01350">1350</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22bafd95c9a0705d594e5092563efc8f" name="a22bafd95c9a0705d594e5092563efc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bafd95c9a0705d594e5092563efc8f">&#9670;&#160;</a></span>AT91C_EMAC_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PFR&#160;&#160;&#160;( 0xFFFDC03C ) /* (EMAC) Pause Frames received Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02090">2090</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6861523519d75c2a9d0f9a9b17a92c2d" name="a6861523519d75c2a9d0f9a9b17a92c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6861523519d75c2a9d0f9a9b17a92c2d">&#9670;&#160;</a></span>AT91C_EMAC_PFRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PFRE&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01329">1329</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90a268f454ba2e6e4b66f3a3407ba4a1" name="a90a268f454ba2e6e4b66f3a3407ba4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a268f454ba2e6e4b66f3a3407ba4a1">&#9670;&#160;</a></span>AT91C_EMAC_PHYA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PHYA&#160;&#160;&#160;( 0x1F &lt;&lt; 23 )   /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01338">1338</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaad9ad1a034ed811120c7e6401ea5de2" name="aaad9ad1a034ed811120c7e6401ea5de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad9ad1a034ed811120c7e6401ea5de2">&#9670;&#160;</a></span>AT91C_EMAC_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PTR&#160;&#160;&#160;( 0xFFFDC038 ) /* (EMAC) Pause Time Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02073">2073</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac955741f7361c516281979257873a457" name="ac955741f7361c516281979257873a457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac955741f7361c516281979257873a457">&#9670;&#160;</a></span>AT91C_EMAC_PTZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_PTZ&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01330">1330</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8bc5bbcb09420d6fef738bea1c2cf39" name="ab8bc5bbcb09420d6fef738bea1c2cf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8bc5bbcb09420d6fef738bea1c2cf39">&#9670;&#160;</a></span>AT91C_EMAC_RBOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBOF&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01292">1292</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9042e2012ff6ea357f463e6e7d6b0fe4" name="a9042e2012ff6ea357f463e6e7d6b0fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9042e2012ff6ea357f463e6e7d6b0fe4">&#9670;&#160;</a></span>AT91C_EMAC_RBOF_OFFSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBOF_OFFSET_0&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (EMAC) no <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01293">1293</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac075db624b7b2b761b23b2ef86417ea2" name="ac075db624b7b2b761b23b2ef86417ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac075db624b7b2b761b23b2ef86417ea2">&#9670;&#160;</a></span>AT91C_EMAC_RBOF_OFFSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBOF_OFFSET_1&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (EMAC) one byte <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01294">1294</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c3898e3b482c694fd3b69c93f3cb827" name="a8c3898e3b482c694fd3b69c93f3cb827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c3898e3b482c694fd3b69c93f3cb827">&#9670;&#160;</a></span>AT91C_EMAC_RBOF_OFFSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBOF_OFFSET_2&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (EMAC) two bytes <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01295">1295</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d8f458c356f6bc56fcbf6323334aa52" name="a5d8f458c356f6bc56fcbf6323334aa52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8f458c356f6bc56fcbf6323334aa52">&#9670;&#160;</a></span>AT91C_EMAC_RBOF_OFFSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBOF_OFFSET_3&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (EMAC) three bytes <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01296">1296</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a020d0f28b9df8ba00ed3a66cdb0ddb7c" name="a020d0f28b9df8ba00ed3a66cdb0ddb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020d0f28b9df8ba00ed3a66cdb0ddb7c">&#9670;&#160;</a></span>AT91C_EMAC_RBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RBQP&#160;&#160;&#160;( 0xFFFDC018 ) /* (EMAC) Receive Buffer Queue Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02078">2078</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac557e84ed234c3903728e0471d001584" name="ac557e84ed234c3903728e0471d001584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac557e84ed234c3903728e0471d001584">&#9670;&#160;</a></span>AT91C_EMAC_RCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01319">1319</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b0fe10d8cab000f88effc6f165cba9e" name="a1b0fe10d8cab000f88effc6f165cba9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0fe10d8cab000f88effc6f165cba9e">&#9670;&#160;</a></span>AT91C_EMAC_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) Receive enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01264">1264</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a621973af6650154a4647e747c49d1bd1" name="a621973af6650154a4647e747c49d1bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621973af6650154a4647e747c49d1bd1">&#9670;&#160;</a></span>AT91C_EMAC_REC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_REC&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01315">1315</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab593dcb4abba66ae2aec258544108856" name="ab593dcb4abba66ae2aec258544108856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab593dcb4abba66ae2aec258544108856">&#9670;&#160;</a></span>AT91C_EMAC_REGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_REGA&#160;&#160;&#160;( 0x1F &lt;&lt; 18 )   /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01337">1337</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adccafde8bf89db7b81cc3b290a502768" name="adccafde8bf89db7b81cc3b290a502768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccafde8bf89db7b81cc3b290a502768">&#9670;&#160;</a></span>AT91C_EMAC_REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_REV&#160;&#160;&#160;( 0xFFFDC0FC ) /* (EMAC) Revision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02087">2087</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa032ed04dc01d5dba1d5f4cd993e4855" name="aa032ed04dc01d5dba1d5f4cd993e4855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa032ed04dc01d5dba1d5f4cd993e4855">&#9670;&#160;</a></span>AT91C_EMAC_REVREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_REVREF&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01349">1349</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b8abdaf9fd33ac0c93e0fe32483ba89" name="a4b8abdaf9fd33ac0c93e0fe32483ba89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8abdaf9fd33ac0c93e0fe32483ba89">&#9670;&#160;</a></span>AT91C_EMAC_RJA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RJA&#160;&#160;&#160;( 0xFFFDC07C ) /* (EMAC) Receive Jabbers Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02077">2077</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abf509e246096749bcfa34b26932317ef" name="abf509e246096749bcfa34b26932317ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf509e246096749bcfa34b26932317ef">&#9670;&#160;</a></span>AT91C_EMAC_RLCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RLCE&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (EMAC) Receive Length field Checking Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01297">1297</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b20bc79cb7b9abab246cdcf1a5fc508" name="a0b20bc79cb7b9abab246cdcf1a5fc508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b20bc79cb7b9abab246cdcf1a5fc508">&#9670;&#160;</a></span>AT91C_EMAC_RLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RLE&#160;&#160;&#160;( 0xFFFDC088 ) /* (EMAC) Receive Length Field Mismatch Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02057">2057</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aafdb8c9ae93b8cadbb1cc9b43deec9b8" name="aafdb8c9ae93b8cadbb1cc9b43deec9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdb8c9ae93b8cadbb1cc9b43deec9b8">&#9670;&#160;</a></span>AT91C_EMAC_RLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RLES&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01308">1308</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b671fad34ae9907653d20ebf1d863c3" name="a1b671fad34ae9907653d20ebf1d863c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b671fad34ae9907653d20ebf1d863c3">&#9670;&#160;</a></span>AT91C_EMAC_RLEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RLEX&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01323">1323</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a312c43e80daba1033880e0aaf2d5a9c2" name="a312c43e80daba1033880e0aaf2d5a9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312c43e80daba1033880e0aaf2d5a9c2">&#9670;&#160;</a></span>AT91C_EMAC_RMII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RMII&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (EMAC) Reduce MII */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01342">1342</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb849b8eb15c9bc1da6aa911551a9217" name="aeb849b8eb15c9bc1da6aa911551a9217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb849b8eb15c9bc1da6aa911551a9217">&#9670;&#160;</a></span>AT91C_EMAC_ROV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ROV&#160;&#160;&#160;( 0xFFFDC070 ) /* (EMAC) Receive Overrun Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02075">2075</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad649a2fe9be25ba643f373beb1c19d40" name="ad649a2fe9be25ba643f373beb1c19d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad649a2fe9be25ba643f373beb1c19d40">&#9670;&#160;</a></span>AT91C_EMAC_ROVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_ROVR&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01327">1327</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab09a32eb96487bd84897722f9ec6b96" name="aab09a32eb96487bd84897722f9ec6b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab09a32eb96487bd84897722f9ec6b96">&#9670;&#160;</a></span>AT91C_EMAC_RRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RRE&#160;&#160;&#160;( 0xFFFDC06C ) /* (EMAC) Receive Ressource Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02099">2099</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace04d665f6d868653ae3586293fb1c5e" name="ace04d665f6d868653ae3586293fb1c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace04d665f6d868653ae3586293fb1c5e">&#9670;&#160;</a></span>AT91C_EMAC_RSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RSE&#160;&#160;&#160;( 0xFFFDC074 ) /* (EMAC) Receive Symbol Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02067">2067</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac8711a1e26bb778195364db403cdccb" name="aac8711a1e26bb778195364db403cdccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8711a1e26bb778195364db403cdccb">&#9670;&#160;</a></span>AT91C_EMAC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RSR&#160;&#160;&#160;( 0xFFFDC020 ) /* (EMAC) Receive Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02063">2063</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adec20b4cc94e4345fe794d9b1712a845" name="adec20b4cc94e4345fe794d9b1712a845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec20b4cc94e4345fe794d9b1712a845">&#9670;&#160;</a></span>AT91C_EMAC_RTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RTY&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01290">1290</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aafa651b0b365371347e7a0c8782a75d9" name="aafa651b0b365371347e7a0c8782a75d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa651b0b365371347e7a0c8782a75d9">&#9670;&#160;</a></span>AT91C_EMAC_RW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RW&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )    /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01339">1339</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05d2712df3ef34180ebaedeb352edd5b" name="a05d2712df3ef34180ebaedeb352edd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d2712df3ef34180ebaedeb352edd5b">&#9670;&#160;</a></span>AT91C_EMAC_RXUBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_RXUBR&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01320">1320</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af842db57df9476f5e74286fb167e5450" name="af842db57df9476f5e74286fb167e5450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af842db57df9476f5e74286fb167e5450">&#9670;&#160;</a></span>AT91C_EMAC_SA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA1&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )    /* (EMAC) Specific address <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> 1 <a class="el" href="structevent.html">event</a> enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01347">1347</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a453dd15b7214968a5dc579d9cb83fc63" name="a453dd15b7214968a5dc579d9cb83fc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453dd15b7214968a5dc579d9cb83fc63">&#9670;&#160;</a></span>AT91C_EMAC_SA1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA1H&#160;&#160;&#160;( 0xFFFDC09C ) /* (EMAC) Specific Address 1 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02096">2096</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac21bfd8505ef81e9d0ab7a82035db57b" name="ac21bfd8505ef81e9d0ab7a82035db57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21bfd8505ef81e9d0ab7a82035db57b">&#9670;&#160;</a></span>AT91C_EMAC_SA1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA1L&#160;&#160;&#160;( 0xFFFDC098 ) /* (EMAC) Specific Address 1 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02054">2054</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf6d68f082f40082cff2f180eada8d1e" name="adf6d68f082f40082cff2f180eada8d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6d68f082f40082cff2f180eada8d1e">&#9670;&#160;</a></span>AT91C_EMAC_SA2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA2H&#160;&#160;&#160;( 0xFFFDC0A4 ) /* (EMAC) Specific Address 2 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02074">2074</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a781729ab1f520acc251aa87196b175e9" name="a781729ab1f520acc251aa87196b175e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781729ab1f520acc251aa87196b175e9">&#9670;&#160;</a></span>AT91C_EMAC_SA2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA2L&#160;&#160;&#160;( 0xFFFDC0A0 ) /* (EMAC) Specific Address 2 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02093">2093</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9e9e26cae4c6fe5e99fa60d12b529a1" name="ad9e9e26cae4c6fe5e99fa60d12b529a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e9e26cae4c6fe5e99fa60d12b529a1">&#9670;&#160;</a></span>AT91C_EMAC_SA3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA3H&#160;&#160;&#160;( 0xFFFDC0AC ) /* (EMAC) Specific Address 3 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02098">2098</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7ee6daed9ccd0ad7602cd3f3df14d273" name="a7ee6daed9ccd0ad7602cd3f3df14d273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee6daed9ccd0ad7602cd3f3df14d273">&#9670;&#160;</a></span>AT91C_EMAC_SA3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA3L&#160;&#160;&#160;( 0xFFFDC0A8 ) /* (EMAC) Specific Address 3 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02064">2064</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd3571e69d3276feb963b83972442b14" name="abd3571e69d3276feb963b83972442b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3571e69d3276feb963b83972442b14">&#9670;&#160;</a></span>AT91C_EMAC_SA4H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA4H&#160;&#160;&#160;( 0xFFFDC0B4 ) /* (EMAC) Specific Address 4 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02053">2053</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5a0c0952a545df22e902bcd6f3aef440" name="a5a0c0952a545df22e902bcd6f3aef440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0c0952a545df22e902bcd6f3aef440">&#9670;&#160;</a></span>AT91C_EMAC_SA4L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SA4L&#160;&#160;&#160;( 0xFFFDC0B0 ) /* (EMAC) Specific Address 4 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02062">2062</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1dbb08e51de16667634c259fdb87f01c" name="a1dbb08e51de16667634c259fdb87f01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dbb08e51de16667634c259fdb87f01c">&#9670;&#160;</a></span>AT91C_EMAC_SCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SCF&#160;&#160;&#160;( 0xFFFDC044 ) /* (EMAC) Single Collision Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02089">2089</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae85497144f3a65cee1369512db2d6ecb" name="ae85497144f3a65cee1369512db2d6ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85497144f3a65cee1369512db2d6ecb">&#9670;&#160;</a></span>AT91C_EMAC_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SOF&#160;&#160;&#160;( 0x3 &lt;&lt; 30 )    /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01340">1340</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b048f7972904450991eed94ff33ad87" name="a1b048f7972904450991eed94ff33ad87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b048f7972904450991eed94ff33ad87">&#9670;&#160;</a></span>AT91C_EMAC_SPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_SPD&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) Speed. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01276">1276</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e45148baa259fdcd621f914fa4d2223" name="a1e45148baa259fdcd621f914fa4d2223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e45148baa259fdcd621f914fa4d2223">&#9670;&#160;</a></span>AT91C_EMAC_STE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_STE&#160;&#160;&#160;( 0xFFFDC084 ) /* (EMAC) SQE Test Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02100">2100</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a776c2b419b8f31a3fba0067e5d18462e" name="a776c2b419b8f31a3fba0067e5d18462e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776c2b419b8f31a3fba0067e5d18462e">&#9670;&#160;</a></span>AT91C_EMAC_TBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TBQP&#160;&#160;&#160;( 0xFFFDC01C ) /* (EMAC) Transmit Buffer Queue Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02071">2071</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8059d7148a2edefa6922f2637924cc34" name="a8059d7148a2edefa6922f2637924cc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8059d7148a2edefa6922f2637924cc34">&#9670;&#160;</a></span>AT91C_EMAC_TCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01325">1325</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7aefbe870a9e1e398321bc6f4f5c9d3" name="af7aefbe870a9e1e398321bc6f4f5c9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7aefbe870a9e1e398321bc6f4f5c9d3">&#9670;&#160;</a></span>AT91C_EMAC_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TE&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Transmit enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01265">1265</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f74d41566c37421750a97bdf35e92eb" name="a0f74d41566c37421750a97bdf35e92eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f74d41566c37421750a97bdf35e92eb">&#9670;&#160;</a></span>AT91C_EMAC_TGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TGO&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) Transmit Go */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01309">1309</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a594964fd18c366c0803b359f80d3e356" name="a594964fd18c366c0803b359f80d3e356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594964fd18c366c0803b359f80d3e356">&#9670;&#160;</a></span>AT91C_EMAC_THALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_THALT&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (EMAC) Transmission Halt. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01272">1272</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4ee4b4bb36347225c93505c70aef8ce" name="aa4ee4b4bb36347225c93505c70aef8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ee4b4bb36347225c93505c70aef8ce">&#9670;&#160;</a></span>AT91C_EMAC_TID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TID&#160;&#160;&#160;( 0xFFFDC0B8 ) /* (EMAC) Type ID Checking Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02069">2069</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4582def80877ae0e0a247f2e37e47322" name="a4582def80877ae0e0a247f2e37e47322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4582def80877ae0e0a247f2e37e47322">&#9670;&#160;</a></span>AT91C_EMAC_TPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TPF&#160;&#160;&#160;( 0xFFFDC08C ) /* (EMAC) Transmitted Pause Frames Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02079">2079</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a42ca42907474b57c4f7b24122bb99620" name="a42ca42907474b57c4f7b24122bb99620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42ca42907474b57c4f7b24122bb99620">&#9670;&#160;</a></span>AT91C_EMAC_TPFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TPFR&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (EMAC) Transmit pause frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01273">1273</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2db26e9b08c7a44226ad8fb39a281163" name="a2db26e9b08c7a44226ad8fb39a281163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db26e9b08c7a44226ad8fb39a281163">&#9670;&#160;</a></span>AT91C_EMAC_TPQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TPQ&#160;&#160;&#160;( 0xFFFDC0BC ) /* (EMAC) Transmit Pause Quantum Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02084">2084</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af26772b00a7b0c0451c402552620da21" name="af26772b00a7b0c0451c402552620da21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26772b00a7b0c0451c402552620da21">&#9670;&#160;</a></span>AT91C_EMAC_TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TSR&#160;&#160;&#160;( 0xFFFDC014 ) /* (EMAC) Transmit Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02065">2065</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f1878d465c4cb1d0528f2dc4289508a" name="a1f1878d465c4cb1d0528f2dc4289508a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1878d465c4cb1d0528f2dc4289508a">&#9670;&#160;</a></span>AT91C_EMAC_TSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TSTART&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (EMAC) Start Transmission. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01271">1271</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a971ecc7916cd7330711d1f5851598e67" name="a971ecc7916cd7330711d1f5851598e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971ecc7916cd7330711d1f5851598e67">&#9670;&#160;</a></span>AT91C_EMAC_TUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TUND&#160;&#160;&#160;( 0xFFFDC064 ) /* (EMAC) Transmit Underrun Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02060">2060</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a366bdc94a9383c594068cd7474ea6011" name="a366bdc94a9383c594068cd7474ea6011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366bdc94a9383c594068cd7474ea6011">&#9670;&#160;</a></span>AT91C_EMAC_TUNDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TUNDR&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01322">1322</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab393d098e619ce4ea081f6834e5ac39e" name="ab393d098e619ce4ea081f6834e5ac39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab393d098e619ce4ea081f6834e5ac39e">&#9670;&#160;</a></span>AT91C_EMAC_TXERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TXERR&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01324">1324</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3a6337b310eb00c9f3746108c3e1013d" name="a3a6337b310eb00c9f3746108c3e1013d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6337b310eb00c9f3746108c3e1013d">&#9670;&#160;</a></span>AT91C_EMAC_TXUBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TXUBR&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01321">1321</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad001ef776bf0128451676ec9e3941e2c" name="ad001ef776bf0128451676ec9e3941e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad001ef776bf0128451676ec9e3941e2c">&#9670;&#160;</a></span>AT91C_EMAC_TZQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_TZQ&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (EMAC) Transmit <a class="el" href="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h.html#a347048e5bc50180def38f835d93b3b96">zero</a> quantum pause frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01274">1274</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a292f2131a22ea607950ee55fadd0c799" name="a292f2131a22ea607950ee55fadd0c799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292f2131a22ea607950ee55fadd0c799">&#9670;&#160;</a></span>AT91C_EMAC_UBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_UBR&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01306">1306</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8f4f7b6c1d11cdb422dd3cfe803f737" name="ab8f4f7b6c1d11cdb422dd3cfe803f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f4f7b6c1d11cdb422dd3cfe803f737">&#9670;&#160;</a></span>AT91C_EMAC_UND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_UND&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (EMAC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01312">1312</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2a2bada346551ff1c606e4cdb3bf5de5" name="a2a2bada346551ff1c606e4cdb3bf5de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2bada346551ff1c606e4cdb3bf5de5">&#9670;&#160;</a></span>AT91C_EMAC_UNI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_UNI&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) Unicast hash enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01282">1282</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0047d8a31fc259df26424beaac20a550" name="a0047d8a31fc259df26424beaac20a550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0047d8a31fc259df26424beaac20a550">&#9670;&#160;</a></span>AT91C_EMAC_USF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_USF&#160;&#160;&#160;( 0xFFFDC080 ) /* (EMAC) Undersize Frames Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02082">2082</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2cc606e630b41dac23f62e1ffdb89fcd" name="a2cc606e630b41dac23f62e1ffdb89fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc606e630b41dac23f62e1ffdb89fcd">&#9670;&#160;</a></span>AT91C_EMAC_USRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_USRIO&#160;&#160;&#160;( 0xFFFDC0C0 ) /* (EMAC) USER Input/Output Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02072">2072</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3dcb6030273864b8c21f68b5d4e796d8" name="a3dcb6030273864b8c21f68b5d4e796d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcb6030273864b8c21f68b5d4e796d8">&#9670;&#160;</a></span>AT91C_EMAC_WESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_WESTAT&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (EMAC) Write enable for statistics registers. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01269">1269</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a206f8015ebc897e047d16653aa32cee6" name="a206f8015ebc897e047d16653aa32cee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206f8015ebc897e047d16653aa32cee6">&#9670;&#160;</a></span>AT91C_EMAC_WOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_EMAC_WOL&#160;&#160;&#160;( 0xFFFDC0C4 ) /* (EMAC) Wake On LAN Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02058">2058</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6fb88276d3afd829d8040cffda45930d" name="a6fb88276d3afd829d8040cffda45930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb88276d3afd829d8040cffda45930d">&#9670;&#160;</a></span>AT91C_ID_20_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_20_Reserved&#160;&#160;&#160;( 20 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02370">2370</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af5d97e75c30d3d0a5283b0cea298818d" name="af5d97e75c30d3d0a5283b0cea298818d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d97e75c30d3d0a5283b0cea298818d">&#9670;&#160;</a></span>AT91C_ID_21_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_21_Reserved&#160;&#160;&#160;( 21 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02371">2371</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a267061f5f28a0c3163622d6055dc22a8" name="a267061f5f28a0c3163622d6055dc22a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267061f5f28a0c3163622d6055dc22a8">&#9670;&#160;</a></span>AT91C_ID_22_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_22_Reserved&#160;&#160;&#160;( 22 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02372">2372</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aca42ce85d90a04e674e5c1d95e5c926d" name="aca42ce85d90a04e674e5c1d95e5c926d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca42ce85d90a04e674e5c1d95e5c926d">&#9670;&#160;</a></span>AT91C_ID_23_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_23_Reserved&#160;&#160;&#160;( 23 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02373">2373</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a3f3a497fcebbbb0ca7e760d4182a25" name="a1a3f3a497fcebbbb0ca7e760d4182a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3f3a497fcebbbb0ca7e760d4182a25">&#9670;&#160;</a></span>AT91C_ID_24_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_24_Reserved&#160;&#160;&#160;( 24 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02374">2374</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a750de9c822c42fbedb95f5aaf4e12491" name="a750de9c822c42fbedb95f5aaf4e12491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750de9c822c42fbedb95f5aaf4e12491">&#9670;&#160;</a></span>AT91C_ID_25_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_25_Reserved&#160;&#160;&#160;( 25 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02375">2375</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acfcdb29887f9345c78b69d7b42262299" name="acfcdb29887f9345c78b69d7b42262299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfcdb29887f9345c78b69d7b42262299">&#9670;&#160;</a></span>AT91C_ID_26_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_26_Reserved&#160;&#160;&#160;( 26 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02376">2376</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6c877dedb1be3feff7ab2c8e20fa7066" name="a6c877dedb1be3feff7ab2c8e20fa7066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c877dedb1be3feff7ab2c8e20fa7066">&#9670;&#160;</a></span>AT91C_ID_27_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_27_Reserved&#160;&#160;&#160;( 27 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02377">2377</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a23270efd613eed668e86aff2eeca1b05" name="a23270efd613eed668e86aff2eeca1b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23270efd613eed668e86aff2eeca1b05">&#9670;&#160;</a></span>AT91C_ID_28_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_28_Reserved&#160;&#160;&#160;( 28 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02378">2378</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a29a591331bb374e65d7964ceb03dcf1b" name="a29a591331bb374e65d7964ceb03dcf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a591331bb374e65d7964ceb03dcf1b">&#9670;&#160;</a></span>AT91C_ID_29_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_29_Reserved&#160;&#160;&#160;( 29 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02379">2379</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a33d377204b9547cb1c1cf23b83b32ec8" name="a33d377204b9547cb1c1cf23b83b32ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d377204b9547cb1c1cf23b83b32ec8">&#9670;&#160;</a></span>AT91C_ID_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_ADC&#160;&#160;&#160;( 17 ) /* Analog-<a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a>-Digital Converter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02367">2367</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4a16016019a53273acaf6f2c38340ecb" name="a4a16016019a53273acaf6f2c38340ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a16016019a53273acaf6f2c38340ecb">&#9670;&#160;</a></span>AT91C_ID_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_AES&#160;&#160;&#160;( 18 ) /* Advanced Encryption Standard 128-bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02368">2368</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc4ef986d89e6d7559343db5e30a178b" name="acc4ef986d89e6d7559343db5e30a178b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4ef986d89e6d7559343db5e30a178b">&#9670;&#160;</a></span>AT91C_ID_CAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_CAN&#160;&#160;&#160;( 15 ) /* Control Area Network Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02365">2365</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5900fe7241cce9ddb15a92a682d3347f" name="a5900fe7241cce9ddb15a92a682d3347f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5900fe7241cce9ddb15a92a682d3347f">&#9670;&#160;</a></span>AT91C_ID_EMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_EMAC&#160;&#160;&#160;( 16 ) /* Ethernet MAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02366">2366</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aba6ab10a585bb8180565dceba4f597f8" name="aba6ab10a585bb8180565dceba4f597f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6ab10a585bb8180565dceba4f597f8">&#9670;&#160;</a></span>AT91C_ID_FIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_FIQ&#160;&#160;&#160;( 0 )  /* Advanced Interrupt Controller (FIQ) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02350">2350</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4a65d0aa928d22f16f3fc40b481c4b87" name="a4a65d0aa928d22f16f3fc40b481c4b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a65d0aa928d22f16f3fc40b481c4b87">&#9670;&#160;</a></span>AT91C_ID_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_IRQ0&#160;&#160;&#160;( 30 ) /* Advanced Interrupt Controller (IRQ0) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02380">2380</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9cabc2ca62358f58d11e0887f9c18fd9" name="a9cabc2ca62358f58d11e0887f9c18fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cabc2ca62358f58d11e0887f9c18fd9">&#9670;&#160;</a></span>AT91C_ID_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_IRQ1&#160;&#160;&#160;( 31 ) /* Advanced Interrupt Controller (IRQ1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02381">2381</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9367949b8183635487afdcc8ed41609e" name="a9367949b8183635487afdcc8ed41609e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9367949b8183635487afdcc8ed41609e">&#9670;&#160;</a></span>AT91C_ID_PIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_PIOA&#160;&#160;&#160;( 2 )  /* Parallel IO Controller <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02352">2352</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aafa45f094046c242203013c5cbdc9130" name="aafa45f094046c242203013c5cbdc9130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa45f094046c242203013c5cbdc9130">&#9670;&#160;</a></span>AT91C_ID_PIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_PIOB&#160;&#160;&#160;( 3 )  /* Parallel IO Controller B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02353">2353</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a853cd7a504bc4cb3ce240b16f7ef226c" name="a853cd7a504bc4cb3ce240b16f7ef226c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853cd7a504bc4cb3ce240b16f7ef226c">&#9670;&#160;</a></span>AT91C_ID_PWMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_PWMC&#160;&#160;&#160;( 10 ) /* PWM Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02360">2360</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af19bff0590be1b2bf76b0ccc38a030ee" name="af19bff0590be1b2bf76b0ccc38a030ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19bff0590be1b2bf76b0ccc38a030ee">&#9670;&#160;</a></span>AT91C_ID_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SPI0&#160;&#160;&#160;( 4 )  /* Serial Peripheral Interface 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02354">2354</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab972fb427ab40b0f4cf26ca7821070ee" name="ab972fb427ab40b0f4cf26ca7821070ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab972fb427ab40b0f4cf26ca7821070ee">&#9670;&#160;</a></span>AT91C_ID_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SPI1&#160;&#160;&#160;( 5 )  /* Serial Peripheral Interface 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02355">2355</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a60d9e827556a4afd9d4c2b032702fbce" name="a60d9e827556a4afd9d4c2b032702fbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d9e827556a4afd9d4c2b032702fbce">&#9670;&#160;</a></span>AT91C_ID_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SSC&#160;&#160;&#160;( 8 )  /* Serial Synchronous Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02358">2358</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa5883b521ba307e7e6d6fa8730768a9e" name="aa5883b521ba307e7e6d6fa8730768a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5883b521ba307e7e6d6fa8730768a9e">&#9670;&#160;</a></span>AT91C_ID_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SYS&#160;&#160;&#160;( 1 )  /* System Peripheral */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02351">2351</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5a4eb8a4700b1b3f87a589498d394a01" name="a5a4eb8a4700b1b3f87a589498d394a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4eb8a4700b1b3f87a589498d394a01">&#9670;&#160;</a></span>AT91C_ID_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC0&#160;&#160;&#160;( 12 ) /* Timer Counter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02362">2362</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a055623f976c96e2683a217da3cfb87c6" name="a055623f976c96e2683a217da3cfb87c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055623f976c96e2683a217da3cfb87c6">&#9670;&#160;</a></span>AT91C_ID_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC1&#160;&#160;&#160;( 13 ) /* Timer Counter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02363">2363</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0393b452e5ae992bb30004d072335e1b" name="a0393b452e5ae992bb30004d072335e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0393b452e5ae992bb30004d072335e1b">&#9670;&#160;</a></span>AT91C_ID_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC2&#160;&#160;&#160;( 14 ) /* Timer Counter 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02364">2364</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a830e87caad6e88122406f1d54967bed7" name="a830e87caad6e88122406f1d54967bed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830e87caad6e88122406f1d54967bed7">&#9670;&#160;</a></span>AT91C_ID_TDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TDES&#160;&#160;&#160;( 19 ) /* Triple Data Encryption Standard */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02369">2369</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8244d5da18b5534d5253a0d0ed5141a2" name="a8244d5da18b5534d5253a0d0ed5141a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8244d5da18b5534d5253a0d0ed5141a2">&#9670;&#160;</a></span>AT91C_ID_TWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TWI&#160;&#160;&#160;( 9 )  /* Two-Wire Interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02359">2359</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc583accceb7605cd8a6d24e93961e87" name="abc583accceb7605cd8a6d24e93961e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc583accceb7605cd8a6d24e93961e87">&#9670;&#160;</a></span>AT91C_ID_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_UDP&#160;&#160;&#160;( 11 ) /* USB Device Port */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02361">2361</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a17f82b8148cea0ecaefb7d65c1421f97" name="a17f82b8148cea0ecaefb7d65c1421f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f82b8148cea0ecaefb7d65c1421f97">&#9670;&#160;</a></span>AT91C_ID_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_US0&#160;&#160;&#160;( 6 )  /* USART 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02356">2356</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac4890f3c72510710505f5e9bc167946a" name="ac4890f3c72510710505f5e9bc167946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4890f3c72510710505f5e9bc167946a">&#9670;&#160;</a></span>AT91C_ID_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_US1&#160;&#160;&#160;( 7 )  /* USART 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02357">2357</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7715d6de3269c66590f7c1d8dba0003d" name="a7715d6de3269c66590f7c1d8dba0003d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7715d6de3269c66590f7c1d8dba0003d">&#9670;&#160;</a></span>AT91C_IFLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_IFLASH&#160;&#160;&#160;( 0x00100000 )    /* Internal ROM base address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02443">2443</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a96ee4d4fa7d006adb1d0c2082765e5f7" name="a96ee4d4fa7d006adb1d0c2082765e5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ee4d4fa7d006adb1d0c2082765e5f7">&#9670;&#160;</a></span>AT91C_IFLASH_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_IFLASH_SIZE&#160;&#160;&#160;( 0x00040000 )    /* Internal ROM size in byte (256 Kbyte) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02444">2444</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03e412c1f537b06c9cf737703442dde4" name="a03e412c1f537b06c9cf737703442dde4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e412c1f537b06c9cf737703442dde4">&#9670;&#160;</a></span>AT91C_ISRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ISRAM&#160;&#160;&#160;( 0x00200000 )    /* Internal SRAM base address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02441">2441</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ff3e67e4ded320c0ce9316d4f55c1ad" name="a2ff3e67e4ded320c0ce9316d4f55c1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff3e67e4ded320c0ce9316d4f55c1ad">&#9670;&#160;</a></span>AT91C_ISRAM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ISRAM_SIZE&#160;&#160;&#160;( 0x00010000 )    /* Internal SRAM size in byte (64 Kbyte) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02442">2442</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af25be4608f5dec5cbf21293f1557a2f2" name="af25be4608f5dec5cbf21293f1557a2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25be4608f5dec5cbf21293f1557a2f2">&#9670;&#160;</a></span>AT91C_MC_AASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_AASR&#160;&#160;&#160;( 0xFFFFFF08 ) /* (MC) MC Abort Address Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01745">1745</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8bfb506f1d00374bd55155c4f64bd5ac" name="a8bfb506f1d00374bd55155c4f64bd5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfb506f1d00374bd55155c4f64bd5ac">&#9670;&#160;</a></span>AT91C_MC_ABTSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Abort Size Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00416">416</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44e3602d58de4b878889737e353b61be" name="a44e3602d58de4b878889737e353b61be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e3602d58de4b878889737e353b61be">&#9670;&#160;</a></span>AT91C_MC_ABTSZ_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_BYTE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) Byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00417">417</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a13bdc3d578896c79a5bb02840317f9" name="a0a13bdc3d578896c79a5bb02840317f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a13bdc3d578896c79a5bb02840317f9">&#9670;&#160;</a></span>AT91C_MC_ABTSZ_HWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_HWORD&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Half-word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00418">418</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a380b81e6fac8a2d5f449e5e1e84c38c2" name="a380b81e6fac8a2d5f449e5e1e84c38c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380b81e6fac8a2d5f449e5e1e84c38c2">&#9670;&#160;</a></span>AT91C_MC_ABTSZ_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_WORD&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00419">419</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a722eba792397e6b4914393b1568bed7b" name="a722eba792397e6b4914393b1568bed7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722eba792397e6b4914393b1568bed7b">&#9670;&#160;</a></span>AT91C_MC_ABTTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP&#160;&#160;&#160;( 0x3 &lt;&lt; 10 )  /* (MC) Abort Type Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00420">420</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afbdc9661f6c7a1cc816b4c192b00258f" name="afbdc9661f6c7a1cc816b4c192b00258f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdc9661f6c7a1cc816b4c192b00258f">&#9670;&#160;</a></span>AT91C_MC_ABTTYP_DATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_DATAR&#160;&#160;&#160;( 0x0 &lt;&lt; 10 )  /* (MC) Data <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00421">421</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a25c9e10a822050804bfb5447bba9ea98" name="a25c9e10a822050804bfb5447bba9ea98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c9e10a822050804bfb5447bba9ea98">&#9670;&#160;</a></span>AT91C_MC_ABTTYP_DATAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_DATAW&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Data Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00422">422</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a16ce99f0f201bd373ed95b26988c5ffc" name="a16ce99f0f201bd373ed95b26988c5ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ce99f0f201bd373ed95b26988c5ffc">&#9670;&#160;</a></span>AT91C_MC_ABTTYP_FETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_FETCH&#160;&#160;&#160;( 0x2 &lt;&lt; 10 )  /* (MC) Code Fetch */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00423">423</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9480f757dc1ab0a0e8c285f24a916e9d" name="a9480f757dc1ab0a0e8c285f24a916e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9480f757dc1ab0a0e8c285f24a916e9d">&#9670;&#160;</a></span>AT91C_MC_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ASR&#160;&#160;&#160;( 0xFFFFFF04 ) /* (MC) MC Abort Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01742">1742</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa08db9089e589641ed9288d46c9614a" name="afa08db9089e589641ed9288d46c9614a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa08db9089e589641ed9288d46c9614a">&#9670;&#160;</a></span>AT91C_MC_FCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD&#160;&#160;&#160;( 0xF &lt;&lt; 0 )   /* (MC) Flash Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00440">440</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a597031dde990b28e55feb8784e9c2869" name="a597031dde990b28e55feb8784e9c2869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597031dde990b28e55feb8784e9c2869">&#9670;&#160;</a></span>AT91C_MC_FCMD_CLR_GP_NVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_CLR_GP_NVM&#160;&#160;&#160;( 0xD )        /* (MC) Clear General Purpose NVM bits. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00447">447</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ef6511577c1f4d0027df47cb46b87ea" name="a3ef6511577c1f4d0027df47cb46b87ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef6511577c1f4d0027df47cb46b87ea">&#9670;&#160;</a></span>AT91C_MC_FCMD_ERASE_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_ERASE_ALL&#160;&#160;&#160;( 0x8 )        /* (MC) Starts <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> erase of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> entire <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#ae2187eab120811c05bc976e27dc27659">flash.If</a> at least <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> page is <a class="el" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a>, <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> command is cancelled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00445">445</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab77d58f4a72dbf03af6402d0b62147e" name="aab77d58f4a72dbf03af6402d0b62147e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab77d58f4a72dbf03af6402d0b62147e">&#9670;&#160;</a></span>AT91C_MC_FCMD_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_LOCK&#160;&#160;&#160;( 0x2 )        /* (MC) Starts <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> lock sequence of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 7 of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00442">442</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a60f398760749191c1d45abb7aa62862f" name="a60f398760749191c1d45abb7aa62862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f398760749191c1d45abb7aa62862f">&#9670;&#160;</a></span>AT91C_MC_FCMD_PROG_AND_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_PROG_AND_LOCK&#160;&#160;&#160;( 0x3 )        /* (MC) The lock sequence automatically happens after <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming sequence is completed. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00443">443</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="addf2b98be37e34298229d5bd71708381" name="addf2b98be37e34298229d5bd71708381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf2b98be37e34298229d5bd71708381">&#9670;&#160;</a></span>AT91C_MC_FCMD_SET_GP_NVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_SET_GP_NVM&#160;&#160;&#160;( 0xB )        /* (MC) Set General Purpose NVM bits. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00446">446</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0aa353f7ff15e472ebaa3495db64d9d1" name="a0aa353f7ff15e472ebaa3495db64d9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa353f7ff15e472ebaa3495db64d9d1">&#9670;&#160;</a></span>AT91C_MC_FCMD_SET_SECURITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_SET_SECURITY&#160;&#160;&#160;( 0xF )        /* (MC) Set Security Bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00448">448</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa4afd5ef56ff009bde9e6e44ab5aae7" name="afa4afd5ef56ff009bde9e6e44ab5aae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4afd5ef56ff009bde9e6e44ab5aae7">&#9670;&#160;</a></span>AT91C_MC_FCMD_START_PROG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_START_PROG&#160;&#160;&#160;( 0x1 )        /* (MC) Starts <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming of th epage specified by PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00441">441</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab3859711589ff3e72f9f9f9404b32c6" name="aab3859711589ff3e72f9f9f9404b32c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3859711589ff3e72f9f9f9404b32c6">&#9670;&#160;</a></span>AT91C_MC_FCMD_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_UNLOCK&#160;&#160;&#160;( 0x4 )        /* (MC) Starts an unlock sequence of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 7 of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00444">444</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af36778483b430da5720ab5bc879c8a8b" name="af36778483b430da5720ab5bc879c8a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36778483b430da5720ab5bc879c8a8b">&#9670;&#160;</a></span>AT91C_MC_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCR&#160;&#160;&#160;( 0xFFFFFF64 ) /* (MC) MC Flash Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01744">1744</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4cd92d2de8be30cf8e64c12516d96d00" name="a4cd92d2de8be30cf8e64c12516d96d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd92d2de8be30cf8e64c12516d96d00">&#9670;&#160;</a></span>AT91C_MC_FMCN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FMCN&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (MC) Flash Microsecond Cycle Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00438">438</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1ce0bfd4f4c60d6f0f2ba7033823ba11" name="a1ce0bfd4f4c60d6f0f2ba7033823ba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce0bfd4f4c60d6f0f2ba7033823ba11">&#9670;&#160;</a></span>AT91C_MC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FMR&#160;&#160;&#160;( 0xFFFFFF60 ) /* (MC) MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01747">1747</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a28791a45fc8d97eaf19f89d59af16bdd" name="a28791a45fc8d97eaf19f89d59af16bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28791a45fc8d97eaf19f89d59af16bdd">&#9670;&#160;</a></span>AT91C_MC_FRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Flash Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00429">429</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4dc79ee02e20eba4cbaa71e2fd7e4434" name="a4dc79ee02e20eba4cbaa71e2fd7e4434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc79ee02e20eba4cbaa71e2fd7e4434">&#9670;&#160;</a></span>AT91C_MC_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FSR&#160;&#160;&#160;( 0xFFFFFF68 ) /* (MC) MC Flash Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01746">1746</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abde1149723253a6b754a0e046a0743f2" name="abde1149723253a6b754a0e046a0743f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde1149723253a6b754a0e046a0743f2">&#9670;&#160;</a></span>AT91C_MC_FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Flash Wait State */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00433">433</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a24a24f5e0887516b01745b784bb79acc" name="a24a24f5e0887516b01745b784bb79acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a24f5e0887516b01745b784bb79acc">&#9670;&#160;</a></span>AT91C_MC_FWS_0FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_0FWS&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) 1 cycle for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 2 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00434">434</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c9b74e35c152de5a755a13a05e51349" name="a2c9b74e35c152de5a755a13a05e51349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9b74e35c152de5a755a13a05e51349">&#9670;&#160;</a></span>AT91C_MC_FWS_1FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_1FWS&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) 2 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 3 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00435">435</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a686bdaa960fa1c91cb3451b639aac253" name="a686bdaa960fa1c91cb3451b639aac253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686bdaa960fa1c91cb3451b639aac253">&#9670;&#160;</a></span>AT91C_MC_FWS_2FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_2FWS&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) 3 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00436">436</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a62e144d03d7512ddc936e3075294bfc0" name="a62e144d03d7512ddc936e3075294bfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e144d03d7512ddc936e3075294bfc0">&#9670;&#160;</a></span>AT91C_MC_FWS_3FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_3FWS&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) 4 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00437">437</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a77973b31e0de8f783117d9e81624bd1d" name="a77973b31e0de8f783117d9e81624bd1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77973b31e0de8f783117d9e81624bd1d">&#9670;&#160;</a></span>AT91C_MC_GPNVM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Sector 0 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00453">453</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d219d794fc09544a80daa38bb4ec6fb" name="a3d219d794fc09544a80daa38bb4ec6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d219d794fc09544a80daa38bb4ec6fb">&#9670;&#160;</a></span>AT91C_MC_GPNVM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (MC) Sector 1 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00454">454</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a364c37442845f55309a2bd2a570fa65b" name="a364c37442845f55309a2bd2a570fa65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364c37442845f55309a2bd2a570fa65b">&#9670;&#160;</a></span>AT91C_MC_GPNVM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Sector 2 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00455">455</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3dbf487d59f269f85f06e9517e892820" name="a3dbf487d59f269f85f06e9517e892820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbf487d59f269f85f06e9517e892820">&#9670;&#160;</a></span>AT91C_MC_GPNVM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (MC) Sector 3 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00456">456</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afcc44ce3e43904353c35801da8f07b4c" name="afcc44ce3e43904353c35801da8f07b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc44ce3e43904353c35801da8f07b4c">&#9670;&#160;</a></span>AT91C_MC_GPNVM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM4&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (MC) Sector 4 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00457">457</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a870f46762932a34cec683ea772e16939" name="a870f46762932a34cec683ea772e16939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870f46762932a34cec683ea772e16939">&#9670;&#160;</a></span>AT91C_MC_GPNVM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM5&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (MC) Sector 5 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00458">458</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7d51945411fc4f34fb0b0a5070554b7e" name="a7d51945411fc4f34fb0b0a5070554b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d51945411fc4f34fb0b0a5070554b7e">&#9670;&#160;</a></span>AT91C_MC_GPNVM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM6&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )  /* (MC) Sector 6 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00459">459</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af15097f4e117f1ef3673f1ad9120dcf2" name="af15097f4e117f1ef3673f1ad9120dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15097f4e117f1ef3673f1ad9120dcf2">&#9670;&#160;</a></span>AT91C_MC_GPNVM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM7&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (MC) Sector 7 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00460">460</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1cbd8e060f370881e5513905b9a4400d" name="a1cbd8e060f370881e5513905b9a4400d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbd8e060f370881e5513905b9a4400d">&#9670;&#160;</a></span>AT91C_MC_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_KEY&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (MC) Writing Protect Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00450">450</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c23992ce74663c5c677c9ffa4f9ca8a" name="a5c23992ce74663c5c677c9ffa4f9ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c23992ce74663c5c677c9ffa4f9ca8a">&#9670;&#160;</a></span>AT91C_MC_LOCKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (MC) Lock Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00430">430</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8837a767ba9bebb4e1867394e6ef4d94" name="a8837a767ba9bebb4e1867394e6ef4d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8837a767ba9bebb4e1867394e6ef4d94">&#9670;&#160;</a></span>AT91C_MC_LOCKS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS0&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Sector 0 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00461">461</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6be750933740d336b55dd8d8e467a003" name="a6be750933740d336b55dd8d8e467a003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be750933740d336b55dd8d8e467a003">&#9670;&#160;</a></span>AT91C_MC_LOCKS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS1&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Sector 1 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00462">462</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2e0f2c8ac71257fa1559f93658ea037d" name="a2e0f2c8ac71257fa1559f93658ea037d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0f2c8ac71257fa1559f93658ea037d">&#9670;&#160;</a></span>AT91C_MC_LOCKS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS10&#160;&#160;&#160;( 0x1 &lt;&lt; 26 )  /* (MC) Sector 10 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00471">471</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8e6480d4c2ceb227a2478985322b115c" name="a8e6480d4c2ceb227a2478985322b115c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6480d4c2ceb227a2478985322b115c">&#9670;&#160;</a></span>AT91C_MC_LOCKS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS11&#160;&#160;&#160;( 0x1 &lt;&lt; 27 )  /* (MC) Sector 11 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00472">472</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a51aa6cf64868087e2d522c49e3e4e26a" name="a51aa6cf64868087e2d522c49e3e4e26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51aa6cf64868087e2d522c49e3e4e26a">&#9670;&#160;</a></span>AT91C_MC_LOCKS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS12&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )  /* (MC) Sector 12 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00473">473</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a031625681fe68f737d2c94af5a7764d5" name="a031625681fe68f737d2c94af5a7764d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031625681fe68f737d2c94af5a7764d5">&#9670;&#160;</a></span>AT91C_MC_LOCKS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS13&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )  /* (MC) Sector 13 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00474">474</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a436c78823744781881884f699db34304" name="a436c78823744781881884f699db34304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c78823744781881884f699db34304">&#9670;&#160;</a></span>AT91C_MC_LOCKS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS14&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )  /* (MC) Sector 14 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00475">475</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab49990c4303faa7aa6c0165a602b3931" name="ab49990c4303faa7aa6c0165a602b3931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49990c4303faa7aa6c0165a602b3931">&#9670;&#160;</a></span>AT91C_MC_LOCKS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS15&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )  /* (MC) Sector 15 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00476">476</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d73d4c348b2cf0545d991b3f858b6a0" name="a4d73d4c348b2cf0545d991b3f858b6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d73d4c348b2cf0545d991b3f858b6a0">&#9670;&#160;</a></span>AT91C_MC_LOCKS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS2&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )  /* (MC) Sector 2 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00463">463</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1616435849d9c56515fe93afa5921e99" name="a1616435849d9c56515fe93afa5921e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1616435849d9c56515fe93afa5921e99">&#9670;&#160;</a></span>AT91C_MC_LOCKS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS3&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )  /* (MC) Sector 3 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00464">464</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90d0ce32f6fd4a0741c1895901e5f6fd" name="a90d0ce32f6fd4a0741c1895901e5f6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d0ce32f6fd4a0741c1895901e5f6fd">&#9670;&#160;</a></span>AT91C_MC_LOCKS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS4&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (MC) Sector 4 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00465">465</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a30747aaee928ce37676044fc054ef2d2" name="a30747aaee928ce37676044fc054ef2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30747aaee928ce37676044fc054ef2d2">&#9670;&#160;</a></span>AT91C_MC_LOCKS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS5&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )  /* (MC) Sector 5 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00466">466</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af08178928b1c222b5c8f77118545a981" name="af08178928b1c222b5c8f77118545a981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08178928b1c222b5c8f77118545a981">&#9670;&#160;</a></span>AT91C_MC_LOCKS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS6&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )  /* (MC) Sector 6 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00467">467</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae99cc78f64afd20d980185980bafc47d" name="ae99cc78f64afd20d980185980bafc47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99cc78f64afd20d980185980bafc47d">&#9670;&#160;</a></span>AT91C_MC_LOCKS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS7&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )  /* (MC) Sector 7 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00468">468</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a01bba183b0d0e85f2e5111464fed5d9a" name="a01bba183b0d0e85f2e5111464fed5d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bba183b0d0e85f2e5111464fed5d9a">&#9670;&#160;</a></span>AT91C_MC_LOCKS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS8&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Sector 8 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00469">469</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a138a49a023ee1e8d4d5769d09813bb62" name="a138a49a023ee1e8d4d5769d09813bb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138a49a023ee1e8d4d5769d09813bb62">&#9670;&#160;</a></span>AT91C_MC_LOCKS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS9&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Sector 9 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00470">470</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b3fbdb62ca970ae579a3672e8cf9c1d" name="a1b3fbdb62ca970ae579a3672e8cf9c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3fbdb62ca970ae579a3672e8cf9c1d">&#9670;&#160;</a></span>AT91C_MC_MISADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MISADD&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (MC) Misaligned Addess Abort Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00415">415</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9f0ffb340fe4ccca8438bd941f800a0" name="ad9f0ffb340fe4ccca8438bd941f800a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f0ffb340fe4ccca8438bd941f800a0">&#9670;&#160;</a></span>AT91C_MC_MST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MST0&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Master 0 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00424">424</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6ac63d9679da659f2cfed44d469c7ea7" name="a6ac63d9679da659f2cfed44d469c7ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac63d9679da659f2cfed44d469c7ea7">&#9670;&#160;</a></span>AT91C_MC_MST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MST1&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Master 1 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00425">425</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acfb9c2131577637928888eba5e37feb9" name="acfb9c2131577637928888eba5e37feb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb9c2131577637928888eba5e37feb9">&#9670;&#160;</a></span>AT91C_MC_NEBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_NEBP&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (MC) No Erase Before Programming */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00432">432</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae5daf68a2f229a51d570dc384b20e984" name="ae5daf68a2f229a51d570dc384b20e984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5daf68a2f229a51d570dc384b20e984">&#9670;&#160;</a></span>AT91C_MC_PAGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_PAGEN&#160;&#160;&#160;( 0x3FF &lt;&lt; 8 ) /* (MC) Page Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00449">449</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a51003d4a42a14b09c31e40b112a3444e" name="a51003d4a42a14b09c31e40b112a3444e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51003d4a42a14b09c31e40b112a3444e">&#9670;&#160;</a></span>AT91C_MC_PROGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_PROGE&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (MC) Programming Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00431">431</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab6b8204ee6ccdefb2d36105a2073d01f" name="ab6b8204ee6ccdefb2d36105a2073d01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b8204ee6ccdefb2d36105a2073d01f">&#9670;&#160;</a></span>AT91C_MC_RCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_RCB&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Remap Command Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00412">412</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a084308496085ed2e8c3446577bf6a64c" name="a084308496085ed2e8c3446577bf6a64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084308496085ed2e8c3446577bf6a64c">&#9670;&#160;</a></span>AT91C_MC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_RCR&#160;&#160;&#160;( 0xFFFFFF00 ) /* (MC) MC Remap Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01743">1743</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6889b77fb99e4a2b1a07cb9b6a5ad857" name="a6889b77fb99e4a2b1a07cb9b6a5ad857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6889b77fb99e4a2b1a07cb9b6a5ad857">&#9670;&#160;</a></span>AT91C_MC_SECURITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SECURITY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (MC) Security Bit Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00452">452</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a410c1fc6c826559a0cc5a00cb6ac4b4a" name="a410c1fc6c826559a0cc5a00cb6ac4b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410c1fc6c826559a0cc5a00cb6ac4b4a">&#9670;&#160;</a></span>AT91C_MC_SVMST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SVMST0&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Saved Master 0 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00426">426</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb9e13156e6ec0b2118e258087f267be" name="adb9e13156e6ec0b2118e258087f267be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9e13156e6ec0b2118e258087f267be">&#9670;&#160;</a></span>AT91C_MC_SVMST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SVMST1&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Saved Master 1 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00427">427</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83add5d1d2f89823dea4c9e7de0044f3" name="a83add5d1d2f89823dea4c9e7de0044f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83add5d1d2f89823dea4c9e7de0044f3">&#9670;&#160;</a></span>AT91C_MC_UNDADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_UNDADD&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Undefined Addess Abort Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00414">414</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae764e856a943edff9ba4ead9c1b6559d" name="ae764e856a943edff9ba4ead9c1b6559d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae764e856a943edff9ba4ead9c1b6559d">&#9670;&#160;</a></span>AT91C_PA0_RXD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA0_RXD0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  USART 0 Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02184">2184</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8ff70af346a5eb2f560bb9e82748aec" name="aa8ff70af346a5eb2f560bb9e82748aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ff70af346a5eb2f560bb9e82748aec">&#9670;&#160;</a></span>AT91C_PA10_TWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA10_TWD&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  TWI Two-wire Serial Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02188">2188</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08b7ff9a16b1079702deddb598c005ec" name="a08b7ff9a16b1079702deddb598c005ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b7ff9a16b1079702deddb598c005ec">&#9670;&#160;</a></span>AT91C_PA11_TWCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA11_TWCK&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  TWI Two-wire Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02190">2190</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad0a9a05d93b896704ba3387bfbb1a3bd" name="ad0a9a05d93b896704ba3387bfbb1a3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a9a05d93b896704ba3387bfbb1a3bd">&#9670;&#160;</a></span>AT91C_PA12_NPCS00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA12_NPCS00&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  SPI 0 Peripheral Chip Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02192">2192</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a574d04e1674a60cd972ec220f370558d" name="a574d04e1674a60cd972ec220f370558d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574d04e1674a60cd972ec220f370558d">&#9670;&#160;</a></span>AT91C_PA13_NPCS01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA13_NPCS01&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  SPI 0 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02194">2194</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a93fb6820b59623acd71f0e5720d6df8c" name="a93fb6820b59623acd71f0e5720d6df8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fb6820b59623acd71f0e5720d6df8c">&#9670;&#160;</a></span>AT91C_PA13_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA13_PCK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  PMC Programmable Clock Output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02195">2195</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af2c42bcc045e0f46301dcdd239b0177d" name="af2c42bcc045e0f46301dcdd239b0177d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c42bcc045e0f46301dcdd239b0177d">&#9670;&#160;</a></span>AT91C_PA14_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA14_IRQ1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  External Interrupt 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02198">2198</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a3639adb2dc4705b42ab57eef2aaab3" name="a8a3639adb2dc4705b42ab57eef2aaab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3639adb2dc4705b42ab57eef2aaab3">&#9670;&#160;</a></span>AT91C_PA14_NPCS02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA14_NPCS02&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  SPI 0 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02197">2197</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a610ee720a25766a546d9d0a87f73f32f" name="a610ee720a25766a546d9d0a87f73f32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610ee720a25766a546d9d0a87f73f32f">&#9670;&#160;</a></span>AT91C_PA15_NPCS03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA15_NPCS03&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  SPI 0 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02200">2200</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adfb4c0d203a0906b44107952f7c809fa" name="adfb4c0d203a0906b44107952f7c809fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb4c0d203a0906b44107952f7c809fa">&#9670;&#160;</a></span>AT91C_PA15_TCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA15_TCLK2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  Timer Counter 2 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02201">2201</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab41a0f0eaf7f4e79a18ec3f9a102c670" name="ab41a0f0eaf7f4e79a18ec3f9a102c670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab41a0f0eaf7f4e79a18ec3f9a102c670">&#9670;&#160;</a></span>AT91C_PA16_MISO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA16_MISO0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  SPI 0 Master In Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02203">2203</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad1b14f79f81cae8dbf8aca28ff29e3d4" name="ad1b14f79f81cae8dbf8aca28ff29e3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b14f79f81cae8dbf8aca28ff29e3d4">&#9670;&#160;</a></span>AT91C_PA17_MOSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA17_MOSI0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  SPI 0 Master Out Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02205">2205</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c441c0e1ca371da296d3ed86b450f40" name="a2c441c0e1ca371da296d3ed86b450f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c441c0e1ca371da296d3ed86b450f40">&#9670;&#160;</a></span>AT91C_PA18_SPCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA18_SPCK0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  SPI 0 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02207">2207</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad8f4e515f6b85290895267200a99995f" name="ad8f4e515f6b85290895267200a99995f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f4e515f6b85290895267200a99995f">&#9670;&#160;</a></span>AT91C_PA19_CANRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA19_CANRX&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  CAN Receive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02209">2209</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac99f66c86c155a7f73ff8cb74fc7f04" name="aac99f66c86c155a7f73ff8cb74fc7f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac99f66c86c155a7f73ff8cb74fc7f04">&#9670;&#160;</a></span>AT91C_PA1_TXD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA1_TXD0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  USART 0 Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02186">2186</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91c59ce5351a7310dd5840ef6a18741f" name="a91c59ce5351a7310dd5840ef6a18741f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c59ce5351a7310dd5840ef6a18741f">&#9670;&#160;</a></span>AT91C_PA20_CANTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA20_CANTX&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  CAN Transmit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02214">2214</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a77f72b5d4d70ab6a33279ea10e593b9a" name="a77f72b5d4d70ab6a33279ea10e593b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f72b5d4d70ab6a33279ea10e593b9a">&#9670;&#160;</a></span>AT91C_PA21_NPCS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA21_NPCS10&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  SPI 1 Peripheral Chip Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02217">2217</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a018080f19b0b6287e71f2c92b7793019" name="a018080f19b0b6287e71f2c92b7793019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018080f19b0b6287e71f2c92b7793019">&#9670;&#160;</a></span>AT91C_PA21_TF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA21_TF&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  SSC Transmit Frame Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02216">2216</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff630cb234bce583dd141a36415e2112" name="aff630cb234bce583dd141a36415e2112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff630cb234bce583dd141a36415e2112">&#9670;&#160;</a></span>AT91C_PA22_SPCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA22_SPCK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SPI 1 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02220">2220</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad5bff835705233273e3207092daf7605" name="ad5bff835705233273e3207092daf7605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bff835705233273e3207092daf7605">&#9670;&#160;</a></span>AT91C_PA22_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA22_TK&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SSC Transmit Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02219">2219</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c8dce0903033f099e75c9889128e1f4" name="a2c8dce0903033f099e75c9889128e1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8dce0903033f099e75c9889128e1f4">&#9670;&#160;</a></span>AT91C_PA23_MOSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA23_MOSI1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  SPI 1 Master Out Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02223">2223</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a97c080022627cdb30e4842bd5fc676f1" name="a97c080022627cdb30e4842bd5fc676f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c080022627cdb30e4842bd5fc676f1">&#9670;&#160;</a></span>AT91C_PA23_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA23_TD&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  SSC Transmit data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02222">2222</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2d05ab6c430aa86b21d704056b5239a6" name="a2d05ab6c430aa86b21d704056b5239a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d05ab6c430aa86b21d704056b5239a6">&#9670;&#160;</a></span>AT91C_PA24_MISO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA24_MISO1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  SPI 1 Master In Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02226">2226</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44fc196f2f3c60c4afa8c9e1e86294b8" name="a44fc196f2f3c60c4afa8c9e1e86294b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44fc196f2f3c60c4afa8c9e1e86294b8">&#9670;&#160;</a></span>AT91C_PA24_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA24_RD&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  SSC Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02225">2225</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afb2fdffcba2d13815013bead9298e9f8" name="afb2fdffcba2d13815013bead9298e9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2fdffcba2d13815013bead9298e9f8">&#9670;&#160;</a></span>AT91C_PA25_NPCS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA25_NPCS11&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  SPI 1 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02229">2229</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d8582492b6117857cebd8028749cfba" name="a3d8582492b6117857cebd8028749cfba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8582492b6117857cebd8028749cfba">&#9670;&#160;</a></span>AT91C_PA25_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA25_RK&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  SSC Receive Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02228">2228</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32338fe557537707fc36c979d9fc49fa" name="a32338fe557537707fc36c979d9fc49fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32338fe557537707fc36c979d9fc49fa">&#9670;&#160;</a></span>AT91C_PA26_NPCS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA26_NPCS12&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  SPI 1 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02232">2232</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a94e49c3b0e52be85c8b4bf4b27f5a87e" name="a94e49c3b0e52be85c8b4bf4b27f5a87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e49c3b0e52be85c8b4bf4b27f5a87e">&#9670;&#160;</a></span>AT91C_PA26_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA26_RF&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  SSC Receive Frame Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02231">2231</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac9b34f47acfce504eb2ec27640958bb2" name="ac9b34f47acfce504eb2ec27640958bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b34f47acfce504eb2ec27640958bb2">&#9670;&#160;</a></span>AT91C_PA27_DRXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA27_DRXD&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  DBGU Debug Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02234">2234</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7514c6e771f3c319af4797a80412b2c7" name="a7514c6e771f3c319af4797a80412b2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7514c6e771f3c319af4797a80412b2c7">&#9670;&#160;</a></span>AT91C_PA27_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA27_PCK3&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  PMC Programmable Clock Output 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02235">2235</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acb48bef4831aa866de4c53808dc2a965" name="acb48bef4831aa866de4c53808dc2a965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb48bef4831aa866de4c53808dc2a965">&#9670;&#160;</a></span>AT91C_PA28_DTXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA28_DTXD&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  DBGU Debug Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02237">2237</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acce1fd83fdf75fd3812c050bfa6a59cf" name="acce1fd83fdf75fd3812c050bfa6a59cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce1fd83fdf75fd3812c050bfa6a59cf">&#9670;&#160;</a></span>AT91C_PA29_FIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA29_FIQ&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  AIC Fast Interrupt Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02239">2239</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf9e93c9b98220d3e43c0e2d02ab7536" name="adf9e93c9b98220d3e43c0e2d02ab7536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9e93c9b98220d3e43c0e2d02ab7536">&#9670;&#160;</a></span>AT91C_PA29_NPCS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA29_NPCS13&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  SPI 1 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02240">2240</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ebd416b71c12288461fedb9e82c3c44" name="a0ebd416b71c12288461fedb9e82c3c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebd416b71c12288461fedb9e82c3c44">&#9670;&#160;</a></span>AT91C_PA2_NPCS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA2_NPCS11&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  SPI 1 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02212">2212</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aca9f42f91351c6fa201e4b646d18551c" name="aca9f42f91351c6fa201e4b646d18551c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9f42f91351c6fa201e4b646d18551c">&#9670;&#160;</a></span>AT91C_PA2_SCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA2_SCK0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  USART 0 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02211">2211</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5706beca47b0dead64a9bbf403992058" name="a5706beca47b0dead64a9bbf403992058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5706beca47b0dead64a9bbf403992058">&#9670;&#160;</a></span>AT91C_PA30_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA30_IRQ0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  External Interrupt 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02245">2245</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a704e369faafba3cd58c5736b5bd38518" name="a704e369faafba3cd58c5736b5bd38518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704e369faafba3cd58c5736b5bd38518">&#9670;&#160;</a></span>AT91C_PA30_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA30_PCK2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  PMC Programmable Clock Output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02246">2246</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd98a3a9b0be3c17caac67359f579048" name="abd98a3a9b0be3c17caac67359f579048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd98a3a9b0be3c17caac67359f579048">&#9670;&#160;</a></span>AT91C_PA3_NPCS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA3_NPCS12&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  SPI 1 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02243">2243</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a26acec51368196e01512e75f476a0db4" name="a26acec51368196e01512e75f476a0db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26acec51368196e01512e75f476a0db4">&#9670;&#160;</a></span>AT91C_PA3_RTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA3_RTS0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  USART 0 Ready To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02242">2242</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a484b4c239750f95ed7aa05f1d23c8fb2" name="a484b4c239750f95ed7aa05f1d23c8fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484b4c239750f95ed7aa05f1d23c8fb2">&#9670;&#160;</a></span>AT91C_PA4_CTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA4_CTS0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  USART 0 Clear To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02248">2248</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa9d813936077ad520f7dc8585b1ef6b2" name="aa9d813936077ad520f7dc8585b1ef6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d813936077ad520f7dc8585b1ef6b2">&#9670;&#160;</a></span>AT91C_PA4_NPCS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA4_NPCS13&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  SPI 1 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02249">2249</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a825d8b89bd38a737738c530601771730" name="a825d8b89bd38a737738c530601771730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825d8b89bd38a737738c530601771730">&#9670;&#160;</a></span>AT91C_PA5_RXD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA5_RXD1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  USART 1 Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02251">2251</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0209f67360ef8515ecf5127b1ce7ada2" name="a0209f67360ef8515ecf5127b1ce7ada2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0209f67360ef8515ecf5127b1ce7ada2">&#9670;&#160;</a></span>AT91C_PA6_TXD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA6_TXD1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  USART 1 Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02253">2253</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2b1df832272aa8e1f58266b5b3d246f8" name="a2b1df832272aa8e1f58266b5b3d246f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1df832272aa8e1f58266b5b3d246f8">&#9670;&#160;</a></span>AT91C_PA7_NPCS01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA7_NPCS01&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  SPI 0 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02256">2256</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7f82bc7c701d5d0b459a18bf690334c" name="af7f82bc7c701d5d0b459a18bf690334c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f82bc7c701d5d0b459a18bf690334c">&#9670;&#160;</a></span>AT91C_PA7_SCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA7_SCK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  USART 1 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02255">2255</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a2c133274893b751286aced05a13b02" name="a0a2c133274893b751286aced05a13b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2c133274893b751286aced05a13b02">&#9670;&#160;</a></span>AT91C_PA8_NPCS02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA8_NPCS02&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  SPI 0 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02259">2259</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3dc48a217dd653c2d8c50396f9a53189" name="a3dc48a217dd653c2d8c50396f9a53189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc48a217dd653c2d8c50396f9a53189">&#9670;&#160;</a></span>AT91C_PA8_RTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA8_RTS1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  USART 1 Ready To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02258">2258</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1c0e5e7b59e359eedb5de2b7e1d0eae9" name="a1c0e5e7b59e359eedb5de2b7e1d0eae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0e5e7b59e359eedb5de2b7e1d0eae9">&#9670;&#160;</a></span>AT91C_PA9_CTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA9_CTS1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  USART 1 Clear To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02261">2261</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff04ce9cf2343f0b6b7aa9a7437c34e6" name="aff04ce9cf2343f0b6b7aa9a7437c34e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff04ce9cf2343f0b6b7aa9a7437c34e6">&#9670;&#160;</a></span>AT91C_PA9_NPCS03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA9_NPCS03&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  SPI 0 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02262">2262</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a937c91bac92d19d12f2a89602b0ca4e7" name="a937c91bac92d19d12f2a89602b0ca4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937c91bac92d19d12f2a89602b0ca4e7">&#9670;&#160;</a></span>AT91C_PB0_ETXCK_EREFCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB0_ETXCK_EREFCK&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a> )  /*  Ethernet MAC Transmit Clock/Reference Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02264">2264</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53a8ab0a5645f035240facbd64d7ac0f" name="a53a8ab0a5645f035240facbd64d7ac0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a8ab0a5645f035240facbd64d7ac0f">&#9670;&#160;</a></span>AT91C_PB0_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB0_PCK0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a> )  /*  PMC Programmable Clock Output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02265">2265</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa35adb751b7e4b031183e708cc9d565f" name="aa35adb751b7e4b031183e708cc9d565f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa35adb751b7e4b031183e708cc9d565f">&#9670;&#160;</a></span>AT91C_PB10_ETX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB10_ETX2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a> ) /*  Ethernet MAC Transmit Data 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02269">2269</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a72c809318aef5101a008e2c11189babb" name="a72c809318aef5101a008e2c11189babb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c809318aef5101a008e2c11189babb">&#9670;&#160;</a></span>AT91C_PB10_NPCS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB10_NPCS11&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a> ) /*  SPI 1 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02270">2270</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a40f376d90d085bb063e5fb866adf82a6" name="a40f376d90d085bb063e5fb866adf82a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f376d90d085bb063e5fb866adf82a6">&#9670;&#160;</a></span>AT91C_PB11_ETX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB11_ETX3&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a> ) /*  Ethernet MAC Transmit Data 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02272">2272</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad21cde681bc73af5e6827767ae4d2cb1" name="ad21cde681bc73af5e6827767ae4d2cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21cde681bc73af5e6827767ae4d2cb1">&#9670;&#160;</a></span>AT91C_PB11_NPCS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB11_NPCS12&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a> ) /*  SPI 1 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02273">2273</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af68bcf01606409ed35ea155a32546317" name="af68bcf01606409ed35ea155a32546317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68bcf01606409ed35ea155a32546317">&#9670;&#160;</a></span>AT91C_PB12_ETXER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB12_ETXER&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a> ) /*  Ethernet MAC Transmit Coding Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02275">2275</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a995a60fa5238e3c0c34e0c4dcba91e89" name="a995a60fa5238e3c0c34e0c4dcba91e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995a60fa5238e3c0c34e0c4dcba91e89">&#9670;&#160;</a></span>AT91C_PB12_TCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB12_TCLK0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a> ) /*  Timer Counter 0 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02276">2276</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a555160be722aa7c2431fa43bf8b04b6e" name="a555160be722aa7c2431fa43bf8b04b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555160be722aa7c2431fa43bf8b04b6e">&#9670;&#160;</a></span>AT91C_PB13_ERX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB13_ERX2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a> ) /*  Ethernet MAC Receive Data 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02278">2278</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae94b375c3fe86f0785bc05f66d3f19e1" name="ae94b375c3fe86f0785bc05f66d3f19e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94b375c3fe86f0785bc05f66d3f19e1">&#9670;&#160;</a></span>AT91C_PB13_NPCS01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB13_NPCS01&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a> ) /*  SPI 0 Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02279">2279</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78e89a5af8e8d58c2450630f0104463c" name="a78e89a5af8e8d58c2450630f0104463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e89a5af8e8d58c2450630f0104463c">&#9670;&#160;</a></span>AT91C_PB14_ERX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB14_ERX3&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a> ) /*  Ethernet MAC Receive Data 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02281">2281</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4447fa3c87b9eb9a092a3ed8d607f400" name="a4447fa3c87b9eb9a092a3ed8d607f400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4447fa3c87b9eb9a092a3ed8d607f400">&#9670;&#160;</a></span>AT91C_PB14_NPCS02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB14_NPCS02&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a> ) /*  SPI 0 Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02282">2282</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abdb336825186033e917dbe0c272a6071" name="abdb336825186033e917dbe0c272a6071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb336825186033e917dbe0c272a6071">&#9670;&#160;</a></span>AT91C_PB15_ERXDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB15_ERXDV&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a> ) /*  Ethernet MAC Receive Data Valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02284">2284</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f0696ffeab28566f00561524c09e0db" name="a1f0696ffeab28566f00561524c09e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0696ffeab28566f00561524c09e0db">&#9670;&#160;</a></span>AT91C_PB16_ECOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB16_ECOL&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a> ) /*  Ethernet MAC Collision Detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02286">2286</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aba7bf4fc26911dff173698e6e93d92b8" name="aba7bf4fc26911dff173698e6e93d92b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7bf4fc26911dff173698e6e93d92b8">&#9670;&#160;</a></span>AT91C_PB16_NPCS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB16_NPCS13&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a> ) /*  SPI 1 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02287">2287</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a39ed5f3a29278bbdf86bb380dfbc92a2" name="a39ed5f3a29278bbdf86bb380dfbc92a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ed5f3a29278bbdf86bb380dfbc92a2">&#9670;&#160;</a></span>AT91C_PB17_ERXCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB17_ERXCK&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a> ) /*  Ethernet MAC Receive Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02289">2289</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc4e9c9b9a48d6eaf7ea5358cd28a66a" name="abc4e9c9b9a48d6eaf7ea5358cd28a66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4e9c9b9a48d6eaf7ea5358cd28a66a">&#9670;&#160;</a></span>AT91C_PB17_NPCS03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB17_NPCS03&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a> ) /*  SPI 0 Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02290">2290</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a0790208e5876591d032104d7a15126" name="a7a0790208e5876591d032104d7a15126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0790208e5876591d032104d7a15126">&#9670;&#160;</a></span>AT91C_PB18_ADTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB18_ADTRG&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a> ) /*  ADC External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02293">2293</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf25ee215d34b0f2f17074c32fe81b76" name="aaf25ee215d34b0f2f17074c32fe81b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf25ee215d34b0f2f17074c32fe81b76">&#9670;&#160;</a></span>AT91C_PB18_EF100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB18_EF100&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a> ) /*  Ethernet MAC Force 100 Mbits/sec */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02292">2292</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82f7144ee5d89095019e0bb6d27937db" name="a82f7144ee5d89095019e0bb6d27937db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f7144ee5d89095019e0bb6d27937db">&#9670;&#160;</a></span>AT91C_PB19_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB19_PWM0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a> ) /*  PWM Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02295">2295</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad73a1dc9bbc2a0556084ef8305023421" name="ad73a1dc9bbc2a0556084ef8305023421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73a1dc9bbc2a0556084ef8305023421">&#9670;&#160;</a></span>AT91C_PB19_TCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB19_TCLK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a> ) /*  Timer Counter 1 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02296">2296</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a20b5722e7d37c844a7451c37b1504b4e" name="a20b5722e7d37c844a7451c37b1504b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b5722e7d37c844a7451c37b1504b4e">&#9670;&#160;</a></span>AT91C_PB1_ETXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB1_ETXEN&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a> )  /*  Ethernet MAC Transmit Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02267">2267</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a89cb2a037af30b7d5a7c56c3ddc2d5ba" name="a89cb2a037af30b7d5a7c56c3ddc2d5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cb2a037af30b7d5a7c56c3ddc2d5ba">&#9670;&#160;</a></span>AT91C_PB20_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB20_PCK0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a> ) /*  PMC Programmable Clock Output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02301">2301</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2f9c016c89408bc44be3171db72f589c" name="a2f9c016c89408bc44be3171db72f589c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9c016c89408bc44be3171db72f589c">&#9670;&#160;</a></span>AT91C_PB20_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB20_PWM1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a> ) /*  PWM Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02300">2300</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3901d60bd6f7e7a69bc504eaab545775" name="a3901d60bd6f7e7a69bc504eaab545775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3901d60bd6f7e7a69bc504eaab545775">&#9670;&#160;</a></span>AT91C_PB21_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB21_PCK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a> ) /*  PMC Programmable Clock Output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02304">2304</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78a14b840eccc116202b041ac10c9f35" name="a78a14b840eccc116202b041ac10c9f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a14b840eccc116202b041ac10c9f35">&#9670;&#160;</a></span>AT91C_PB21_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB21_PWM2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a> ) /*  PWM Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02303">2303</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a188aedf075541d7a3d37b468f0659edf" name="a188aedf075541d7a3d37b468f0659edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188aedf075541d7a3d37b468f0659edf">&#9670;&#160;</a></span>AT91C_PB22_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB22_PCK2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a> ) /*  PMC Programmable Clock Output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02307">2307</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf49856c14283da2e8d36aef16bb2926" name="adf49856c14283da2e8d36aef16bb2926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf49856c14283da2e8d36aef16bb2926">&#9670;&#160;</a></span>AT91C_PB22_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB22_PWM3&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a> ) /*  PWM Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02306">2306</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adda101601ac08b0d90ebac5ef37700d4" name="adda101601ac08b0d90ebac5ef37700d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda101601ac08b0d90ebac5ef37700d4">&#9670;&#160;</a></span>AT91C_PB23_DCD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB23_DCD1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a> ) /*  USART 1 Data Carrier Detect */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02310">2310</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b376a42ac40353346f837cc23aefd7a" name="a4b376a42ac40353346f837cc23aefd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b376a42ac40353346f837cc23aefd7a">&#9670;&#160;</a></span>AT91C_PB23_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB23_TIOA0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a> ) /*  Timer Counter 0 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02309">2309</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adcc886b97c42135e38886da263bbdd72" name="adcc886b97c42135e38886da263bbdd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc886b97c42135e38886da263bbdd72">&#9670;&#160;</a></span>AT91C_PB24_DSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB24_DSR1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a> ) /*  USART 1 Data Set ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02313">2313</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a931f0b6dc23d6ceef2dc33afb969643b" name="a931f0b6dc23d6ceef2dc33afb969643b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931f0b6dc23d6ceef2dc33afb969643b">&#9670;&#160;</a></span>AT91C_PB24_TIOB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB24_TIOB0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a> ) /*  Timer Counter 0 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02312">2312</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6eb0238d3bb61b440cc35fca99fab3c5" name="a6eb0238d3bb61b440cc35fca99fab3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb0238d3bb61b440cc35fca99fab3c5">&#9670;&#160;</a></span>AT91C_PB25_DTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB25_DTR1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a> ) /*  USART 1 Data Terminal ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02316">2316</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a715362ed82132bdeb1fe4e437e2c90ff" name="a715362ed82132bdeb1fe4e437e2c90ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715362ed82132bdeb1fe4e437e2c90ff">&#9670;&#160;</a></span>AT91C_PB25_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB25_TIOA1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02315">2315</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a10a8463cf81752761d9637e1c5d94cc0" name="a10a8463cf81752761d9637e1c5d94cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a8463cf81752761d9637e1c5d94cc0">&#9670;&#160;</a></span>AT91C_PB26_RI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB26_RI1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a> ) /*  USART 1 Ring Indicator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02319">2319</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb7cf24ac70fcb768832424fdb168695" name="aeb7cf24ac70fcb768832424fdb168695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7cf24ac70fcb768832424fdb168695">&#9670;&#160;</a></span>AT91C_PB26_TIOB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB26_TIOB1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02318">2318</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac7bfd17f62e8739f81e9047b6e7ed3bf" name="ac7bfd17f62e8739f81e9047b6e7ed3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7bfd17f62e8739f81e9047b6e7ed3bf">&#9670;&#160;</a></span>AT91C_PB27_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB27_PWM0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a> ) /*  PWM Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02322">2322</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a73eb518caf20706fab2b3d5127b8b05e" name="a73eb518caf20706fab2b3d5127b8b05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73eb518caf20706fab2b3d5127b8b05e">&#9670;&#160;</a></span>AT91C_PB27_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB27_TIOA2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02321">2321</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac6142e80b8bd5d9f9f3d7cd0b870720a" name="ac6142e80b8bd5d9f9f3d7cd0b870720a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6142e80b8bd5d9f9f3d7cd0b870720a">&#9670;&#160;</a></span>AT91C_PB28_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB28_PWM1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a> ) /*  PWM Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02325">2325</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e49d3bf56b1296266f511315a28cea0" name="a3e49d3bf56b1296266f511315a28cea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e49d3bf56b1296266f511315a28cea0">&#9670;&#160;</a></span>AT91C_PB28_TIOB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB28_TIOB2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02324">2324</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e8bfdb47e72a0966403eb78dca1a1b7" name="a9e8bfdb47e72a0966403eb78dca1a1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8bfdb47e72a0966403eb78dca1a1b7">&#9670;&#160;</a></span>AT91C_PB29_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB29_PCK1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a> ) /*  PMC Programmable Clock Output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02327">2327</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af4e603862e1e71e3d56f3a73b31a00da" name="af4e603862e1e71e3d56f3a73b31a00da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e603862e1e71e3d56f3a73b31a00da">&#9670;&#160;</a></span>AT91C_PB29_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB29_PWM2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a> ) /*  PWM Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02328">2328</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a057fa4490fc8ac97ee1e54fa9308bb24" name="a057fa4490fc8ac97ee1e54fa9308bb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057fa4490fc8ac97ee1e54fa9308bb24">&#9670;&#160;</a></span>AT91C_PB2_ETX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB2_ETX0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a> )  /*  Ethernet MAC Transmit Data 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02298">2298</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2517f5d3e03b4b5f1fd6b2870b5b4ac4" name="a2517f5d3e03b4b5f1fd6b2870b5b4ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2517f5d3e03b4b5f1fd6b2870b5b4ac4">&#9670;&#160;</a></span>AT91C_PB30_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB30_PCK2&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a> ) /*  PMC Programmable Clock Output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02332">2332</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b7a2b9043c75623d2964a35299830f9" name="a5b7a2b9043c75623d2964a35299830f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7a2b9043c75623d2964a35299830f9">&#9670;&#160;</a></span>AT91C_PB30_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB30_PWM3&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a> ) /*  PWM Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02333">2333</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52c9acdf15199ef1138f016337e5c9e4" name="a52c9acdf15199ef1138f016337e5c9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c9acdf15199ef1138f016337e5c9e4">&#9670;&#160;</a></span>AT91C_PB3_ETX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB3_ETX1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a> )  /*  Ethernet MAC Transmit Data 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02330">2330</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc545cb31264533681399c5c34951816" name="acc545cb31264533681399c5c34951816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc545cb31264533681399c5c34951816">&#9670;&#160;</a></span>AT91C_PB4_ECRS_ECRSDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB4_ECRS_ECRSDV&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a> )  /*  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02335">2335</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a829142220b0de9b7faf46a511d7efab7" name="a829142220b0de9b7faf46a511d7efab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829142220b0de9b7faf46a511d7efab7">&#9670;&#160;</a></span>AT91C_PB5_ERX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB5_ERX0&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a> )  /*  Ethernet MAC Receive Data 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02337">2337</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05f6c1ccfc8bd18a81badd526c28a5fb" name="a05f6c1ccfc8bd18a81badd526c28a5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f6c1ccfc8bd18a81badd526c28a5fb">&#9670;&#160;</a></span>AT91C_PB6_ERX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB6_ERX1&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a> )  /*  Ethernet MAC Receive Data 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02339">2339</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab43212fc8937da376583b4e8ceff9ed1" name="ab43212fc8937da376583b4e8ceff9ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43212fc8937da376583b4e8ceff9ed1">&#9670;&#160;</a></span>AT91C_PB7_ERXER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB7_ERXER&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a> )  /*  Ethernet MAC Receive Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02341">2341</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a74e1983d904562dfd563889770476429" name="a74e1983d904562dfd563889770476429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e1983d904562dfd563889770476429">&#9670;&#160;</a></span>AT91C_PB8_EMDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB8_EMDC&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a> )  /*  Ethernet MAC Management Data Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02343">2343</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8ce69eec2df61f49198cd4c89bc07d9a" name="a8ce69eec2df61f49198cd4c89bc07d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce69eec2df61f49198cd4c89bc07d9a">&#9670;&#160;</a></span>AT91C_PB9_EMDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PB9_EMDIO&#160;&#160;&#160;( <a class="el" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a> )  /*  Ethernet MAC Management Data Input/Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02345">2345</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af14c4afb41616b6f1e8191197bd18fc6" name="af14c4afb41616b6f1e8191197bd18fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14c4afb41616b6f1e8191197bd18fc6">&#9670;&#160;</a></span>AT91C_PDC_RXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_RXTDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (PDC) Receiver Transfer Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00108">108</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3982db7f0a152f97164fcb1d5e542d3e" name="a3982db7f0a152f97164fcb1d5e542d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3982db7f0a152f97164fcb1d5e542d3e">&#9670;&#160;</a></span>AT91C_PDC_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_RXTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (PDC) Receiver Transfer Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00107">107</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab2f2dd1bf21078d144719621c4dbc153" name="ab2f2dd1bf21078d144719621c4dbc153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f2dd1bf21078d144719621c4dbc153">&#9670;&#160;</a></span>AT91C_PDC_TXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_TXTDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 9 ) /* (PDC) Transmitter Transfer Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00110">110</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab2d3ab6a873b8cd209236fe95f051310" name="ab2d3ab6a873b8cd209236fe95f051310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d3ab6a873b8cd209236fe95f051310">&#9670;&#160;</a></span>AT91C_PDC_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_TXTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 ) /* (PDC) Transmitter Transfer Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00109">109</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeea54d22764c1f8519e7e7418e99fee1" name="aeea54d22764c1f8519e7e7418e99fee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea54d22764c1f8519e7e7418e99fee1">&#9670;&#160;</a></span>AT91C_PIO_PA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA0&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PA0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02183">2183</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a522269fc45e31f4d04bcc5b1c2a5d425" name="a522269fc45e31f4d04bcc5b1c2a5d425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522269fc45e31f4d04bcc5b1c2a5d425">&#9670;&#160;</a></span>AT91C_PIO_PA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA1&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PA1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02185">2185</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae235237779e93d17ad5c39b8c9031c18" name="ae235237779e93d17ad5c39b8c9031c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae235237779e93d17ad5c39b8c9031c18">&#9670;&#160;</a></span>AT91C_PIO_PA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA10&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PA10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02187">2187</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a39be3ba7ad9039551771e69e311a231a" name="a39be3ba7ad9039551771e69e311a231a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39be3ba7ad9039551771e69e311a231a">&#9670;&#160;</a></span>AT91C_PIO_PA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA11&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PA11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02189">2189</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a080ecb6380a731bc7de865a96dacf6ff" name="a080ecb6380a731bc7de865a96dacf6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080ecb6380a731bc7de865a96dacf6ff">&#9670;&#160;</a></span>AT91C_PIO_PA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA12&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PA12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02191">2191</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a862f67ef82068efbfb0c9eee3ce1a09a" name="a862f67ef82068efbfb0c9eee3ce1a09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862f67ef82068efbfb0c9eee3ce1a09a">&#9670;&#160;</a></span>AT91C_PIO_PA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA13&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PA13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02193">2193</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab106d256f2373c4b8954adcadad53eca" name="ab106d256f2373c4b8954adcadad53eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab106d256f2373c4b8954adcadad53eca">&#9670;&#160;</a></span>AT91C_PIO_PA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA14&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PA14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02196">2196</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a80e8b61485c6d998cf7254a355562d69" name="a80e8b61485c6d998cf7254a355562d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e8b61485c6d998cf7254a355562d69">&#9670;&#160;</a></span>AT91C_PIO_PA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA15&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PA15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02199">2199</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a133ac8b6b912d98c131fc86829208e37" name="a133ac8b6b912d98c131fc86829208e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133ac8b6b912d98c131fc86829208e37">&#9670;&#160;</a></span>AT91C_PIO_PA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA16&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PA16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02202">2202</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa2427a5211cf4003560a5f56ff04ea00" name="aa2427a5211cf4003560a5f56ff04ea00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2427a5211cf4003560a5f56ff04ea00">&#9670;&#160;</a></span>AT91C_PIO_PA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA17&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PA17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02204">2204</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a638521370866f7680dd90859c1ba08fe" name="a638521370866f7680dd90859c1ba08fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638521370866f7680dd90859c1ba08fe">&#9670;&#160;</a></span>AT91C_PIO_PA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA18&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PA18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02206">2206</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aca5c14239b907072066cf81421a5b885" name="aca5c14239b907072066cf81421a5b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5c14239b907072066cf81421a5b885">&#9670;&#160;</a></span>AT91C_PIO_PA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA19&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PA19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02208">2208</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a04c1f6628e573d3e5be119da42e8920f" name="a04c1f6628e573d3e5be119da42e8920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c1f6628e573d3e5be119da42e8920f">&#9670;&#160;</a></span>AT91C_PIO_PA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA2&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PA2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02210">2210</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a4416e6288f30100352d997d3e0958c" name="a8a4416e6288f30100352d997d3e0958c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4416e6288f30100352d997d3e0958c">&#9670;&#160;</a></span>AT91C_PIO_PA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA20&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PA20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02213">2213</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f938aecf684443fe5cc29cfde5c9766" name="a1f938aecf684443fe5cc29cfde5c9766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f938aecf684443fe5cc29cfde5c9766">&#9670;&#160;</a></span>AT91C_PIO_PA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA21&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PA21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02215">2215</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9a605b68cdbe4ae1729fc9b4be7dad4f" name="a9a605b68cdbe4ae1729fc9b4be7dad4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a605b68cdbe4ae1729fc9b4be7dad4f">&#9670;&#160;</a></span>AT91C_PIO_PA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA22&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PA22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02218">2218</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b2f60a820cda3a1550d66f78f57f549" name="a5b2f60a820cda3a1550d66f78f57f549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2f60a820cda3a1550d66f78f57f549">&#9670;&#160;</a></span>AT91C_PIO_PA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA23&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PA23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02221">2221</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb532ae4b7a34d41f7a436a3125eccec" name="adb532ae4b7a34d41f7a436a3125eccec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb532ae4b7a34d41f7a436a3125eccec">&#9670;&#160;</a></span>AT91C_PIO_PA24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA24&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PA24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02224">2224</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a305975cc37d59ebe61dc6b7f9cbd3063" name="a305975cc37d59ebe61dc6b7f9cbd3063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305975cc37d59ebe61dc6b7f9cbd3063">&#9670;&#160;</a></span>AT91C_PIO_PA25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA25&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PA25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02227">2227</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3debdc9672c6df1bfd6224835c2331ce" name="a3debdc9672c6df1bfd6224835c2331ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3debdc9672c6df1bfd6224835c2331ce">&#9670;&#160;</a></span>AT91C_PIO_PA26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA26&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PA26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02230">2230</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a76530ab67e450e55c18f790f43f16a7c" name="a76530ab67e450e55c18f790f43f16a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76530ab67e450e55c18f790f43f16a7c">&#9670;&#160;</a></span>AT91C_PIO_PA27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA27&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PA27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02233">2233</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc03a891232129aa4e694419b6227ef7" name="afc03a891232129aa4e694419b6227ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc03a891232129aa4e694419b6227ef7">&#9670;&#160;</a></span>AT91C_PIO_PA28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA28&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PA28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02236">2236</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a23c662ae5654da8fdc81785799632ee1" name="a23c662ae5654da8fdc81785799632ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c662ae5654da8fdc81785799632ee1">&#9670;&#160;</a></span>AT91C_PIO_PA29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA29&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PA29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02238">2238</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa093f6b38813c359c8f91c6b7ba656a9" name="aa093f6b38813c359c8f91c6b7ba656a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa093f6b38813c359c8f91c6b7ba656a9">&#9670;&#160;</a></span>AT91C_PIO_PA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA3&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PA3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02241">2241</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4a4adbd2483d8f529366a2e7472172c8" name="a4a4adbd2483d8f529366a2e7472172c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4adbd2483d8f529366a2e7472172c8">&#9670;&#160;</a></span>AT91C_PIO_PA30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA30&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PA30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02244">2244</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ca57e2345a5a38d158ea8e56b83b23f" name="a5ca57e2345a5a38d158ea8e56b83b23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca57e2345a5a38d158ea8e56b83b23f">&#9670;&#160;</a></span>AT91C_PIO_PA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA4&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PA4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02247">2247</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5096171be0ea590a81beb2aadb9dba29" name="a5096171be0ea590a81beb2aadb9dba29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5096171be0ea590a81beb2aadb9dba29">&#9670;&#160;</a></span>AT91C_PIO_PA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA5&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PA5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02250">2250</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adde445b47732bff0955f9b79a65c2abb" name="adde445b47732bff0955f9b79a65c2abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde445b47732bff0955f9b79a65c2abb">&#9670;&#160;</a></span>AT91C_PIO_PA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA6&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PA6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02252">2252</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a92630fd5d17ea2d00d53d02ea400907d" name="a92630fd5d17ea2d00d53d02ea400907d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92630fd5d17ea2d00d53d02ea400907d">&#9670;&#160;</a></span>AT91C_PIO_PA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA7&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PA7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02254">2254</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae943dc78ec9df64f417a87c83348b235" name="ae943dc78ec9df64f417a87c83348b235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae943dc78ec9df64f417a87c83348b235">&#9670;&#160;</a></span>AT91C_PIO_PA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA8&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PA8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02257">2257</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b0a25fca6be57889ba1ebb18c79433a" name="a4b0a25fca6be57889ba1ebb18c79433a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0a25fca6be57889ba1ebb18c79433a">&#9670;&#160;</a></span>AT91C_PIO_PA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA9&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PA9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02260">2260</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c49162ad35940cb64b6e686591bfaef" name="a9c49162ad35940cb64b6e686591bfaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c49162ad35940cb64b6e686591bfaef">&#9670;&#160;</a></span>AT91C_PIO_PB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB0&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PB0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02263">2263</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d6b3145a747949d84b5aae408a96a8a" name="a5d6b3145a747949d84b5aae408a96a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6b3145a747949d84b5aae408a96a8a">&#9670;&#160;</a></span>AT91C_PIO_PB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB1&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PB1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02266">2266</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3bc62ade214eebfa2a41f66e8fd90fac" name="a3bc62ade214eebfa2a41f66e8fd90fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc62ade214eebfa2a41f66e8fd90fac">&#9670;&#160;</a></span>AT91C_PIO_PB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB10&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PB10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02268">2268</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae5c36c58855d19f3bfb4ff84be50a75a" name="ae5c36c58855d19f3bfb4ff84be50a75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c36c58855d19f3bfb4ff84be50a75a">&#9670;&#160;</a></span>AT91C_PIO_PB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB11&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PB11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02271">2271</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a437896a6c8170191e425354d906fc327" name="a437896a6c8170191e425354d906fc327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437896a6c8170191e425354d906fc327">&#9670;&#160;</a></span>AT91C_PIO_PB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB12&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PB12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02274">2274</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95ebf081e6824fda1771a0f9185bed7b" name="a95ebf081e6824fda1771a0f9185bed7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ebf081e6824fda1771a0f9185bed7b">&#9670;&#160;</a></span>AT91C_PIO_PB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB13&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PB13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02277">2277</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a782e45f91d47d3f1177dfcaf43274cea" name="a782e45f91d47d3f1177dfcaf43274cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782e45f91d47d3f1177dfcaf43274cea">&#9670;&#160;</a></span>AT91C_PIO_PB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB14&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PB14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02280">2280</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a84584b943c259767dc412b89ada582fb" name="a84584b943c259767dc412b89ada582fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84584b943c259767dc412b89ada582fb">&#9670;&#160;</a></span>AT91C_PIO_PB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB15&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PB15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02283">2283</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a49fdd539a8aee37257910a7e71b39618" name="a49fdd539a8aee37257910a7e71b39618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fdd539a8aee37257910a7e71b39618">&#9670;&#160;</a></span>AT91C_PIO_PB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB16&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PB16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02285">2285</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aede99e037b024330b5986083a7c38e0c" name="aede99e037b024330b5986083a7c38e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede99e037b024330b5986083a7c38e0c">&#9670;&#160;</a></span>AT91C_PIO_PB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB17&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PB17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02288">2288</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82ad77d8a572bc52b0a3710ee11e1a6a" name="a82ad77d8a572bc52b0a3710ee11e1a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ad77d8a572bc52b0a3710ee11e1a6a">&#9670;&#160;</a></span>AT91C_PIO_PB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB18&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PB18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02291">2291</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc02b858dae6dce85049fea8e2c06e61" name="acc02b858dae6dce85049fea8e2c06e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc02b858dae6dce85049fea8e2c06e61">&#9670;&#160;</a></span>AT91C_PIO_PB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB19&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PB19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02294">2294</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a17851bbaec8dedf26164206f05f91652" name="a17851bbaec8dedf26164206f05f91652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17851bbaec8dedf26164206f05f91652">&#9670;&#160;</a></span>AT91C_PIO_PB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB2&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PB2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02297">2297</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af0faceb43dbbbd5690fda67e4b03bf24" name="af0faceb43dbbbd5690fda67e4b03bf24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0faceb43dbbbd5690fda67e4b03bf24">&#9670;&#160;</a></span>AT91C_PIO_PB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB20&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PB20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02299">2299</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44903993256f8d2e27ad49aef7761fbe" name="a44903993256f8d2e27ad49aef7761fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44903993256f8d2e27ad49aef7761fbe">&#9670;&#160;</a></span>AT91C_PIO_PB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB21&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PB21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02302">2302</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acf23b54d0ef72350af5ab26beb90ffd3" name="acf23b54d0ef72350af5ab26beb90ffd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf23b54d0ef72350af5ab26beb90ffd3">&#9670;&#160;</a></span>AT91C_PIO_PB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB22&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PB22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02305">2305</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7f9ddf2848180f1959ac0523d6ce78b1" name="a7f9ddf2848180f1959ac0523d6ce78b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9ddf2848180f1959ac0523d6ce78b1">&#9670;&#160;</a></span>AT91C_PIO_PB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB23&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PB23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02308">2308</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a378fd77c2dcad0a12358961497fce038" name="a378fd77c2dcad0a12358961497fce038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378fd77c2dcad0a12358961497fce038">&#9670;&#160;</a></span>AT91C_PIO_PB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB24&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PB24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02311">2311</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a331f8dc60ca5d588813d5e8fc0ac9314" name="a331f8dc60ca5d588813d5e8fc0ac9314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331f8dc60ca5d588813d5e8fc0ac9314">&#9670;&#160;</a></span>AT91C_PIO_PB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB25&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PB25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02314">2314</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa41bd5e572d248257ae58251d5f696eb" name="aa41bd5e572d248257ae58251d5f696eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41bd5e572d248257ae58251d5f696eb">&#9670;&#160;</a></span>AT91C_PIO_PB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB26&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PB26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02317">2317</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0eb876b23aeb1656c1fd9ef7ebc66c8c" name="a0eb876b23aeb1656c1fd9ef7ebc66c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb876b23aeb1656c1fd9ef7ebc66c8c">&#9670;&#160;</a></span>AT91C_PIO_PB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB27&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PB27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02320">2320</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a201021bf9b3b460a0f094a6b79ab6db6" name="a201021bf9b3b460a0f094a6b79ab6db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201021bf9b3b460a0f094a6b79ab6db6">&#9670;&#160;</a></span>AT91C_PIO_PB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB28&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PB28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02323">2323</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a67a1ed7c3f28f4f26619cb88039654cb" name="a67a1ed7c3f28f4f26619cb88039654cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a1ed7c3f28f4f26619cb88039654cb">&#9670;&#160;</a></span>AT91C_PIO_PB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB29&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PB29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02326">2326</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e037969eab04a026441edc3623dad30" name="a9e037969eab04a026441edc3623dad30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e037969eab04a026441edc3623dad30">&#9670;&#160;</a></span>AT91C_PIO_PB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB3&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PB3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02329">2329</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b5781ed0b37828f159f9e0277373509" name="a4b5781ed0b37828f159f9e0277373509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5781ed0b37828f159f9e0277373509">&#9670;&#160;</a></span>AT91C_PIO_PB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB30&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PB30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02331">2331</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7b6692b4cb712d98bcd272a25dc1292b" name="a7b6692b4cb712d98bcd272a25dc1292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6692b4cb712d98bcd272a25dc1292b">&#9670;&#160;</a></span>AT91C_PIO_PB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB4&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PB4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02334">2334</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aadc4556794d1c6db13abcb5470b77377" name="aadc4556794d1c6db13abcb5470b77377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc4556794d1c6db13abcb5470b77377">&#9670;&#160;</a></span>AT91C_PIO_PB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB5&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PB5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02336">2336</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb20e52dafb9d1cd0b7c7c0626758c60" name="aeb20e52dafb9d1cd0b7c7c0626758c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb20e52dafb9d1cd0b7c7c0626758c60">&#9670;&#160;</a></span>AT91C_PIO_PB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB6&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PB6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02338">2338</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a551e1e08f0886565c71b5b044e53cb79" name="a551e1e08f0886565c71b5b044e53cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551e1e08f0886565c71b5b044e53cb79">&#9670;&#160;</a></span>AT91C_PIO_PB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB7&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PB7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02340">2340</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae7c6d97b0cb48e22f0681327311a073e" name="ae7c6d97b0cb48e22f0681327311a073e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c6d97b0cb48e22f0681327311a073e">&#9670;&#160;</a></span>AT91C_PIO_PB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB8&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PB8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02342">2342</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57fd0e5d47054152e55f20631938bd26" name="a57fd0e5d47054152e55f20631938bd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fd0e5d47054152e55f20631938bd26">&#9670;&#160;</a></span>AT91C_PIO_PB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PB9&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PB9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02344">2344</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabe3c44e2ac75c9b425c87f406679824" name="aabe3c44e2ac75c9b425c87f406679824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe3c44e2ac75c9b425c87f406679824">&#9670;&#160;</a></span>AT91C_PIOA_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ABSR&#160;&#160;&#160;( 0xFFFFF478 ) /* (PIOA) AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01645">1645</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8d6d24987acd9d2412e5cf72706a783f" name="a8d6d24987acd9d2412e5cf72706a783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6d24987acd9d2412e5cf72706a783f">&#9670;&#160;</a></span>AT91C_PIOA_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ASR&#160;&#160;&#160;( 0xFFFFF470 ) /* (PIOA) Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01663">1663</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8aa900d1f44e460a30758eeaa9a593cc" name="a8aa900d1f44e460a30758eeaa9a593cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa900d1f44e460a30758eeaa9a593cc">&#9670;&#160;</a></span>AT91C_PIOA_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_BSR&#160;&#160;&#160;( 0xFFFFF474 ) /* (PIOA) Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01657">1657</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5930803de65239492ced9171471a103a" name="a5930803de65239492ced9171471a103a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5930803de65239492ced9171471a103a">&#9670;&#160;</a></span>AT91C_PIOA_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_CODR&#160;&#160;&#160;( 0xFFFFF434 ) /* (PIOA) Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01665">1665</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8d1fc6d0940a0d04372c172882516c32" name="a8d1fc6d0940a0d04372c172882516c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1fc6d0940a0d04372c172882516c32">&#9670;&#160;</a></span>AT91C_PIOA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IDR&#160;&#160;&#160;( 0xFFFFF444 ) /* (PIOA) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01653">1653</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2282046182b9d9e56f33e32b84b90c19" name="a2282046182b9d9e56f33e32b84b90c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2282046182b9d9e56f33e32b84b90c19">&#9670;&#160;</a></span>AT91C_PIOA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IER&#160;&#160;&#160;( 0xFFFFF440 ) /* (PIOA) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01646">1646</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b807513a47a5397bd4c2e8de2eef98a" name="a0b807513a47a5397bd4c2e8de2eef98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b807513a47a5397bd4c2e8de2eef98a">&#9670;&#160;</a></span>AT91C_PIOA_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFDR&#160;&#160;&#160;( 0xFFFFF424 ) /* (PIOA) Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01650">1650</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9145c129d70318b62f4a5c53aeaeac0d" name="a9145c129d70318b62f4a5c53aeaeac0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9145c129d70318b62f4a5c53aeaeac0d">&#9670;&#160;</a></span>AT91C_PIOA_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFER&#160;&#160;&#160;( 0xFFFFF420 ) /* (PIOA) Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01659">1659</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af786ac9d28aadd31d7da6f38e0da6b6d" name="af786ac9d28aadd31d7da6f38e0da6b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af786ac9d28aadd31d7da6f38e0da6b6d">&#9670;&#160;</a></span>AT91C_PIOA_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFSR&#160;&#160;&#160;( 0xFFFFF428 ) /* (PIOA) Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01668">1668</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a01f22180c95dde93f1143fccbb251031" name="a01f22180c95dde93f1143fccbb251031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f22180c95dde93f1143fccbb251031">&#9670;&#160;</a></span>AT91C_PIOA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IMR&#160;&#160;&#160;( 0xFFFFF448 ) /* (PIOA) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01648">1648</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae0cff3319fa040b979a6888f31085928" name="ae0cff3319fa040b979a6888f31085928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cff3319fa040b979a6888f31085928">&#9670;&#160;</a></span>AT91C_PIOA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ISR&#160;&#160;&#160;( 0xFFFFF44C ) /* (PIOA) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01644">1644</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc153eace206577541602e757731202f" name="abc153eace206577541602e757731202f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc153eace206577541602e757731202f">&#9670;&#160;</a></span>AT91C_PIOA_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDDR&#160;&#160;&#160;( 0xFFFFF454 ) /* (PIOA) Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01664">1664</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad07fc5c8fd1916171d0ca229b741fc63" name="ad07fc5c8fd1916171d0ca229b741fc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07fc5c8fd1916171d0ca229b741fc63">&#9670;&#160;</a></span>AT91C_PIOA_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDER&#160;&#160;&#160;( 0xFFFFF450 ) /* (PIOA) Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01666">1666</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab89dee17d06a00b53da17c7d9c5dd85" name="aab89dee17d06a00b53da17c7d9c5dd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab89dee17d06a00b53da17c7d9c5dd85">&#9670;&#160;</a></span>AT91C_PIOA_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDSR&#160;&#160;&#160;( 0xFFFFF458 ) /* (PIOA) Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01652">1652</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7c2600aa7cf94e838b518579ae17682e" name="a7c2600aa7cf94e838b518579ae17682e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2600aa7cf94e838b518579ae17682e">&#9670;&#160;</a></span>AT91C_PIOA_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ODR&#160;&#160;&#160;( 0xFFFFF414 ) /* (PIOA) Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01642">1642</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac75869d5dc9e09776095bb722dde7c5e" name="ac75869d5dc9e09776095bb722dde7c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75869d5dc9e09776095bb722dde7c5e">&#9670;&#160;</a></span>AT91C_PIOA_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ODSR&#160;&#160;&#160;( 0xFFFFF438 ) /* (PIOA) Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01654">1654</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa99369c2b219dda0c48740d90f21d939" name="aa99369c2b219dda0c48740d90f21d939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99369c2b219dda0c48740d90f21d939">&#9670;&#160;</a></span>AT91C_PIOA_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OER&#160;&#160;&#160;( 0xFFFFF410 ) /* (PIOA) Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01669">1669</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0911cba099368e416f4f0d4ff9a1d8e4" name="a0911cba099368e416f4f0d4ff9a1d8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0911cba099368e416f4f0d4ff9a1d8e4">&#9670;&#160;</a></span>AT91C_PIOA_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OSR&#160;&#160;&#160;( 0xFFFFF418 ) /* (PIOA) Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01662">1662</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a472cb7830b1001df23442820aec3b91b" name="a472cb7830b1001df23442820aec3b91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472cb7830b1001df23442820aec3b91b">&#9670;&#160;</a></span>AT91C_PIOA_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWDR&#160;&#160;&#160;( 0xFFFFF4A4 ) /* (PIOA) Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01651">1651</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44d571365bcb5ff5e51eed14be4779bd" name="a44d571365bcb5ff5e51eed14be4779bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d571365bcb5ff5e51eed14be4779bd">&#9670;&#160;</a></span>AT91C_PIOA_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWER&#160;&#160;&#160;( 0xFFFFF4A0 ) /* (PIOA) Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01658">1658</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a266284ebbfe87e1cbae28c7ffe3e490b" name="a266284ebbfe87e1cbae28c7ffe3e490b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266284ebbfe87e1cbae28c7ffe3e490b">&#9670;&#160;</a></span>AT91C_PIOA_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWSR&#160;&#160;&#160;( 0xFFFFF4A8 ) /* (PIOA) Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01656">1656</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a883f9de2546cd5e0fc9d61f8abba8f86" name="a883f9de2546cd5e0fc9d61f8abba8f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883f9de2546cd5e0fc9d61f8abba8f86">&#9670;&#160;</a></span>AT91C_PIOA_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PDR&#160;&#160;&#160;( 0xFFFFF404 ) /* (PIOA) PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01667">1667</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4592777ecfffcc2626d1db86e00ed1b6" name="a4592777ecfffcc2626d1db86e00ed1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4592777ecfffcc2626d1db86e00ed1b6">&#9670;&#160;</a></span>AT91C_PIOA_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PDSR&#160;&#160;&#160;( 0xFFFFF43C ) /* (PIOA) Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01660">1660</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a93bd0ead4ceb2e8a1f257b31e8c7e14f" name="a93bd0ead4ceb2e8a1f257b31e8c7e14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bd0ead4ceb2e8a1f257b31e8c7e14f">&#9670;&#160;</a></span>AT91C_PIOA_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PER&#160;&#160;&#160;( 0xFFFFF400 ) /* (PIOA) PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01649">1649</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3baeebe6fac88770c77d797b6048922b" name="a3baeebe6fac88770c77d797b6048922b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3baeebe6fac88770c77d797b6048922b">&#9670;&#160;</a></span>AT91C_PIOA_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUDR&#160;&#160;&#160;( 0xFFFFF460 ) /* (PIOA) Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01647">1647</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2d040b79be17e0a76ee72ef47b3a091f" name="a2d040b79be17e0a76ee72ef47b3a091f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d040b79be17e0a76ee72ef47b3a091f">&#9670;&#160;</a></span>AT91C_PIOA_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUER&#160;&#160;&#160;( 0xFFFFF464 ) /* (PIOA) Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01661">1661</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57d571c97f9956583716b36e0f85f33a" name="a57d571c97f9956583716b36e0f85f33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d571c97f9956583716b36e0f85f33a">&#9670;&#160;</a></span>AT91C_PIOA_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUSR&#160;&#160;&#160;( 0xFFFFF468 ) /* (PIOA) Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01655">1655</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a494cb791cd75cfd5f0de7e87499e4a0a" name="a494cb791cd75cfd5f0de7e87499e4a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494cb791cd75cfd5f0de7e87499e4a0a">&#9670;&#160;</a></span>AT91C_PIOA_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PSR&#160;&#160;&#160;( 0xFFFFF408 ) /* (PIOA) PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01670">1670</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4ce61ea50f9aa86746d2438faa95c3fd" name="a4ce61ea50f9aa86746d2438faa95c3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce61ea50f9aa86746d2438faa95c3fd">&#9670;&#160;</a></span>AT91C_PIOA_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_SODR&#160;&#160;&#160;( 0xFFFFF430 ) /* (PIOA) Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01643">1643</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a74ae54edb7551a9fbab56c95dd5b3757" name="a74ae54edb7551a9fbab56c95dd5b3757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ae54edb7551a9fbab56c95dd5b3757">&#9670;&#160;</a></span>AT91C_PIOB_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_ABSR&#160;&#160;&#160;( 0xFFFFF678 ) /* (PIOB) AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01682">1682</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade2307a9d3357f855f7ff19231e9f6b6" name="ade2307a9d3357f855f7ff19231e9f6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2307a9d3357f855f7ff19231e9f6b6">&#9670;&#160;</a></span>AT91C_PIOB_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_ASR&#160;&#160;&#160;( 0xFFFFF670 ) /* (PIOB) Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01676">1676</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46ff3ab4c3770d9ece55a3fe1ae39d7c" name="a46ff3ab4c3770d9ece55a3fe1ae39d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ff3ab4c3770d9ece55a3fe1ae39d7c">&#9670;&#160;</a></span>AT91C_PIOB_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_BSR&#160;&#160;&#160;( 0xFFFFF674 ) /* (PIOB) Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01697">1697</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad6fca4658c0e72a90d4e9bb60bc5d4ae" name="ad6fca4658c0e72a90d4e9bb60bc5d4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fca4658c0e72a90d4e9bb60bc5d4ae">&#9670;&#160;</a></span>AT91C_PIOB_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_CODR&#160;&#160;&#160;( 0xFFFFF634 ) /* (PIOB) Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01680">1680</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6cbac28da0db80bf81b61cc5a3d44d1" name="af6cbac28da0db80bf81b61cc5a3d44d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cbac28da0db80bf81b61cc5a3d44d1">&#9670;&#160;</a></span>AT91C_PIOB_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IDR&#160;&#160;&#160;( 0xFFFFF644 ) /* (PIOB) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01685">1685</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeec8c597a3e5f94adbea7ce348227858" name="aeec8c597a3e5f94adbea7ce348227858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec8c597a3e5f94adbea7ce348227858">&#9670;&#160;</a></span>AT91C_PIOB_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IER&#160;&#160;&#160;( 0xFFFFF640 ) /* (PIOB) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01679">1679</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a692d157d36430cc5b0888fff7d7b33b4" name="a692d157d36430cc5b0888fff7d7b33b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692d157d36430cc5b0888fff7d7b33b4">&#9670;&#160;</a></span>AT91C_PIOB_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IFDR&#160;&#160;&#160;( 0xFFFFF624 ) /* (PIOB) Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01683">1683</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aea294c1c44eaae458768e43f9242d7b6" name="aea294c1c44eaae458768e43f9242d7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea294c1c44eaae458768e43f9242d7b6">&#9670;&#160;</a></span>AT91C_PIOB_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IFER&#160;&#160;&#160;( 0xFFFFF620 ) /* (PIOB) Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01696">1696</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44bca93e3f1a16f5318a24e0b017d40a" name="a44bca93e3f1a16f5318a24e0b017d40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bca93e3f1a16f5318a24e0b017d40a">&#9670;&#160;</a></span>AT91C_PIOB_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IFSR&#160;&#160;&#160;( 0xFFFFF628 ) /* (PIOB) Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01689">1689</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9641c37cb03c5deb97d2205a62d29630" name="a9641c37cb03c5deb97d2205a62d29630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9641c37cb03c5deb97d2205a62d29630">&#9670;&#160;</a></span>AT91C_PIOB_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_IMR&#160;&#160;&#160;( 0xFFFFF648 ) /* (PIOB) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01675">1675</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d30369a8d7dde8c5aaddd75b234fd69" name="a5d30369a8d7dde8c5aaddd75b234fd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d30369a8d7dde8c5aaddd75b234fd69">&#9670;&#160;</a></span>AT91C_PIOB_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_ISR&#160;&#160;&#160;( 0xFFFFF64C ) /* (PIOB) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01692">1692</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af54402aeb6be3a10686743f37f6fd6ac" name="af54402aeb6be3a10686743f37f6fd6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54402aeb6be3a10686743f37f6fd6ac">&#9670;&#160;</a></span>AT91C_PIOB_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_MDDR&#160;&#160;&#160;( 0xFFFFF654 ) /* (PIOB) Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01698">1698</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5f90c2835f7dedcc182128f19ed167c9" name="a5f90c2835f7dedcc182128f19ed167c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f90c2835f7dedcc182128f19ed167c9">&#9670;&#160;</a></span>AT91C_PIOB_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_MDER&#160;&#160;&#160;( 0xFFFFF650 ) /* (PIOB) Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01673">1673</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac04d2257587401afc7c1b52f1ab85ccc" name="ac04d2257587401afc7c1b52f1ab85ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04d2257587401afc7c1b52f1ab85ccc">&#9670;&#160;</a></span>AT91C_PIOB_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_MDSR&#160;&#160;&#160;( 0xFFFFF658 ) /* (PIOB) Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01695">1695</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c6af351cc4ed80d3b2229e4b65c049c" name="a5c6af351cc4ed80d3b2229e4b65c049c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6af351cc4ed80d3b2229e4b65c049c">&#9670;&#160;</a></span>AT91C_PIOB_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_ODR&#160;&#160;&#160;( 0xFFFFF614 ) /* (PIOB) Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01688">1688</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1b7e9eb5ba63ec159f41af4544ba2a7" name="aa1b7e9eb5ba63ec159f41af4544ba2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b7e9eb5ba63ec159f41af4544ba2a7">&#9670;&#160;</a></span>AT91C_PIOB_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_ODSR&#160;&#160;&#160;( 0xFFFFF638 ) /* (PIOB) Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01693">1693</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace3802037033ba1d32370f40684709d4" name="ace3802037033ba1d32370f40684709d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3802037033ba1d32370f40684709d4">&#9670;&#160;</a></span>AT91C_PIOB_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_OER&#160;&#160;&#160;( 0xFFFFF610 ) /* (PIOB) Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01699">1699</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a75495b044c0e6c95ff7c729cb56870de" name="a75495b044c0e6c95ff7c729cb56870de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75495b044c0e6c95ff7c729cb56870de">&#9670;&#160;</a></span>AT91C_PIOB_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_OSR&#160;&#160;&#160;( 0xFFFFF618 ) /* (PIOB) Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01694">1694</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa06d5896721712123b55f734931b643f" name="aa06d5896721712123b55f734931b643f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06d5896721712123b55f734931b643f">&#9670;&#160;</a></span>AT91C_PIOB_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_OWDR&#160;&#160;&#160;( 0xFFFFF6A4 ) /* (PIOB) Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01672">1672</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22a7ab7bf7a2f7a507216b11a791a16e" name="a22a7ab7bf7a2f7a507216b11a791a16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a7ab7bf7a2f7a507216b11a791a16e">&#9670;&#160;</a></span>AT91C_PIOB_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_OWER&#160;&#160;&#160;( 0xFFFFF6A0 ) /* (PIOB) Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01681">1681</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a522b84a476e08fd38d28d66675ab3d5f" name="a522b84a476e08fd38d28d66675ab3d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522b84a476e08fd38d28d66675ab3d5f">&#9670;&#160;</a></span>AT91C_PIOB_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_OWSR&#160;&#160;&#160;( 0xFFFFF6A8 ) /* (PIOB) Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01686">1686</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afd707f749d764b228a297f7bb2f95cf7" name="afd707f749d764b228a297f7bb2f95cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd707f749d764b228a297f7bb2f95cf7">&#9670;&#160;</a></span>AT91C_PIOB_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PDR&#160;&#160;&#160;( 0xFFFFF604 ) /* (PIOB) PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01687">1687</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a791f7130baaec6f8e8be6160e94b1510" name="a791f7130baaec6f8e8be6160e94b1510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791f7130baaec6f8e8be6160e94b1510">&#9670;&#160;</a></span>AT91C_PIOB_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PDSR&#160;&#160;&#160;( 0xFFFFF63C ) /* (PIOB) Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01684">1684</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5900bb2f5987a8a608044a24725cbdc5" name="a5900bb2f5987a8a608044a24725cbdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5900bb2f5987a8a608044a24725cbdc5">&#9670;&#160;</a></span>AT91C_PIOB_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PER&#160;&#160;&#160;( 0xFFFFF600 ) /* (PIOB) PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01700">1700</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a84dcaf1a002a56564be5844c097f6f37" name="a84dcaf1a002a56564be5844c097f6f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84dcaf1a002a56564be5844c097f6f37">&#9670;&#160;</a></span>AT91C_PIOB_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PPUDR&#160;&#160;&#160;( 0xFFFFF660 ) /* (PIOB) Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01677">1677</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3c916135fc6a66cc29aae646ebcc6d5f" name="a3c916135fc6a66cc29aae646ebcc6d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c916135fc6a66cc29aae646ebcc6d5f">&#9670;&#160;</a></span>AT91C_PIOB_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PPUER&#160;&#160;&#160;( 0xFFFFF664 ) /* (PIOB) Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01690">1690</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a66c782cf5bead1b9fba95efcde18fe42" name="a66c782cf5bead1b9fba95efcde18fe42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c782cf5bead1b9fba95efcde18fe42">&#9670;&#160;</a></span>AT91C_PIOB_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PPUSR&#160;&#160;&#160;( 0xFFFFF668 ) /* (PIOB) Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01674">1674</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a99fd3ab55a1a27d6f75fcb9429962199" name="a99fd3ab55a1a27d6f75fcb9429962199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99fd3ab55a1a27d6f75fcb9429962199">&#9670;&#160;</a></span>AT91C_PIOB_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_PSR&#160;&#160;&#160;( 0xFFFFF608 ) /* (PIOB) PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01678">1678</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf646b62f4221bc3ed5df880c63a0391" name="adf646b62f4221bc3ed5df880c63a0391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf646b62f4221bc3ed5df880c63a0391">&#9670;&#160;</a></span>AT91C_PIOB_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOB_SODR&#160;&#160;&#160;( 0xFFFFF630 ) /* (PIOB) Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01691">1691</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abe19805a51d45572affc66cfde229eea" name="abe19805a51d45572affc66cfde229eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe19805a51d45572affc66cfde229eea">&#9670;&#160;</a></span>AT91C_PITC_CPIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_CPIV&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Current Periodic Interval Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00366">366</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aae5dbbf1a38069fd56dc429ea51ee675" name="aae5dbbf1a38069fd56dc429ea51ee675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5dbbf1a38069fd56dc429ea51ee675">&#9670;&#160;</a></span>AT91C_PITC_PICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PICNT&#160;&#160;&#160;( 0xFFF &lt;&lt; 20 )  /* (PITC) Periodic Interval Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00367">367</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a38c7f20272da9adc377b5061f1614ccb" name="a38c7f20272da9adc377b5061f1614ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c7f20272da9adc377b5061f1614ccb">&#9670;&#160;</a></span>AT91C_PITC_PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIIR&#160;&#160;&#160;( 0xFFFFFD3C ) /* (PITC) Period Interval Image Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01733">1733</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade8e662cf6facc2d3f6afe46362b823f" name="ade8e662cf6facc2d3f6afe46362b823f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8e662cf6facc2d3f6afe46362b823f">&#9670;&#160;</a></span>AT91C_PITC_PIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIMR&#160;&#160;&#160;( 0xFFFFFD30 ) /* (PITC) Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01734">1734</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a50f548a213ce527e05272128827d1a96" name="a50f548a213ce527e05272128827d1a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f548a213ce527e05272128827d1a96">&#9670;&#160;</a></span>AT91C_PITC_PISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PISR&#160;&#160;&#160;( 0xFFFFFD34 ) /* (PITC) Period Interval Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01732">1732</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a74f259e80bef7866567e4118c992146a" name="a74f259e80bef7866567e4118c992146a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f259e80bef7866567e4118c992146a">&#9670;&#160;</a></span>AT91C_PITC_PITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PITEN&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (PITC) Periodic Interval Timer Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00361">361</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac2d23cd44f3075eeaf71d4b80de494f8" name="ac2d23cd44f3075eeaf71d4b80de494f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d23cd44f3075eeaf71d4b80de494f8">&#9670;&#160;</a></span>AT91C_PITC_PITIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PITIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )    /* (PITC) Periodic Interval Timer Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00362">362</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9aa2174cedda4fea90f814f346caeb5" name="ad9aa2174cedda4fea90f814f346caeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9aa2174cedda4fea90f814f346caeb5">&#9670;&#160;</a></span>AT91C_PITC_PITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PITS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (PITC) Periodic Interval Timer Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00364">364</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a530cdd281b4fb0828fa30fa8bc6d9502" name="a530cdd281b4fb0828fa30fa8bc6d9502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530cdd281b4fb0828fa30fa8bc6d9502">&#9670;&#160;</a></span>AT91C_PITC_PIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIV&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Periodic Interval Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00360">360</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d9918c6442157386a416a8002a3353a" name="a5d9918c6442157386a416a8002a3353a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d9918c6442157386a416a8002a3353a">&#9670;&#160;</a></span>AT91C_PITC_PIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIVR&#160;&#160;&#160;( 0xFFFFFD38 ) /* (PITC) Period Interval Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01731">1731</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaa04778b864187f4ef69c232d5624c08" name="aaa04778b864187f4ef69c232d5624c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa04778b864187f4ef69c232d5624c08">&#9670;&#160;</a></span>AT91C_PMC_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (PMC) Programmable Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00275">275</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a813d97b4a832b927fb1c9ea734e0c49d" name="a813d97b4a832b927fb1c9ea734e0c49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813d97b4a832b927fb1c9ea734e0c49d">&#9670;&#160;</a></span>AT91C_PMC_CSS_MAIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_MAIN_CLK&#160;&#160;&#160;( 0x1 )      /* (PMC) Main Clock is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00277">277</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a240341dbb684bff674083a308408fb96" name="a240341dbb684bff674083a308408fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240341dbb684bff674083a308408fb96">&#9670;&#160;</a></span>AT91C_PMC_CSS_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_PLL_CLK&#160;&#160;&#160;( 0x3 )      /* (PMC) Clock from PLL is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00278">278</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab296199ccb1353e23d03f34b8278e2e0" name="ab296199ccb1353e23d03f34b8278e2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab296199ccb1353e23d03f34b8278e2e0">&#9670;&#160;</a></span>AT91C_PMC_CSS_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_SLOW_CLK&#160;&#160;&#160;( 0x0 )      /* (PMC) Slow Clock is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00276">276</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb1458f0e791aef764fdfd762f147874" name="abb1458f0e791aef764fdfd762f147874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1458f0e791aef764fdfd762f147874">&#9670;&#160;</a></span>AT91C_PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IDR&#160;&#160;&#160;( 0xFFFFFC64 ) /* (PMC) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01706">1706</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae13d5394223291f9364fb14552d4771c" name="ae13d5394223291f9364fb14552d4771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13d5394223291f9364fb14552d4771c">&#9670;&#160;</a></span>AT91C_PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IER&#160;&#160;&#160;( 0xFFFFFC60 ) /* (PMC) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01719">1719</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a5b425ea5993ada144b8945aaeb01b9" name="a8a5b425ea5993ada144b8945aaeb01b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5b425ea5993ada144b8945aaeb01b9">&#9670;&#160;</a></span>AT91C_PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IMR&#160;&#160;&#160;( 0xFFFFFC6C ) /* (PMC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01718">1718</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a794cb8ea85aa95014e6b4a6a527b1988" name="a794cb8ea85aa95014e6b4a6a527b1988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794cb8ea85aa95014e6b4a6a527b1988">&#9670;&#160;</a></span>AT91C_PMC_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_LOCK&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (PMC) PLL Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00290">290</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a24111130e9e504b91bb2d642578e5a89" name="a24111130e9e504b91bb2d642578e5a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24111130e9e504b91bb2d642578e5a89">&#9670;&#160;</a></span>AT91C_PMC_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCFR&#160;&#160;&#160;( 0xFFFFFC24 ) /* (PMC) Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01716">1716</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb85fb0075508332e1fde3b0141a1f77" name="abb85fb0075508332e1fde3b0141a1f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85fb0075508332e1fde3b0141a1f77">&#9670;&#160;</a></span>AT91C_PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCKR&#160;&#160;&#160;( 0xFFFFFC30 ) /* (PMC) Master Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01711">1711</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a5bcb27abbe8c2fc3c2b9a4bad3bf69" name="a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">&#9670;&#160;</a></span>AT91C_PMC_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCKRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (PMC) MCK_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00291">291</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a51eb37fbaf5750d3e97aa86cebc88c1e" name="a51eb37fbaf5750d3e97aa86cebc88c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51eb37fbaf5750d3e97aa86cebc88c1e">&#9670;&#160;</a></span>AT91C_PMC_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MOR&#160;&#160;&#160;( 0xFFFFFC20 ) /* (PMC) Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01707">1707</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab701153e8fa354983de157cfadedd7a2" name="ab701153e8fa354983de157cfadedd7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab701153e8fa354983de157cfadedd7a2">&#9670;&#160;</a></span>AT91C_PMC_MOSCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MOSCS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) MOSC Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00289">289</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4221f74fe26f80f7001a68f3b3428587" name="a4221f74fe26f80f7001a68f3b3428587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4221f74fe26f80f7001a68f3b3428587">&#9670;&#160;</a></span>AT91C_PMC_PCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCDR&#160;&#160;&#160;( 0xFFFFFC14 ) /* (PMC) Peripheral Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01713">1713</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4a25b7100b143d46b7eab974f8f383af" name="a4a25b7100b143d46b7eab974f8f383af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a25b7100b143d46b7eab974f8f383af">&#9670;&#160;</a></span>AT91C_PMC_PCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCER&#160;&#160;&#160;( 0xFFFFFC10 ) /* (PMC) Peripheral Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01709">1709</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0b54b8eec4f185d31b506fa4ebb4659" name="ac0b54b8eec4f185d31b506fa4ebb4659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b54b8eec4f185d31b506fa4ebb4659">&#9670;&#160;</a></span>AT91C_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) Processor Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00263">263</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4134e46a5c50b17e112c5641d0d46dff" name="a4134e46a5c50b17e112c5641d0d46dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4134e46a5c50b17e112c5641d0d46dff">&#9670;&#160;</a></span>AT91C_PMC_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00265">265</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0dfbbfdfce6a84247e6c785f2d76c8a8" name="a0dfbbfdfce6a84247e6c785f2d76c8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfbbfdfce6a84247e6c785f2d76c8a8">&#9670;&#160;</a></span>AT91C_PMC_PCK0RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK0RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00292">292</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4e39ed61c203c605be7ed47c73213fe" name="aa4e39ed61c203c605be7ed47c73213fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e39ed61c203c605be7ed47c73213fe">&#9670;&#160;</a></span>AT91C_PMC_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00266">266</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9eaab47529d85c7eea6e644e216ea944" name="a9eaab47529d85c7eea6e644e216ea944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaab47529d85c7eea6e644e216ea944">&#9670;&#160;</a></span>AT91C_PMC_PCK1RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK1RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00293">293</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95ea2ca477d7add1e5e4d9ee9821dc45" name="a95ea2ca477d7add1e5e4d9ee9821dc45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ea2ca477d7add1e5e4d9ee9821dc45">&#9670;&#160;</a></span>AT91C_PMC_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00267">267</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa57ac639cfd8784dfbdd7e6bf446f60f" name="aa57ac639cfd8784dfbdd7e6bf446f60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57ac639cfd8784dfbdd7e6bf446f60f">&#9670;&#160;</a></span>AT91C_PMC_PCK2RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK2RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00294">294</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82d9fe431c9b62e9a5f83c2dfa65c83a" name="a82d9fe431c9b62e9a5f83c2dfa65c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d9fe431c9b62e9a5f83c2dfa65c83a">&#9670;&#160;</a></span>AT91C_PMC_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00268">268</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a988a2dbbf4e21bf734c68a82396ec9b4" name="a988a2dbbf4e21bf734c68a82396ec9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988a2dbbf4e21bf734c68a82396ec9b4">&#9670;&#160;</a></span>AT91C_PMC_PCK3RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK3RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00295">295</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d09bf3616f0ec2c9fa6b85eff2a97d6" name="a1d09bf3616f0ec2c9fa6b85eff2a97d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d09bf3616f0ec2c9fa6b85eff2a97d6">&#9670;&#160;</a></span>AT91C_PMC_PCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCKR&#160;&#160;&#160;( 0xFFFFFC40 ) /* (PMC) Programmable Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01710">1710</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45941ff78c1aa2bce656679d88dcc6f1" name="a45941ff78c1aa2bce656679d88dcc6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45941ff78c1aa2bce656679d88dcc6f1">&#9670;&#160;</a></span>AT91C_PMC_PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCSR&#160;&#160;&#160;( 0xFFFFFC18 ) /* (PMC) Peripheral Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01715">1715</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae50e3b1a9b5c04f26f656d5e1e631d15" name="ae50e3b1a9b5c04f26f656d5e1e631d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50e3b1a9b5c04f26f656d5e1e631d15">&#9670;&#160;</a></span>AT91C_PMC_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PLLR&#160;&#160;&#160;( 0xFFFFFC2C ) /* (PMC) PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01708">1708</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5008f2f510effd06886208cf385e03d5" name="a5008f2f510effd06886208cf385e03d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5008f2f510effd06886208cf385e03d5">&#9670;&#160;</a></span>AT91C_PMC_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES&#160;&#160;&#160;( 0x7 &lt;&lt; 2 ) /* (PMC) Programmable Clock Prescaler */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00279">279</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af93c30b1c33911e107f7d80ec3bd447b" name="af93c30b1c33911e107f7d80ec3bd447b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93c30b1c33911e107f7d80ec3bd447b">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (PMC) Selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00280">280</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a600afc9944b0a01f4a750da8962c5316" name="a600afc9944b0a01f4a750da8962c5316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600afc9944b0a01f4a750da8962c5316">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_16&#160;&#160;&#160;( 0x4 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00284">284</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a771237f361ba9230f118bbf90f008a5a" name="a771237f361ba9230f118bbf90f008a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771237f361ba9230f118bbf90f008a5a">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00281">281</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3c6b34ef4131c2d5b242e3356a4fb4ee" name="a3c6b34ef4131c2d5b242e3356a4fb4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6b34ef4131c2d5b242e3356a4fb4ee">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_32&#160;&#160;&#160;( 0x5 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00285">285</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6e6a4ecd6663b6c0ee70c090d7e98894" name="a6e6a4ecd6663b6c0ee70c090d7e98894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6a4ecd6663b6c0ee70c090d7e98894">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_4&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00282">282</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a16055efe37c00e395bf9b8e9d6d4c827" name="a16055efe37c00e395bf9b8e9d6d4c827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16055efe37c00e395bf9b8e9d6d4c827">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_64&#160;&#160;&#160;( 0x6 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00286">286</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac18fc13dafdb8d4594dbba875bed09a6" name="ac18fc13dafdb8d4594dbba875bed09a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18fc13dafdb8d4594dbba875bed09a6">&#9670;&#160;</a></span>AT91C_PMC_PRES_CLK_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_8&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00283">283</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87bc88b19d5789ec85a38c66d4ebd0f3" name="a87bc88b19d5789ec85a38c66d4ebd0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bc88b19d5789ec85a38c66d4ebd0f3">&#9670;&#160;</a></span>AT91C_PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCDR&#160;&#160;&#160;( 0xFFFFFC04 ) /* (PMC) System Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01712">1712</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1088f086d92d3ac3ad028428e29b2144" name="a1088f086d92d3ac3ad028428e29b2144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1088f086d92d3ac3ad028428e29b2144">&#9670;&#160;</a></span>AT91C_PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCER&#160;&#160;&#160;( 0xFFFFFC00 ) /* (PMC) System Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01717">1717</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a37faefdfe5ec7ef841972e1fc1877d5e" name="a37faefdfe5ec7ef841972e1fc1877d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37faefdfe5ec7ef841972e1fc1877d5e">&#9670;&#160;</a></span>AT91C_PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCSR&#160;&#160;&#160;( 0xFFFFFC08 ) /* (PMC) System Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01714">1714</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6b5b2d1ea05554869d89a3a2fc6bcd4e" name="a6b5b2d1ea05554869d89a3a2fc6bcd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5b2d1ea05554869d89a3a2fc6bcd4e">&#9670;&#160;</a></span>AT91C_PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SR&#160;&#160;&#160;( 0xFFFFFC68 ) /* (PMC) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01720">1720</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1503d9b3a20ac41fcd02106c6a05812e" name="a1503d9b3a20ac41fcd02106c6a05812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1503d9b3a20ac41fcd02106c6a05812e">&#9670;&#160;</a></span>AT91C_PMC_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_UDP&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (PMC) USB Device Port Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00264">264</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5343cdc8e24a06313c79c396e5e05007" name="a5343cdc8e24a06313c79c396e5e05007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5343cdc8e24a06313c79c396e5e05007">&#9670;&#160;</a></span>AT91C_PWMC_CALG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CALG&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Alignment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00795">795</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afb29e1cc4a83bb7c7fe7f7481b47920b" name="afb29e1cc4a83bb7c7fe7f7481b47920b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb29e1cc4a83bb7c7fe7f7481b47920b">&#9670;&#160;</a></span>AT91C_PWMC_CCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CCNT&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00803">803</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac334ec5d6b396e653abffe96a8d42904" name="ac334ec5d6b396e653abffe96a8d42904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac334ec5d6b396e653abffe96a8d42904">&#9670;&#160;</a></span>AT91C_PWMC_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CDTY&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Duty Cycle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00799">799</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12a3982752e349fccc0ce61caa58c2ee" name="a12a3982752e349fccc0ce61caa58c2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a3982752e349fccc0ce61caa58c2ee">&#9670;&#160;</a></span>AT91C_PWMC_CH0_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_CCNTR&#160;&#160;&#160;( 0xFFFCC20C ) /* (PWMC_CH0) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01906">1906</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace3bf9bfb3d4eb9c97a43161be908867" name="ace3bf9bfb3d4eb9c97a43161be908867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3bf9bfb3d4eb9c97a43161be908867">&#9670;&#160;</a></span>AT91C_PWMC_CH0_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_CDTYR&#160;&#160;&#160;( 0xFFFCC204 ) /* (PWMC_CH0) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01903">1903</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a553675e94a17042b594cc5b6421ed123" name="a553675e94a17042b594cc5b6421ed123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a553675e94a17042b594cc5b6421ed123">&#9670;&#160;</a></span>AT91C_PWMC_CH0_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_CMR&#160;&#160;&#160;( 0xFFFCC200 ) /* (PWMC_CH0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01904">1904</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaffd46275f079b2bc5568bbe87c676ff" name="aaffd46275f079b2bc5568bbe87c676ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffd46275f079b2bc5568bbe87c676ff">&#9670;&#160;</a></span>AT91C_PWMC_CH0_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_CPRDR&#160;&#160;&#160;( 0xFFFCC208 ) /* (PWMC_CH0) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01902">1902</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9a372aa7bc8694c8316aa79402caaa46" name="a9a372aa7bc8694c8316aa79402caaa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a372aa7bc8694c8316aa79402caaa46">&#9670;&#160;</a></span>AT91C_PWMC_CH0_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_CUPDR&#160;&#160;&#160;( 0xFFFCC210 ) /* (PWMC_CH0) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01905">1905</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a14caa17444f312f3cd3e264381822a27" name="a14caa17444f312f3cd3e264381822a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14caa17444f312f3cd3e264381822a27">&#9670;&#160;</a></span>AT91C_PWMC_CH0_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH0_Reserved&#160;&#160;&#160;( 0xFFFCC214 ) /* (PWMC_CH0) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01901">1901</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a785a86474dd34cda12cac953d4f728a8" name="a785a86474dd34cda12cac953d4f728a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785a86474dd34cda12cac953d4f728a8">&#9670;&#160;</a></span>AT91C_PWMC_CH1_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_CCNTR&#160;&#160;&#160;( 0xFFFCC22C ) /* (PWMC_CH1) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01897">1897</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a856d2141138eb7946859750ef7d8ab6c" name="a856d2141138eb7946859750ef7d8ab6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856d2141138eb7946859750ef7d8ab6c">&#9670;&#160;</a></span>AT91C_PWMC_CH1_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_CDTYR&#160;&#160;&#160;( 0xFFFCC224 ) /* (PWMC_CH1) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01898">1898</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bb93db0c57925fa32d2a2e214a5e1b6" name="a9bb93db0c57925fa32d2a2e214a5e1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb93db0c57925fa32d2a2e214a5e1b6">&#9670;&#160;</a></span>AT91C_PWMC_CH1_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_CMR&#160;&#160;&#160;( 0xFFFCC220 ) /* (PWMC_CH1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01899">1899</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff63953e62e0fc883f37c6228c3c60f8" name="aff63953e62e0fc883f37c6228c3c60f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff63953e62e0fc883f37c6228c3c60f8">&#9670;&#160;</a></span>AT91C_PWMC_CH1_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_CPRDR&#160;&#160;&#160;( 0xFFFCC228 ) /* (PWMC_CH1) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01896">1896</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a826ed8802943535fa7c4b326f146a0" name="a7a826ed8802943535fa7c4b326f146a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a826ed8802943535fa7c4b326f146a0">&#9670;&#160;</a></span>AT91C_PWMC_CH1_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_CUPDR&#160;&#160;&#160;( 0xFFFCC230 ) /* (PWMC_CH1) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01895">1895</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb0fb5fe2ce827523d1c1007fb85e443" name="adb0fb5fe2ce827523d1c1007fb85e443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0fb5fe2ce827523d1c1007fb85e443">&#9670;&#160;</a></span>AT91C_PWMC_CH1_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH1_Reserved&#160;&#160;&#160;( 0xFFFCC234 ) /* (PWMC_CH1) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01894">1894</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a209cc49c7a258c24ee6a9a0d479aa8ac" name="a209cc49c7a258c24ee6a9a0d479aa8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209cc49c7a258c24ee6a9a0d479aa8ac">&#9670;&#160;</a></span>AT91C_PWMC_CH2_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_CCNTR&#160;&#160;&#160;( 0xFFFCC24C ) /* (PWMC_CH2) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01889">1889</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a92c3c03a51e3e7f79f6ee18fc8bcf76f" name="a92c3c03a51e3e7f79f6ee18fc8bcf76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c3c03a51e3e7f79f6ee18fc8bcf76f">&#9670;&#160;</a></span>AT91C_PWMC_CH2_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_CDTYR&#160;&#160;&#160;( 0xFFFCC244 ) /* (PWMC_CH2) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01892">1892</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32347890c4851b3406ce936398e39432" name="a32347890c4851b3406ce936398e39432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32347890c4851b3406ce936398e39432">&#9670;&#160;</a></span>AT91C_PWMC_CH2_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_CMR&#160;&#160;&#160;( 0xFFFCC240 ) /* (PWMC_CH2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01888">1888</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7fadf4844d900392e5ed49050542c6b8" name="a7fadf4844d900392e5ed49050542c6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fadf4844d900392e5ed49050542c6b8">&#9670;&#160;</a></span>AT91C_PWMC_CH2_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_CPRDR&#160;&#160;&#160;( 0xFFFCC248 ) /* (PWMC_CH2) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01890">1890</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ababcd11fb7412ba08cbb402f2e52de25" name="ababcd11fb7412ba08cbb402f2e52de25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababcd11fb7412ba08cbb402f2e52de25">&#9670;&#160;</a></span>AT91C_PWMC_CH2_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_CUPDR&#160;&#160;&#160;( 0xFFFCC250 ) /* (PWMC_CH2) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01891">1891</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad06043e1478867fefe7b1e845abce62b" name="ad06043e1478867fefe7b1e845abce62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06043e1478867fefe7b1e845abce62b">&#9670;&#160;</a></span>AT91C_PWMC_CH2_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH2_Reserved&#160;&#160;&#160;( 0xFFFCC254 ) /* (PWMC_CH2) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01887">1887</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a124fc7b03f5d2a89bef9af3b0c5fa3d8" name="a124fc7b03f5d2a89bef9af3b0c5fa3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124fc7b03f5d2a89bef9af3b0c5fa3d8">&#9670;&#160;</a></span>AT91C_PWMC_CH3_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_CCNTR&#160;&#160;&#160;( 0xFFFCC26C ) /* (PWMC_CH3) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01884">1884</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8dfa995191cce3441d3b7f3297456191" name="a8dfa995191cce3441d3b7f3297456191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfa995191cce3441d3b7f3297456191">&#9670;&#160;</a></span>AT91C_PWMC_CH3_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_CDTYR&#160;&#160;&#160;( 0xFFFCC264 ) /* (PWMC_CH3) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01883">1883</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a431c9fa2f5860f1961f9e606ac9e74a7" name="a431c9fa2f5860f1961f9e606ac9e74a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a431c9fa2f5860f1961f9e606ac9e74a7">&#9670;&#160;</a></span>AT91C_PWMC_CH3_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_CMR&#160;&#160;&#160;( 0xFFFCC260 ) /* (PWMC_CH3) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01885">1885</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7778deca77864dd09acddb9162e167a8" name="a7778deca77864dd09acddb9162e167a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7778deca77864dd09acddb9162e167a8">&#9670;&#160;</a></span>AT91C_PWMC_CH3_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_CPRDR&#160;&#160;&#160;( 0xFFFCC268 ) /* (PWMC_CH3) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01882">1882</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a915acc240487778b99f3e303e95b0935" name="a915acc240487778b99f3e303e95b0935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915acc240487778b99f3e303e95b0935">&#9670;&#160;</a></span>AT91C_PWMC_CH3_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_CUPDR&#160;&#160;&#160;( 0xFFFCC270 ) /* (PWMC_CH3) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01880">1880</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a15112cd084e065033413c5f6785ee541" name="a15112cd084e065033413c5f6785ee541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15112cd084e065033413c5f6785ee541">&#9670;&#160;</a></span>AT91C_PWMC_CH3_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CH3_Reserved&#160;&#160;&#160;( 0xFFFCC274 ) /* (PWMC_CH3) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01881">1881</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4ca7975eb170ea029255aa13efe63908" name="a4ca7975eb170ea029255aa13efe63908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca7975eb170ea029255aa13efe63908">&#9670;&#160;</a></span>AT91C_PWMC_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (PWMC) Channel ID 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00829">829</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa41d6106e3fe0a8366622de6bdbec2a8" name="aa41d6106e3fe0a8366622de6bdbec2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41d6106e3fe0a8366622de6bdbec2a8">&#9670;&#160;</a></span>AT91C_PWMC_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (PWMC) Channel ID 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00830">830</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a07679c8f5c52bb41c9317a2213f48dd4" name="a07679c8f5c52bb41c9317a2213f48dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07679c8f5c52bb41c9317a2213f48dd4">&#9670;&#160;</a></span>AT91C_PWMC_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (PWMC) Channel ID 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00831">831</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9b989525e43ef5fcdb9eca00a9c4f75" name="ad9b989525e43ef5fcdb9eca00a9c4f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b989525e43ef5fcdb9eca00a9c4f75">&#9670;&#160;</a></span>AT91C_PWMC_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (PWMC) Channel ID 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00832">832</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52d089832ea954b3970fe3fa613871a4" name="a52d089832ea954b3970fe3fa613871a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d089832ea954b3970fe3fa613871a4">&#9670;&#160;</a></span>AT91C_PWMC_CPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPD&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update Period */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00797">797</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a980337fe08cff463cf4b907afbf94b5b" name="a980337fe08cff463cf4b907afbf94b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980337fe08cff463cf4b907afbf94b5b">&#9670;&#160;</a></span>AT91C_PWMC_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPOL&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00796">796</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87acdedf8ce9be836d024cfa1b213af0" name="a87acdedf8ce9be836d024cfa1b213af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87acdedf8ce9be836d024cfa1b213af0">&#9670;&#160;</a></span>AT91C_PWMC_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRD&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Period */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00801">801</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a92111764b223a0bf7305ec4693a80584" name="a92111764b223a0bf7305ec4693a80584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92111764b223a0bf7305ec4693a80584">&#9670;&#160;</a></span>AT91C_PWMC_CPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Pre-scaler : PWMC_CLKx */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00791">791</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5016eb27e1ccdbcc0957873d46ec017a" name="a5016eb27e1ccdbcc0957873d46ec017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5016eb27e1ccdbcc0957873d46ec017a">&#9670;&#160;</a></span>AT91C_PWMC_CPRE_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCK&#160;&#160;&#160;( 0x0 )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00792">792</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ef05931cd8d7c9c6239b82138e4ff22" name="a5ef05931cd8d7c9c6239b82138e4ff22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef05931cd8d7c9c6239b82138e4ff22">&#9670;&#160;</a></span>AT91C_PWMC_CPRE_MCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCKA&#160;&#160;&#160;( 0xB )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00793">793</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d72dd7e4351fcc2cea8ad191ef93e70" name="a5d72dd7e4351fcc2cea8ad191ef93e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d72dd7e4351fcc2cea8ad191ef93e70">&#9670;&#160;</a></span>AT91C_PWMC_CPRE_MCKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCKB&#160;&#160;&#160;( 0xC )       /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00794">794</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aee1a0a02872a39bf134892ec37efafac" name="aee1a0a02872a39bf134892ec37efafac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1a0a02872a39bf134892ec37efafac">&#9670;&#160;</a></span>AT91C_PWMC_CUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CUPD&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00805">805</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46b3482eea9839c7c0cb5b46981c25ee" name="a46b3482eea9839c7c0cb5b46981c25ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b3482eea9839c7c0cb5b46981c25ee">&#9670;&#160;</a></span>AT91C_PWMC_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIS&#160;&#160;&#160;( 0xFFFCC008 ) /* (PWMC) PWMC Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01909">1909</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3108f527efb1a0026e7a5bd7dbaf4613" name="a3108f527efb1a0026e7a5bd7dbaf4613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3108f527efb1a0026e7a5bd7dbaf4613">&#9670;&#160;</a></span>AT91C_PWMC_DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIVA&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (PWMC) CLKA divide factor. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00822">822</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad34024a5488dc9ccbf410b85489eac28" name="ad34024a5488dc9ccbf410b85489eac28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34024a5488dc9ccbf410b85489eac28">&#9670;&#160;</a></span>AT91C_PWMC_DIVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIVB&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (PWMC) CLKB divide factor. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00825">825</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a349c6cdf8efd599be9aad642d5947897" name="a349c6cdf8efd599be9aad642d5947897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349c6cdf8efd599be9aad642d5947897">&#9670;&#160;</a></span>AT91C_PWMC_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_ENA&#160;&#160;&#160;( 0xFFFCC004 ) /* (PWMC) PWMC Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01916">1916</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abae5ad1dbcedf38d254c63f0cbf33dfc" name="abae5ad1dbcedf38d254c63f0cbf33dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae5ad1dbcedf38d254c63f0cbf33dfc">&#9670;&#160;</a></span>AT91C_PWMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IDR&#160;&#160;&#160;( 0xFFFCC014 ) /* (PWMC) PWMC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01908">1908</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5748102c4fa746762dabc4b81b1d2028" name="a5748102c4fa746762dabc4b81b1d2028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5748102c4fa746762dabc4b81b1d2028">&#9670;&#160;</a></span>AT91C_PWMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IER&#160;&#160;&#160;( 0xFFFCC010 ) /* (PWMC) PWMC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01910">1910</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af52294ff74025db434e4cd82eb504863" name="af52294ff74025db434e4cd82eb504863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52294ff74025db434e4cd82eb504863">&#9670;&#160;</a></span>AT91C_PWMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IMR&#160;&#160;&#160;( 0xFFFCC018 ) /* (PWMC) PWMC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01914">1914</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a501d561efa98cdc2d1e92d45995baabf" name="a501d561efa98cdc2d1e92d45995baabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501d561efa98cdc2d1e92d45995baabf">&#9670;&#160;</a></span>AT91C_PWMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_ISR&#160;&#160;&#160;( 0xFFFCC01C ) /* (PWMC) PWMC Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01912">1912</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1677fa23df0aebce419d3ed6f916cd55" name="a1677fa23df0aebce419d3ed6f916cd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1677fa23df0aebce419d3ed6f916cd55">&#9670;&#160;</a></span>AT91C_PWMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_MR&#160;&#160;&#160;( 0xFFFCC000 ) /* (PWMC) PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01915">1915</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9cbbd9f834ebf9858a6097cf5af5e63a" name="a9cbbd9f834ebf9858a6097cf5af5e63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbbd9f834ebf9858a6097cf5af5e63a">&#9670;&#160;</a></span>AT91C_PWMC_PREA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREA&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (PWMC) Divider Input Clock Prescaler <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00823">823</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a477e34e6f4e44028a66672fae268c633" name="a477e34e6f4e44028a66672fae268c633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477e34e6f4e44028a66672fae268c633">&#9670;&#160;</a></span>AT91C_PWMC_PREA_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREA_MCK&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (PWMC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00824">824</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a307a50fad99227683ab61e7be70d50cf" name="a307a50fad99227683ab61e7be70d50cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307a50fad99227683ab61e7be70d50cf">&#9670;&#160;</a></span>AT91C_PWMC_PREB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREB&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (PWMC) Divider Input Clock Prescaler B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00826">826</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7900e3d28d1888130f9f70c954e6424a" name="a7900e3d28d1888130f9f70c954e6424a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7900e3d28d1888130f9f70c954e6424a">&#9670;&#160;</a></span>AT91C_PWMC_PREB_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREB_MCK&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )  /* (PWMC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00827">827</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc443b3aad4ece9b474689b297d1fe6d" name="afc443b3aad4ece9b474689b297d1fe6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc443b3aad4ece9b474689b297d1fe6d">&#9670;&#160;</a></span>AT91C_PWMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_SR&#160;&#160;&#160;( 0xFFFCC00C ) /* (PWMC) PWMC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01913">1913</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4deef43514fe6c052050cb67979421c7" name="a4deef43514fe6c052050cb67979421c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deef43514fe6c052050cb67979421c7">&#9670;&#160;</a></span>AT91C_PWMC_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_VR&#160;&#160;&#160;( 0xFFFCC0FC ) /* (PWMC) PWMC Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01911">1911</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05c7925d4222e93229ff3cb2633aa20d" name="a05c7925d4222e93229ff3cb2633aa20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c7925d4222e93229ff3cb2633aa20d">&#9670;&#160;</a></span>AT91C_RSTC_BODIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_BODIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) Brownout Detection Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00328">328</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad836bd7b8548dfc47593ebd8a3ff4011" name="ad836bd7b8548dfc47593ebd8a3ff4011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad836bd7b8548dfc47593ebd8a3ff4011">&#9670;&#160;</a></span>AT91C_RSTC_BODSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_BODSTS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) Brownout Detection Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00314">314</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88087fec0c0bd6fb62dc4ca27005648a" name="a88087fec0c0bd6fb62dc4ca27005648a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88087fec0c0bd6fb62dc4ca27005648a">&#9670;&#160;</a></span>AT91C_RSTC_ERSTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_ERSTL&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (RSTC) User Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00327">327</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57e2c621b94abfd7ad35c31c33dcac6d" name="a57e2c621b94abfd7ad35c31c33dcac6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e2c621b94abfd7ad35c31c33dcac6d">&#9670;&#160;</a></span>AT91C_RSTC_EXTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_EXTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (RSTC) External Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00310">310</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa18a97761386e5a18f74400eeda6f113" name="aa18a97761386e5a18f74400eeda6f113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18a97761386e5a18f74400eeda6f113">&#9670;&#160;</a></span>AT91C_RSTC_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_KEY&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (RSTC) Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00311">311</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad59ae3b16ce8892f89f0a445c15b74b6" name="ad59ae3b16ce8892f89f0a445c15b74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59ae3b16ce8892f89f0a445c15b74b6">&#9670;&#160;</a></span>AT91C_RSTC_NRSTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_NRSTL&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) NRST pin level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00322">322</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a955d030f26231412c120bb3132ce56e2" name="a955d030f26231412c120bb3132ce56e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955d030f26231412c120bb3132ce56e2">&#9670;&#160;</a></span>AT91C_RSTC_PERRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_PERRST&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (RSTC) Peripheral Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00309">309</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac6f23b32adaeb850f3db01283604d905" name="ac6f23b32adaeb850f3db01283604d905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f23b32adaeb850f3db01283604d905">&#9670;&#160;</a></span>AT91C_RSTC_PROCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_PROCRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) Processor Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00308">308</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8414408466eaac0fcf732684368f7b0" name="aa8414408466eaac0fcf732684368f7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8414408466eaac0fcf732684368f7b0">&#9670;&#160;</a></span>AT91C_RSTC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RCR&#160;&#160;&#160;( 0xFFFFFD00 ) /* (RSTC) Reset Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01722">1722</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad82c9e23066554637f65bc863f35a0e6" name="ad82c9e23066554637f65bc863f35a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82c9e23066554637f65bc863f35a0e6">&#9670;&#160;</a></span>AT91C_RSTC_RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RMR&#160;&#160;&#160;( 0xFFFFFD08 ) /* (RSTC) Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01723">1723</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e6d4b6d0e39356bf52e12e2fb982e8f" name="a3e6d4b6d0e39356bf52e12e2fb982e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6d4b6d0e39356bf52e12e2fb982e8f">&#9670;&#160;</a></span>AT91C_RSTC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSR&#160;&#160;&#160;( 0xFFFFFD04 ) /* (RSTC) Reset Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01724">1724</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acf50947499d8142fca62ea626b77fce0" name="acf50947499d8142fca62ea626b77fce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf50947499d8142fca62ea626b77fce0">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (RSTC) Reset Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00315">315</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a656db27a982840c08cafa4df24849ef0" name="a656db27a982840c08cafa4df24849ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656db27a982840c08cafa4df24849ef0">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_BROWNOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_BROWNOUT&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (RSTC) Brownout Reset occurred. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00321">321</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac8c4290ddd698e23911614b353f97ec2" name="ac8c4290ddd698e23911614b353f97ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c4290ddd698e23911614b353f97ec2">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_POWERUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_POWERUP&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (RSTC) Power-up Reset. VDDCORE rising. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00316">316</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a34c1d1d25e07ff7a86ad2e0f3d4d1538" name="a34c1d1d25e07ff7a86ad2e0f3d4d1538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c1d1d25e07ff7a86ad2e0f3d4d1538">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_SOFTWARE&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (RSTC) Software Reset. Processor reset required by <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> software. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00319">319</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad12ffeb4a28ade956274fec7cdab34f7" name="ad12ffeb4a28ade956274fec7cdab34f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12ffeb4a28ade956274fec7cdab34f7">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_USER&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (RSTC) User Reset. NRST pin detected low. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00320">320</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aee9aa42b293f2cfdd33534e5450a391b" name="aee9aa42b293f2cfdd33534e5450a391b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9aa42b293f2cfdd33534e5450a391b">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_WAKEUP&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (RSTC) WakeUp Reset. VDDCORE rising. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00317">317</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a61b7102af0f1a772a46654cb83eabbd3" name="a61b7102af0f1a772a46654cb83eabbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b7102af0f1a772a46654cb83eabbd3">&#9670;&#160;</a></span>AT91C_RSTC_RSTTYP_WATCHDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSTTYP_WATCHDOG&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00318">318</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8aec8f15a7c4fd75723da11513a9119" name="ab8aec8f15a7c4fd75723da11513a9119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8aec8f15a7c4fd75723da11513a9119">&#9670;&#160;</a></span>AT91C_RSTC_SRCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_SRCMP&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (RSTC) Software Reset Command in Progress. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00323">323</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa267aca405f117ff10304d5900292aaa" name="aa267aca405f117ff10304d5900292aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa267aca405f117ff10304d5900292aaa">&#9670;&#160;</a></span>AT91C_RSTC_URSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_URSTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00325">325</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac4c3efb23695a0ecc4ec7cd7bd36950b" name="ac4c3efb23695a0ecc4ec7cd7bd36950b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c3efb23695a0ecc4ec7cd7bd36950b">&#9670;&#160;</a></span>AT91C_RSTC_URSTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_URSTIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (RSTC) User Reset Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00326">326</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8647938ff8ece9ed87e31620c83f0301" name="a8647938ff8ece9ed87e31620c83f0301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8647938ff8ece9ed87e31620c83f0301">&#9670;&#160;</a></span>AT91C_RSTC_URSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_URSTS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00313">313</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3a25ccc49d33d296f1369fbe0de131ab" name="a3a25ccc49d33d296f1369fbe0de131ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a25ccc49d33d296f1369fbe0de131ab">&#9670;&#160;</a></span>AT91C_RTTC_ALMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_ALMIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (RTTC) Alarm Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00340">340</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22bf9ab29ce142fff96b15fc77d2091e" name="a22bf9ab29ce142fff96b15fc77d2091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bf9ab29ce142fff96b15fc77d2091e">&#9670;&#160;</a></span>AT91C_RTTC_ALMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_ALMS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (RTTC) Real-time Alarm Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00348">348</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acebecb0a20c4f0b4ae212213cad51fc4" name="acebecb0a20c4f0b4ae212213cad51fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebecb0a20c4f0b4ae212213cad51fc4">&#9670;&#160;</a></span>AT91C_RTTC_ALMV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_ALMV&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Alarm Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00344">344</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d31b14a0e5428ef9db156cefed59d7a" name="a9d31b14a0e5428ef9db156cefed59d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d31b14a0e5428ef9db156cefed59d7a">&#9670;&#160;</a></span>AT91C_RTTC_CRTV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_CRTV&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Current Real-time Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00346">346</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a18e3408b2bf0d11fdfc3311c376c7f66" name="a18e3408b2bf0d11fdfc3311c376c7f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e3408b2bf0d11fdfc3311c376c7f66">&#9670;&#160;</a></span>AT91C_RTTC_RTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTAR&#160;&#160;&#160;( 0xFFFFFD24 ) /* (RTTC) Real-time Alarm Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01729">1729</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c5f38be61b98909c5794acc970d3559" name="a5c5f38be61b98909c5794acc970d3559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5f38be61b98909c5794acc970d3559">&#9670;&#160;</a></span>AT91C_RTTC_RTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTMR&#160;&#160;&#160;( 0xFFFFFD20 ) /* (RTTC) Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01727">1727</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adffc1c654af2fc3ab5ffc0521787f216" name="adffc1c654af2fc3ab5ffc0521787f216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffc1c654af2fc3ab5ffc0521787f216">&#9670;&#160;</a></span>AT91C_RTTC_RTPRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTPRES&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (RTTC) Real-time Timer Prescaler Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00339">339</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabc2e8ffc38e2582b71bf4647f592b34" name="aabc2e8ffc38e2582b71bf4647f592b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc2e8ffc38e2582b71bf4647f592b34">&#9670;&#160;</a></span>AT91C_RTTC_RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTSR&#160;&#160;&#160;( 0xFFFFFD2C ) /* (RTTC) Real-time Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01726">1726</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0cae5928afb38404973b0489ed5d0b51" name="a0cae5928afb38404973b0489ed5d0b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cae5928afb38404973b0489ed5d0b51">&#9670;&#160;</a></span>AT91C_RTTC_RTTINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTTINC&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (RTTC) Real-time Timer Increment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00349">349</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b1fa743c6388662c279b13e931fbf1b" name="a8b1fa743c6388662c279b13e931fbf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1fa743c6388662c279b13e931fbf1b">&#9670;&#160;</a></span>AT91C_RTTC_RTTINCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTTINCIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )   /* (RTTC) Real Time Timer Increment Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00341">341</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab2a693e4069960bc7a8bef5e76040002" name="ab2a693e4069960bc7a8bef5e76040002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a693e4069960bc7a8bef5e76040002">&#9670;&#160;</a></span>AT91C_RTTC_RTTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )   /* (RTTC) Real Time Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00342">342</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09cf6a8ffec373af5be6af2bbe4a2b46" name="a09cf6a8ffec373af5be6af2bbe4a2b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cf6a8ffec373af5be6af2bbe4a2b46">&#9670;&#160;</a></span>AT91C_RTTC_RTVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTVR&#160;&#160;&#160;( 0xFFFFFD28 ) /* (RTTC) Real-time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01728">1728</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d2d5a236ed6a7dbe5a9cef55667755e" name="a9d2d5a236ed6a7dbe5a9cef55667755e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2d5a236ed6a7dbe5a9cef55667755e">&#9670;&#160;</a></span>AT91C_SPI0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_CR&#160;&#160;&#160;( 0xFFFE0000 ) /* (SPI0) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01784">1784</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82dfdd3a4e4e8407b612214a5b4b494e" name="a82dfdd3a4e4e8407b612214a5b4b494e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dfdd3a4e4e8407b612214a5b4b494e">&#9670;&#160;</a></span>AT91C_SPI0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_CSR&#160;&#160;&#160;( 0xFFFE0030 ) /* (SPI0) Chip Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01789">1789</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afcb2a34777dde59debdcdad9ca6f1506" name="afcb2a34777dde59debdcdad9ca6f1506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb2a34777dde59debdcdad9ca6f1506">&#9670;&#160;</a></span>AT91C_SPI0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_IDR&#160;&#160;&#160;( 0xFFFE0018 ) /* (SPI0) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01783">1783</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aadc516894c76b80ac3e523cbd38da15a" name="aadc516894c76b80ac3e523cbd38da15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc516894c76b80ac3e523cbd38da15a">&#9670;&#160;</a></span>AT91C_SPI0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_IER&#160;&#160;&#160;( 0xFFFE0014 ) /* (SPI0) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01781">1781</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af33e46647c8c86307fa7d747956f3f8d" name="af33e46647c8c86307fa7d747956f3f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33e46647c8c86307fa7d747956f3f8d">&#9670;&#160;</a></span>AT91C_SPI0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_IMR&#160;&#160;&#160;( 0xFFFE001C ) /* (SPI0) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01786">1786</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0668ba855a666b19651ac6a8043dafcb" name="a0668ba855a666b19651ac6a8043dafcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0668ba855a666b19651ac6a8043dafcb">&#9670;&#160;</a></span>AT91C_SPI0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_MR&#160;&#160;&#160;( 0xFFFE0004 ) /* (SPI0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01785">1785</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa6c2b59191bb6f9c1091abd4cac22c6" name="afa6c2b59191bb6f9c1091abd4cac22c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c2b59191bb6f9c1091abd4cac22c6">&#9670;&#160;</a></span>AT91C_SPI0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_PTCR&#160;&#160;&#160;( 0xFFFE0120 ) /* (PDC_SPI0) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01770">1770</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f99f8f33d09c9f810c819d9318fb63e" name="a0f99f8f33d09c9f810c819d9318fb63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f99f8f33d09c9f810c819d9318fb63e">&#9670;&#160;</a></span>AT91C_SPI0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_PTSR&#160;&#160;&#160;( 0xFFFE0124 ) /* (PDC_SPI0) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01774">1774</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d708fe317133c9380e7c959e2877f60" name="a6d708fe317133c9380e7c959e2877f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d708fe317133c9380e7c959e2877f60">&#9670;&#160;</a></span>AT91C_SPI0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_RCR&#160;&#160;&#160;( 0xFFFE0104 ) /* (PDC_SPI0) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01773">1773</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03487d0ff861ff0d23fba7e724ea1582" name="a03487d0ff861ff0d23fba7e724ea1582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03487d0ff861ff0d23fba7e724ea1582">&#9670;&#160;</a></span>AT91C_SPI0_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_RDR&#160;&#160;&#160;( 0xFFFE0008 ) /* (SPI0) Receive Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01788">1788</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9146298dcc075277c807413dc180301" name="ab9146298dcc075277c807413dc180301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9146298dcc075277c807413dc180301">&#9670;&#160;</a></span>AT91C_SPI0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_RNCR&#160;&#160;&#160;( 0xFFFE0114 ) /* (PDC_SPI0) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01778">1778</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa04332b3979b3b66b39664e23a620e9c" name="aa04332b3979b3b66b39664e23a620e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04332b3979b3b66b39664e23a620e9c">&#9670;&#160;</a></span>AT91C_SPI0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_RNPR&#160;&#160;&#160;( 0xFFFE0110 ) /* (PDC_SPI0) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01775">1775</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05128afe2bbe7513ef3ccd367c486a9f" name="a05128afe2bbe7513ef3ccd367c486a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05128afe2bbe7513ef3ccd367c486a9f">&#9670;&#160;</a></span>AT91C_SPI0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_RPR&#160;&#160;&#160;( 0xFFFE0100 ) /* (PDC_SPI0) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01776">1776</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab855295715655f9586ee0464e78e1b95" name="ab855295715655f9586ee0464e78e1b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab855295715655f9586ee0464e78e1b95">&#9670;&#160;</a></span>AT91C_SPI0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_SR&#160;&#160;&#160;( 0xFFFE0010 ) /* (SPI0) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01782">1782</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab5bbdf31a175430f576341844046ba88" name="ab5bbdf31a175430f576341844046ba88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5bbdf31a175430f576341844046ba88">&#9670;&#160;</a></span>AT91C_SPI0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_TCR&#160;&#160;&#160;( 0xFFFE010C ) /* (PDC_SPI0) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01772">1772</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5a635376c74ccc2eb816c51a9d1357d0" name="a5a635376c74ccc2eb816c51a9d1357d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a635376c74ccc2eb816c51a9d1357d0">&#9670;&#160;</a></span>AT91C_SPI0_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_TDR&#160;&#160;&#160;( 0xFFFE000C ) /* (SPI0) Transmit Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01787">1787</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa9b3243651c75e0d32497c4585749a15" name="aa9b3243651c75e0d32497c4585749a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b3243651c75e0d32497c4585749a15">&#9670;&#160;</a></span>AT91C_SPI0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_TNCR&#160;&#160;&#160;( 0xFFFE011C ) /* (PDC_SPI0) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01777">1777</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44a27b07eb24d074b6dae493913b3c9c" name="a44a27b07eb24d074b6dae493913b3c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a27b07eb24d074b6dae493913b3c9c">&#9670;&#160;</a></span>AT91C_SPI0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_TNPR&#160;&#160;&#160;( 0xFFFE0118 ) /* (PDC_SPI0) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01779">1779</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae664c566250a6a7c3345d2ddcf4b6812" name="ae664c566250a6a7c3345d2ddcf4b6812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae664c566250a6a7c3345d2ddcf4b6812">&#9670;&#160;</a></span>AT91C_SPI0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI0_TPR&#160;&#160;&#160;( 0xFFFE0108 ) /* (PDC_SPI0) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01771">1771</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab1a0e64105ac31b94c3847fbef7dcc20" name="ab1a0e64105ac31b94c3847fbef7dcc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a0e64105ac31b94c3847fbef7dcc20">&#9670;&#160;</a></span>AT91C_SPI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_CR&#160;&#160;&#160;( 0xFFFE4000 ) /* (SPI1) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01767">1767</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d6bd26a2a0059a96fe4a9f5c02f9fba" name="a9d6bd26a2a0059a96fe4a9f5c02f9fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6bd26a2a0059a96fe4a9f5c02f9fba">&#9670;&#160;</a></span>AT91C_SPI1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_CSR&#160;&#160;&#160;( 0xFFFE4030 ) /* (SPI1) Chip Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01768">1768</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acf4e6d8392adafc9a93f2d2f40a8e4aa" name="acf4e6d8392adafc9a93f2d2f40a8e4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf4e6d8392adafc9a93f2d2f40a8e4aa">&#9670;&#160;</a></span>AT91C_SPI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_IDR&#160;&#160;&#160;( 0xFFFE4018 ) /* (SPI1) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01764">1764</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adadec3a70db57a422239c631a6c95937" name="adadec3a70db57a422239c631a6c95937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadec3a70db57a422239c631a6c95937">&#9670;&#160;</a></span>AT91C_SPI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_IER&#160;&#160;&#160;( 0xFFFE4014 ) /* (SPI1) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01761">1761</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68748385b5cf46c66428bbf7f4d48b42" name="a68748385b5cf46c66428bbf7f4d48b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68748385b5cf46c66428bbf7f4d48b42">&#9670;&#160;</a></span>AT91C_SPI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_IMR&#160;&#160;&#160;( 0xFFFE401C ) /* (SPI1) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01760">1760</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2a9bb9e85e374b5708696ec7957a47fd" name="a2a9bb9e85e374b5708696ec7957a47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9bb9e85e374b5708696ec7957a47fd">&#9670;&#160;</a></span>AT91C_SPI1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_MR&#160;&#160;&#160;( 0xFFFE4004 ) /* (SPI1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01762">1762</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2cc18ff208feed1fe2d5eda30fcf7b24" name="a2cc18ff208feed1fe2d5eda30fcf7b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc18ff208feed1fe2d5eda30fcf7b24">&#9670;&#160;</a></span>AT91C_SPI1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_PTCR&#160;&#160;&#160;( 0xFFFE4120 ) /* (PDC_SPI1) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01749">1749</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab1c47b47adf78f34658aeafd2a11b201" name="ab1c47b47adf78f34658aeafd2a11b201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c47b47adf78f34658aeafd2a11b201">&#9670;&#160;</a></span>AT91C_SPI1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_PTSR&#160;&#160;&#160;( 0xFFFE4124 ) /* (PDC_SPI1) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01758">1758</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade6c76f8589bcc1f63b9b0c9d8015f98" name="ade6c76f8589bcc1f63b9b0c9d8015f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6c76f8589bcc1f63b9b0c9d8015f98">&#9670;&#160;</a></span>AT91C_SPI1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_RCR&#160;&#160;&#160;( 0xFFFE4104 ) /* (PDC_SPI1) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01755">1755</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52039ad3e72047cc1dc2e60cfc6270b5" name="a52039ad3e72047cc1dc2e60cfc6270b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52039ad3e72047cc1dc2e60cfc6270b5">&#9670;&#160;</a></span>AT91C_SPI1_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_RDR&#160;&#160;&#160;( 0xFFFE4008 ) /* (SPI1) Receive Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01763">1763</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7473ffad5de350410848d17696e9ebe1" name="a7473ffad5de350410848d17696e9ebe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7473ffad5de350410848d17696e9ebe1">&#9670;&#160;</a></span>AT91C_SPI1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_RNCR&#160;&#160;&#160;( 0xFFFE4114 ) /* (PDC_SPI1) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01757">1757</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af98661b11ed9a3a28903695c0f9959e9" name="af98661b11ed9a3a28903695c0f9959e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98661b11ed9a3a28903695c0f9959e9">&#9670;&#160;</a></span>AT91C_SPI1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_RNPR&#160;&#160;&#160;( 0xFFFE4110 ) /* (PDC_SPI1) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01756">1756</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7d501b334959785a82f08a465a000e3c" name="a7d501b334959785a82f08a465a000e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d501b334959785a82f08a465a000e3c">&#9670;&#160;</a></span>AT91C_SPI1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_RPR&#160;&#160;&#160;( 0xFFFE4100 ) /* (PDC_SPI1) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01750">1750</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a31ae308ed1bf8190c4bde1e65e2b7f63" name="a31ae308ed1bf8190c4bde1e65e2b7f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ae308ed1bf8190c4bde1e65e2b7f63">&#9670;&#160;</a></span>AT91C_SPI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_SR&#160;&#160;&#160;( 0xFFFE4010 ) /* (SPI1) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01765">1765</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03d30d145fab1903c1f2a52f8b968c35" name="a03d30d145fab1903c1f2a52f8b968c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d30d145fab1903c1f2a52f8b968c35">&#9670;&#160;</a></span>AT91C_SPI1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_TCR&#160;&#160;&#160;( 0xFFFE410C ) /* (PDC_SPI1) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01754">1754</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3aae3adb144b7d79bbaffe9531b20166" name="a3aae3adb144b7d79bbaffe9531b20166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aae3adb144b7d79bbaffe9531b20166">&#9670;&#160;</a></span>AT91C_SPI1_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_TDR&#160;&#160;&#160;( 0xFFFE400C ) /* (SPI1) Transmit Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01766">1766</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa302e419534f873ed006756a31c7e5ea" name="aa302e419534f873ed006756a31c7e5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa302e419534f873ed006756a31c7e5ea">&#9670;&#160;</a></span>AT91C_SPI1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_TNCR&#160;&#160;&#160;( 0xFFFE411C ) /* (PDC_SPI1) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01751">1751</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1cd73ca1d063e42aafce7231484c46ac" name="a1cd73ca1d063e42aafce7231484c46ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd73ca1d063e42aafce7231484c46ac">&#9670;&#160;</a></span>AT91C_SPI1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_TNPR&#160;&#160;&#160;( 0xFFFE4118 ) /* (PDC_SPI1) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01753">1753</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71a813694166035dc6a8375076ede77d" name="a71a813694166035dc6a8375076ede77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a813694166035dc6a8375076ede77d">&#9670;&#160;</a></span>AT91C_SPI1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI1_TPR&#160;&#160;&#160;( 0xFFFE4108 ) /* (PDC_SPI1) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01752">1752</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3a905093a22aecf9818ecefe9a67f51a" name="a3a905093a22aecf9818ecefe9a67f51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a905093a22aecf9818ecefe9a67f51a">&#9670;&#160;</a></span>AT91C_SPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (SPI) Bits Per Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00542">542</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a402baea61bde4ca4b266f37c09793e6a" name="a402baea61bde4ca4b266f37c09793e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402baea61bde4ca4b266f37c09793e6a">&#9670;&#160;</a></span>AT91C_SPI_BITS_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_10&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )   /* (SPI) 10 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00545">545</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae80f2a00ab34077c868b21a587f0c68e" name="ae80f2a00ab34077c868b21a587f0c68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80f2a00ab34077c868b21a587f0c68e">&#9670;&#160;</a></span>AT91C_SPI_BITS_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_11&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )   /* (SPI) 11 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00546">546</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a846425a366188702bcf98d17ade90c4b" name="a846425a366188702bcf98d17ade90c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846425a366188702bcf98d17ade90c4b">&#9670;&#160;</a></span>AT91C_SPI_BITS_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_12&#160;&#160;&#160;( 0x4 &lt;&lt; 4 )   /* (SPI) 12 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00547">547</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b82d14749d1d1f796054638d0d98480" name="a1b82d14749d1d1f796054638d0d98480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b82d14749d1d1f796054638d0d98480">&#9670;&#160;</a></span>AT91C_SPI_BITS_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_13&#160;&#160;&#160;( 0x5 &lt;&lt; 4 )   /* (SPI) 13 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00548">548</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a281cda5d012229e61615478d10b1d9bf" name="a281cda5d012229e61615478d10b1d9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a281cda5d012229e61615478d10b1d9bf">&#9670;&#160;</a></span>AT91C_SPI_BITS_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_14&#160;&#160;&#160;( 0x6 &lt;&lt; 4 )   /* (SPI) 14 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00549">549</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a31a060e85ea4ae41f4adc76d57c8fa71" name="a31a060e85ea4ae41f4adc76d57c8fa71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a060e85ea4ae41f4adc76d57c8fa71">&#9670;&#160;</a></span>AT91C_SPI_BITS_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_15&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )   /* (SPI) 15 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00550">550</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae82c536038593b7a5952476e94067017" name="ae82c536038593b7a5952476e94067017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82c536038593b7a5952476e94067017">&#9670;&#160;</a></span>AT91C_SPI_BITS_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_16&#160;&#160;&#160;( 0x8 &lt;&lt; 4 )   /* (SPI) 16 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00551">551</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a65cc4fbef8c78d2e57bb097e0dd96ddb" name="a65cc4fbef8c78d2e57bb097e0dd96ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cc4fbef8c78d2e57bb097e0dd96ddb">&#9670;&#160;</a></span>AT91C_SPI_BITS_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_8&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (SPI) 8 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00543">543</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac28697cac7288825cf48fcd73eedddf0" name="ac28697cac7288825cf48fcd73eedddf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28697cac7288825cf48fcd73eedddf0">&#9670;&#160;</a></span>AT91C_SPI_BITS_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_9&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (SPI) 9 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00544">544</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a786c67ebde1fb4e6cfa1222735fb4037" name="a786c67ebde1fb4e6cfa1222735fb4037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786c67ebde1fb4e6cfa1222735fb4037">&#9670;&#160;</a></span>AT91C_SPI_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CPOL&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SPI) Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00539">539</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bfb568f1ed298474b3bf4d69ac2edcd" name="a9bfb568f1ed298474b3bf4d69ac2edcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfb568f1ed298474b3bf4d69ac2edcd">&#9670;&#160;</a></span>AT91C_SPI_CSAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CSAAT&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (SPI) Chip Select Active After Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00541">541</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2377012e46cf5b1981b40333c43004fa" name="a2377012e46cf5b1981b40333c43004fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2377012e46cf5b1981b40333c43004fa">&#9670;&#160;</a></span>AT91C_SPI_DLYBCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBCS&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (SPI) Delay Between Chip Selects */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00516">516</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a62eb4fc41727d04cfa69f31536e060e8" name="a62eb4fc41727d04cfa69f31536e060e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eb4fc41727d04cfa69f31536e060e8">&#9670;&#160;</a></span>AT91C_SPI_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBCT&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SPI) Delay Between Consecutive Transfers */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00554">554</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af82cf4250c4ed29267b5c39dbad2f3b5" name="af82cf4250c4ed29267b5c39dbad2f3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82cf4250c4ed29267b5c39dbad2f3b5">&#9670;&#160;</a></span>AT91C_SPI_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBS&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SPI) Delay Before SPCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00553">553</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab58d70225915de985a5253431b6cfbfd" name="ab58d70225915de985a5253431b6cfbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58d70225915de985a5253431b6cfbfd">&#9670;&#160;</a></span>AT91C_SPI_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00528">528</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a89af683d676b67f1ad69fb6412954e4b" name="a89af683d676b67f1ad69fb6412954e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89af683d676b67f1ad69fb6412954e4b">&#9670;&#160;</a></span>AT91C_SPI_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (SPI) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00529">529</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d2163d1d5663fe26f5ad8a11546cc70" name="a4d2163d1d5663fe26f5ad8a11546cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2163d1d5663fe26f5ad8a11546cc70">&#9670;&#160;</a></span>AT91C_SPI_FDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_FDIV&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00512">512</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abc117c104afa7592c1d0d8aa8bf9ab67" name="abc117c104afa7592c1d0d8aa8bf9ab67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc117c104afa7592c1d0d8aa8bf9ab67">&#9670;&#160;</a></span>AT91C_SPI_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_LASTXFER&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (SPI) SPI Last Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00505">505</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa6ae52cc314108f3c0967bf06f8cbb12" name="aa6ae52cc314108f3c0967bf06f8cbb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ae52cc314108f3c0967bf06f8cbb12">&#9670;&#160;</a></span>AT91C_SPI_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_LLB&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00514">514</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0e07aa9c32da2093dca301108785c77" name="ac0e07aa9c32da2093dca301108785c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e07aa9c32da2093dca301108785c77">&#9670;&#160;</a></span>AT91C_SPI_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MODF&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00526">526</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a42cacded2971792f4ba8c9909b658351" name="a42cacded2971792f4ba8c9909b658351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42cacded2971792f4ba8c9909b658351">&#9670;&#160;</a></span>AT91C_SPI_MODFDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MODFDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00513">513</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a479f6b3128f737b47531279618b667f7" name="a479f6b3128f737b47531279618b667f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479f6b3128f737b47531279618b667f7">&#9670;&#160;</a></span>AT91C_SPI_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MSTR&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Master/Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00507">507</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a328473b3283187759952d9d202244b7c" name="a328473b3283187759952d9d202244b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328473b3283187759952d9d202244b7c">&#9670;&#160;</a></span>AT91C_SPI_NCPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_NCPHA&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SPI) Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00540">540</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace9aa7a013275f15f98be885f53d38ea" name="ace9aa7a013275f15f98be885f53d38ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9aa7a013275f15f98be885f53d38ea">&#9670;&#160;</a></span>AT91C_SPI_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_NSSR&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (SPI) NSSR Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00532">532</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a3aaa73a28d5393e49113df273cc1aa" name="a0a3aaa73a28d5393e49113df273cc1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3aaa73a28d5393e49113df273cc1aa">&#9670;&#160;</a></span>AT91C_SPI_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_OVRES&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Overrun Error Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00527">527</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac7f7e2b57e7496b554cb96ec8f3160ef" name="ac7f7e2b57e7496b554cb96ec8f3160ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f7e2b57e7496b554cb96ec8f3160ef">&#9670;&#160;</a></span>AT91C_SPI_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00515">515</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a421746a552f05b77817e1ebcc8ded96c" name="a421746a552f05b77817e1ebcc8ded96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421746a552f05b77817e1ebcc8ded96c">&#9670;&#160;</a></span>AT91C_SPI_PCSDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PCSDEC&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) Chip Select Decode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00511">511</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab4e1cc60b7b4be8d4359e7b44de4ebf5" name="ab4e1cc60b7b4be8d4359e7b44de4ebf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e1cc60b7b4be8d4359e7b44de4ebf5">&#9670;&#160;</a></span>AT91C_SPI_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00508">508</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac64fe273c5fe9d9c70e77c2061b310ef" name="ac64fe273c5fe9d9c70e77c2061b310ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64fe273c5fe9d9c70e77c2061b310ef">&#9670;&#160;</a></span>AT91C_SPI_PS_FIXED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS_FIXED&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )    /* (SPI) Fixed Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00509">509</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae633f0edacf72f6ed9a09979289183fc" name="ae633f0edacf72f6ed9a09979289183fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae633f0edacf72f6ed9a09979289183fc">&#9670;&#160;</a></span>AT91C_SPI_PS_VARIABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS_VARIABLE&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Variable Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00510">510</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa02a30ad0984b3ef5e385afabea5a21e" name="aa02a30ad0984b3ef5e385afabea5a21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02a30ad0984b3ef5e385afabea5a21e">&#9670;&#160;</a></span>AT91C_SPI_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RD&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00518">518</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22e75b78402111d55c7eb78cf540c096" name="a22e75b78402111d55c7eb78cf540c096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e75b78402111d55c7eb78cf540c096">&#9670;&#160;</a></span>AT91C_SPI_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RDRF&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Receive Data Register Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00524">524</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab2be5161c5a993475193d9b570e90077" name="ab2be5161c5a993475193d9b570e90077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2be5161c5a993475193d9b570e90077">&#9670;&#160;</a></span>AT91C_SPI_RPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RPCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00519">519</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a142e654f86c8bfdf000b7023643f8e88" name="a142e654f86c8bfdf000b7023643f8e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142e654f86c8bfdf000b7023643f8e88">&#9670;&#160;</a></span>AT91C_SPI_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (SPI) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00530">530</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55d464c3b90c13b2d133360ddcd06f51" name="a55d464c3b90c13b2d133360ddcd06f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d464c3b90c13b2d133360ddcd06f51">&#9670;&#160;</a></span>AT91C_SPI_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SCBR&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (SPI) Serial Clock Baud Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00552">552</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc6bb7762dad073f7f4b19abf04a389a" name="acc6bb7762dad073f7f4b19abf04a389a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6bb7762dad073f7f4b19abf04a389a">&#9670;&#160;</a></span>AT91C_SPI_SPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) SPI Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00503">503</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af8b6cf825aa844af2db7ad732771d676" name="af8b6cf825aa844af2db7ad732771d676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b6cf825aa844af2db7ad732771d676">&#9670;&#160;</a></span>AT91C_SPI_SPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) SPI Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00502">502</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb37401a277a158bc56530c48cfc939a" name="aeb37401a277a158bc56530c48cfc939a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb37401a277a158bc56530c48cfc939a">&#9670;&#160;</a></span>AT91C_SPI_SPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIENS&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (SPI) Enable Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00534">534</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a62264b14022d2ed854bd8a9961f121fc" name="a62264b14022d2ed854bd8a9961f121fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62264b14022d2ed854bd8a9961f121fc">&#9670;&#160;</a></span>AT91C_SPI_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) SPI Software reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00504">504</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83a595a0fed81189c4c6da9108a5c1d9" name="a83a595a0fed81189c4c6da9108a5c1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a595a0fed81189c4c6da9108a5c1d9">&#9670;&#160;</a></span>AT91C_SPI_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TD&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00521">521</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a56ad596122900367194c9701a4100cc6" name="a56ad596122900367194c9701a4100cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ad596122900367194c9701a4100cc6">&#9670;&#160;</a></span>AT91C_SPI_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TDRE&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Transmit Data Register Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00525">525</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8f92018227b7c2e18c163e0c650d566e" name="a8f92018227b7c2e18c163e0c650d566e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f92018227b7c2e18c163e0c650d566e">&#9670;&#160;</a></span>AT91C_SPI_TPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TPCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00522">522</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8550c94e16bc7c37b93dd89bbcfcc608" name="a8550c94e16bc7c37b93dd89bbcfcc608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8550c94e16bc7c37b93dd89bbcfcc608">&#9670;&#160;</a></span>AT91C_SPI_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) TXBUFE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00531">531</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad71ab9171309a50418dce0384ae107e3" name="ad71ab9171309a50418dce0384ae107e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71ab9171309a50418dce0384ae107e3">&#9670;&#160;</a></span>AT91C_SPI_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (SPI) TXEMPTY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00533">533</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ccc913719c9e584d1c8a67f988696fb" name="a2ccc913719c9e584d1c8a67f988696fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccc913719c9e584d1c8a67f988696fb">&#9670;&#160;</a></span>AT91C_SSC_CKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKI&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Receive/Transmit Clock Inversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00689">689</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a24072139b3dd18a7a36aa249794aa226" name="a24072139b3dd18a7a36aa249794aa226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24072139b3dd18a7a36aa249794aa226">&#9670;&#160;</a></span>AT91C_SSC_CKO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO&#160;&#160;&#160;( 0x7 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00685">685</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12b31ce3f441bc9ad9e4f3afb3a9b511" name="a12b31ce3f441bc9ad9e4f3afb3a9b511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b31ce3f441bc9ad9e4f3afb3a9b511">&#9670;&#160;</a></span>AT91C_SSC_CKO_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_CONTINUOUS&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00687">687</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8ed1083dc80124599c9e85fe3fa600c2" name="a8ed1083dc80124599c9e85fe3fa600c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed1083dc80124599c9e85fe3fa600c2">&#9670;&#160;</a></span>AT91C_SSC_CKO_DATA_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_DATA_TX&#160;&#160;&#160;( 0x2 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00688">688</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0dbdf3ae9c352c6d4531acf0aa3aa0d7" name="a0dbdf3ae9c352c6d4531acf0aa3aa0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">&#9670;&#160;</a></span>AT91C_SSC_CKO_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00686">686</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e6b3d5f9d5231a49474899822f082b5" name="a9e6b3d5f9d5231a49474899822f082b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6b3d5f9d5231a49474899822f082b5">&#9670;&#160;</a></span>AT91C_SSC_CKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS&#160;&#160;&#160;( 0x3 &lt;&lt; 0 )   /* (SSC) Receive/Transmit Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00681">681</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3b0d5267e547d14533fe6ab39735b71" name="af3b0d5267e547d14533fe6ab39735b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b0d5267e547d14533fe6ab39735b71">&#9670;&#160;</a></span>AT91C_SSC_CKS_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_DIV&#160;&#160;&#160;( 0x0 )        /* (SSC) Divided Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00682">682</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7abfd3e00e922c8d2c484aac620b5879" name="a7abfd3e00e922c8d2c484aac620b5879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abfd3e00e922c8d2c484aac620b5879">&#9670;&#160;</a></span>AT91C_SSC_CKS_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_RK&#160;&#160;&#160;( 0x2 )        /* (SSC) RK pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00684">684</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91f865117049de686415648540bfbd17" name="a91f865117049de686415648540bfbd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f865117049de686415648540bfbd17">&#9670;&#160;</a></span>AT91C_SSC_CKS_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_TK&#160;&#160;&#160;( 0x1 )        /* (SSC) TK Clock signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00683">683</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae95efd136a149d3364e1c0407514f4fc" name="ae95efd136a149d3364e1c0407514f4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95efd136a149d3364e1c0407514f4fc">&#9670;&#160;</a></span>AT91C_SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CMR&#160;&#160;&#160;( 0xFFFD4004 ) /* (SSC) Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01863">1863</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a263bd24754999d5ecd4a2394ebe9454a" name="a263bd24754999d5ecd4a2394ebe9454a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263bd24754999d5ecd4a2394ebe9454a">&#9670;&#160;</a></span>AT91C_SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CR&#160;&#160;&#160;( 0xFFFD4000 ) /* (SSC) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01865">1865</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abffd823a26b0bdc8736d168b7b29b2ae" name="abffd823a26b0bdc8736d168b7b29b2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffd823a26b0bdc8736d168b7b29b2ae">&#9670;&#160;</a></span>AT91C_SSC_DATDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATDEF&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Data Default Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00718">718</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aebfe3d53df7cd7457d21b8e7f577031e" name="aebfe3d53df7cd7457d21b8e7f577031e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfe3d53df7cd7457d21b8e7f577031e">&#9670;&#160;</a></span>AT91C_SSC_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATLEN&#160;&#160;&#160;( 0x1F &lt;&lt; 0 )  /* (SSC) Data Length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00703">703</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acc9a2e81348cda02f7ebd988a44a2453" name="acc9a2e81348cda02f7ebd988a44a2453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9a2e81348cda02f7ebd988a44a2453">&#9670;&#160;</a></span>AT91C_SSC_DATNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATNB&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Data Number per Frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00706">706</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9f6a5f61fd3b42b7dada79d281d1cca8" name="a9f6a5f61fd3b42b7dada79d281d1cca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6a5f61fd3b42b7dada79d281d1cca8">&#9670;&#160;</a></span>AT91C_SSC_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (SSC) End of Reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00727">727</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a94576c033a97680baef94a239ff51457" name="a94576c033a97680baef94a239ff51457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94576c033a97680baef94a239ff51457">&#9670;&#160;</a></span>AT91C_SSC_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (SSC) End Of Transmission */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00723">723</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a928cb94b3d4345577eb71a0384f1e2b1" name="a928cb94b3d4345577eb71a0384f1e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928cb94b3d4345577eb71a0384f1e2b1">&#9670;&#160;</a></span>AT91C_SSC_FSDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSDEN&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (SSC) Frame Sync Data Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00719">719</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb16b227b07b73970fc7643a8e2c2677" name="abb16b227b07b73970fc7643a8e2c2677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb16b227b07b73970fc7643a8e2c2677">&#9670;&#160;</a></span>AT91C_SSC_FSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSEDGE&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (SSC) Frame Sync Edge Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00715">715</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6583880582b7d73e3f014e218b83e844" name="a6583880582b7d73e3f014e218b83e844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6583880582b7d73e3f014e218b83e844">&#9670;&#160;</a></span>AT91C_SSC_FSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSLEN&#160;&#160;&#160;( 0xF &lt;&lt; 16 )  /* (SSC) Receive/Transmit Frame Sync length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00707">707</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aebae2d8d8c6dfda036da6c983c553a24" name="aebae2d8d8c6dfda036da6c983c553a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebae2d8d8c6dfda036da6c983c553a24">&#9670;&#160;</a></span>AT91C_SSC_FSOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS&#160;&#160;&#160;( 0x7 &lt;&lt; 20 )  /* (SSC) Receive/Transmit Frame Sync Output Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00708">708</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a010d88ba3e69717538818da4e93da453" name="a010d88ba3e69717538818da4e93da453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010d88ba3e69717538818da4e93da453">&#9670;&#160;</a></span>AT91C_SSC_FSOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_HIGH&#160;&#160;&#160;( 0x4 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00713">713</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae16b1194e6d76a21e5842a168ce60c67" name="ae16b1194e6d76a21e5842a168ce60c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16b1194e6d76a21e5842a168ce60c67">&#9670;&#160;</a></span>AT91C_SSC_FSOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_LOW&#160;&#160;&#160;( 0x3 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00712">712</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a27e019b859556184fb783c6efd30b8b1" name="a27e019b859556184fb783c6efd30b8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e019b859556184fb783c6efd30b8b1">&#9670;&#160;</a></span>AT91C_SSC_FSOS_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_NEGATIVE&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00710">710</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ed0c5f75224acc7fc446a37bab08047" name="a5ed0c5f75224acc7fc446a37bab08047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed0c5f75224acc7fc446a37bab08047">&#9670;&#160;</a></span>AT91C_SSC_FSOS_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00709">709</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57270f9a9cc51b04afb30086fa4a3bb7" name="a57270f9a9cc51b04afb30086fa4a3bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57270f9a9cc51b04afb30086fa4a3bb7">&#9670;&#160;</a></span>AT91C_SSC_FSOS_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_POSITIVE&#160;&#160;&#160;( 0x2 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00711">711</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22f83ee68e0dd03aa8175a4a2c6ee48c" name="a22f83ee68e0dd03aa8175a4a2c6ee48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f83ee68e0dd03aa8175a4a2c6ee48c">&#9670;&#160;</a></span>AT91C_SSC_FSOS_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_TOGGLE&#160;&#160;&#160;( 0x5 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00714">714</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e22415070eb929134f1e8136d65e2b3" name="a3e22415070eb929134f1e8136d65e2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e22415070eb929134f1e8136d65e2b3">&#9670;&#160;</a></span>AT91C_SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IDR&#160;&#160;&#160;( 0xFFFD4048 ) /* (SSC) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01857">1857</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0c71849c66d910b2327e91ec53be2d5f" name="a0c71849c66d910b2327e91ec53be2d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c71849c66d910b2327e91ec53be2d5f">&#9670;&#160;</a></span>AT91C_SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IER&#160;&#160;&#160;( 0xFFFD4044 ) /* (SSC) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01860">1860</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6cef16080bfc99d378574efe37d4b842" name="a6cef16080bfc99d378574efe37d4b842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cef16080bfc99d378574efe37d4b842">&#9670;&#160;</a></span>AT91C_SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IMR&#160;&#160;&#160;( 0xFFFD404C ) /* (SSC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01866">1866</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a041f3a41034bc6b75137170b81747d0c" name="a041f3a41034bc6b75137170b81747d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041f3a41034bc6b75137170b81747d0c">&#9670;&#160;</a></span>AT91C_SSC_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_LOOP&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Loop <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00704">704</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a934f2e5cc17964df08cf48c89913bfbe" name="a934f2e5cc17964df08cf48c89913bfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934f2e5cc17964df08cf48c89913bfbe">&#9670;&#160;</a></span>AT91C_SSC_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_MSBF&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (SSC) Most Significant Bit First */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00705">705</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a97cb0b39454b8384237dbd20a3d280d7" name="a97cb0b39454b8384237dbd20a3d280d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cb0b39454b8384237dbd20a3d280d7">&#9670;&#160;</a></span>AT91C_SSC_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_OVRUN&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Receive Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00726">726</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5591a1d593f1a8cb1a37a02ed1f118dd" name="a5591a1d593f1a8cb1a37a02ed1f118dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5591a1d593f1a8cb1a37a02ed1f118dd">&#9670;&#160;</a></span>AT91C_SSC_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PERIOD&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SSC) Receive/Transmit Period Divider Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00701">701</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa5f6f7b779df4fc5f6289e6209187608" name="aa5f6f7b779df4fc5f6289e6209187608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f6f7b779df4fc5f6289e6209187608">&#9670;&#160;</a></span>AT91C_SSC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PTCR&#160;&#160;&#160;( 0xFFFD4120 ) /* (PDC_SSC) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01847">1847</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ba2486c2064b7dd2b3506e37b19972d" name="a3ba2486c2064b7dd2b3506e37b19972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba2486c2064b7dd2b3506e37b19972d">&#9670;&#160;</a></span>AT91C_SSC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PTSR&#160;&#160;&#160;( 0xFFFD4124 ) /* (PDC_SSC) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01852">1852</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad4f7d43082ad7dee0c1af567fdd19dbf" name="ad4f7d43082ad7dee0c1af567fdd19dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f7d43082ad7dee0c1af567fdd19dbf">&#9670;&#160;</a></span>AT91C_SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RCMR&#160;&#160;&#160;( 0xFFFD4010 ) /* (SSC) Receive Clock ModeRegister */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01859">1859</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71cf421c0ff89108292103d07f9eebde" name="a71cf421c0ff89108292103d07f9eebde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cf421c0ff89108292103d07f9eebde">&#9670;&#160;</a></span>AT91C_SSC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RCR&#160;&#160;&#160;( 0xFFFD4104 ) /* (PDC_SSC) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01849">1849</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb294d06149c386bd8c826ca841f729b" name="adb294d06149c386bd8c826ca841f729b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb294d06149c386bd8c826ca841f729b">&#9670;&#160;</a></span>AT91C_SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RFMR&#160;&#160;&#160;( 0xFFFD4014 ) /* (SSC) Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01867">1867</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a89baf0bfdb0f0cda250d7caf61eee506" name="a89baf0bfdb0f0cda250d7caf61eee506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89baf0bfdb0f0cda250d7caf61eee506">&#9670;&#160;</a></span>AT91C_SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RHR&#160;&#160;&#160;( 0xFFFD4020 ) /* (SSC) Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01854">1854</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44508da72adc9ed12b256afe132dbc17" name="a44508da72adc9ed12b256afe132dbc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44508da72adc9ed12b256afe132dbc17">&#9670;&#160;</a></span>AT91C_SSC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RNCR&#160;&#160;&#160;( 0xFFFD4114 ) /* (PDC_SSC) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01845">1845</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a853daa41885819130b99a0e2214615ab" name="a853daa41885819130b99a0e2214615ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853daa41885819130b99a0e2214615ab">&#9670;&#160;</a></span>AT91C_SSC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RNPR&#160;&#160;&#160;( 0xFFFD4110 ) /* (PDC_SSC) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01850">1850</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a10a6157b682e8d9170a7bd9b6b4288d3" name="a10a6157b682e8d9170a7bd9b6b4288d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a6157b682e8d9170a7bd9b6b4288d3">&#9670;&#160;</a></span>AT91C_SSC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RPR&#160;&#160;&#160;( 0xFFFD4100 ) /* (PDC_SSC) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01844">1844</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa5c99a0a45b091b298df7b19aead869b" name="aa5c99a0a45b091b298df7b19aead869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c99a0a45b091b298df7b19aead869b">&#9670;&#160;</a></span>AT91C_SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RSHR&#160;&#160;&#160;( 0xFFFD4030 ) /* (SSC) Receive Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01855">1855</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a89870caf2f23d997e01a5b7f61b09261" name="a89870caf2f23d997e01a5b7f61b09261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89870caf2f23d997e01a5b7f61b09261">&#9670;&#160;</a></span>AT91C_SSC_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (SSC) Receive Buffer Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00728">728</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa071e5024c302d4051cb47cacaa48b70" name="aa071e5024c302d4051cb47cacaa48b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa071e5024c302d4051cb47cacaa48b70">&#9670;&#160;</a></span>AT91C_SSC_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SSC) Receive Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00676">676</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7df2761c0ae4a46514d91b2586d0c0b" name="aa7df2761c0ae4a46514d91b2586d0c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7df2761c0ae4a46514d91b2586d0c0b">&#9670;&#160;</a></span>AT91C_SSC_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SSC) Receive Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00675">675</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c6cc1f5eda5e84ed1b5030f90de8c55" name="a8c6cc1f5eda5e84ed1b5030f90de8c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6cc1f5eda5e84ed1b5030f90de8c55">&#9670;&#160;</a></span>AT91C_SSC_RXENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXENA&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (SSC) Receive Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00732">732</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0943564de8f25d715a60277a1138ef85" name="a0943564de8f25d715a60277a1138ef85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0943564de8f25d715a60277a1138ef85">&#9670;&#160;</a></span>AT91C_SSC_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (SSC) Receive Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00725">725</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf5fa0d604e3edb42ac7dff9fd8d172a" name="adf5fa0d604e3edb42ac7dff9fd8d172a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5fa0d604e3edb42ac7dff9fd8d172a">&#9670;&#160;</a></span>AT91C_SSC_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXSYN&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (SSC) Receive Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00730">730</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4cccd19cfbd79fa795a21c2d3c4aefaa" name="a4cccd19cfbd79fa795a21c2d3c4aefaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cccd19cfbd79fa795a21c2d3c4aefaa">&#9670;&#160;</a></span>AT91C_SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_SR&#160;&#160;&#160;( 0xFFFD4040 ) /* (SSC) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01862">1862</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b085ac152c89d19d2119d4dbc4748d1" name="a4b085ac152c89d19d2119d4dbc4748d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b085ac152c89d19d2119d4dbc4748d1">&#9670;&#160;</a></span>AT91C_SSC_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Receive/Transmit Start Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00690">690</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7fbcc0ca211fd65164db6e7f2b8e1db4" name="a7fbcc0ca211fd65164db6e7f2b8e1db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbcc0ca211fd65164db6e7f2b8e1db4">&#9670;&#160;</a></span>AT91C_SSC_START_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_0&#160;&#160;&#160;( 0x8 &lt;&lt; 8 )   /* (SSC) Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00699">699</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4f26f9688127b54f12826cf647c5da7d" name="a4f26f9688127b54f12826cf647c5da7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f26f9688127b54f12826cf647c5da7d">&#9670;&#160;</a></span>AT91C_SSC_START_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_CONTINUOUS&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (SSC) Continuous, as soon as <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> receiver is enabled, and immediately after <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> end of transfer of <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> previous data. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00691">691</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a556c5e6e3baaf31bb0a3d02a64caf930" name="a556c5e6e3baaf31bb0a3d02a64caf930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556c5e6e3baaf31bb0a3d02a64caf930">&#9670;&#160;</a></span>AT91C_SSC_START_EDGE_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_EDGE_RF&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (SSC) Detection of any edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00698">698</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afd4e58b365fb2e0c3a584f83c4a51706" name="afd4e58b365fb2e0c3a584f83c4a51706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4e58b365fb2e0c3a584f83c4a51706">&#9670;&#160;</a></span>AT91C_SSC_START_FALL_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_FALL_RF&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> falling edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00695">695</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6987f76f45123f2eb48b4a22287407a" name="af6987f76f45123f2eb48b4a22287407a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6987f76f45123f2eb48b4a22287407a">&#9670;&#160;</a></span>AT91C_SSC_START_HIGH_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_HIGH_RF&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> high level on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00694">694</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae7fd48e4a61e1b64933f02f2cb3dabff" name="ae7fd48e4a61e1b64933f02f2cb3dabff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fd48e4a61e1b64933f02f2cb3dabff">&#9670;&#160;</a></span>AT91C_SSC_START_LEVEL_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_LEVEL_RF&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )   /* (SSC) Detection of any level change on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00697">697</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a047db59e34c88b4624217e34e45f3786" name="a047db59e34c88b4624217e34e45f3786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047db59e34c88b4624217e34e45f3786">&#9670;&#160;</a></span>AT91C_SSC_START_LOW_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_LOW_RF&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> low level on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00693">693</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeca4c3425f3a4b2da6dc816387833236" name="aeca4c3425f3a4b2da6dc816387833236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca4c3425f3a4b2da6dc816387833236">&#9670;&#160;</a></span>AT91C_SSC_START_RISE_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_RISE_RF&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> rising edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00696">696</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90707e309129adcae1a4ef93e66b4667" name="a90707e309129adcae1a4ef93e66b4667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90707e309129adcae1a4ef93e66b4667">&#9670;&#160;</a></span>AT91C_SSC_START_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_TX&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit/Receive start */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00692">692</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a4c629d363ed4f14b05873023f65242" name="a8a4c629d363ed4f14b05873023f65242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4c629d363ed4f14b05873023f65242">&#9670;&#160;</a></span>AT91C_SSC_STTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_STTDLY&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SSC) Receive/Transmit Start Delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00700">700</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9633270e3ed0b135ee575e473af59923" name="a9633270e3ed0b135ee575e473af59923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9633270e3ed0b135ee575e473af59923">&#9670;&#160;</a></span>AT91C_SSC_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00679">679</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a36a9a8eb55f9f87b90d335d2281a2417" name="a36a9a8eb55f9f87b90d335d2281a2417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a9a8eb55f9f87b90d335d2281a2417">&#9670;&#160;</a></span>AT91C_SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TCMR&#160;&#160;&#160;( 0xFFFD4018 ) /* (SSC) Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01864">1864</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a287e7b0b1d4ffecd1d8c407481606f98" name="a287e7b0b1d4ffecd1d8c407481606f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287e7b0b1d4ffecd1d8c407481606f98">&#9670;&#160;</a></span>AT91C_SSC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TCR&#160;&#160;&#160;( 0xFFFD410C ) /* (PDC_SSC) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01848">1848</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a604bc5ab5abb66756a3907e2fb829386" name="a604bc5ab5abb66756a3907e2fb829386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604bc5ab5abb66756a3907e2fb829386">&#9670;&#160;</a></span>AT91C_SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TFMR&#160;&#160;&#160;( 0xFFFD401C ) /* (SSC) Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01856">1856</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4124d482012bea78bc1653ade8742848" name="a4124d482012bea78bc1653ade8742848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4124d482012bea78bc1653ade8742848">&#9670;&#160;</a></span>AT91C_SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_THR&#160;&#160;&#160;( 0xFFFD4024 ) /* (SSC) Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01858">1858</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53a7501045baecf8bd01c013dbe4c104" name="a53a7501045baecf8bd01c013dbe4c104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a7501045baecf8bd01c013dbe4c104">&#9670;&#160;</a></span>AT91C_SSC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TNCR&#160;&#160;&#160;( 0xFFFD411C ) /* (PDC_SSC) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01843">1843</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aacda54a58a6d6706619c1d6088877fe1" name="aacda54a58a6d6706619c1d6088877fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacda54a58a6d6706619c1d6088877fe1">&#9670;&#160;</a></span>AT91C_SSC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TNPR&#160;&#160;&#160;( 0xFFFD4118 ) /* (PDC_SSC) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01851">1851</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a191a1106602f2d19c81e78c28cc8d588" name="a191a1106602f2d19c81e78c28cc8d588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191a1106602f2d19c81e78c28cc8d588">&#9670;&#160;</a></span>AT91C_SSC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TPR&#160;&#160;&#160;( 0xFFFD4108 ) /* (PDC_SSC) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01846">1846</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade6190d9f20f8c615c1eeee3a69333a8" name="ade6190d9f20f8c615c1eeee3a69333a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6190d9f20f8c615c1eeee3a69333a8">&#9670;&#160;</a></span>AT91C_SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TSHR&#160;&#160;&#160;( 0xFFFD4034 ) /* (SSC) Transmit Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01861">1861</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a79bb1798c375e73a0ee053722fa6b9b6" name="a79bb1798c375e73a0ee053722fa6b9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bb1798c375e73a0ee053722fa6b9b6">&#9670;&#160;</a></span>AT91C_SSC_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (SSC) Transmit Buffer Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00724">724</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a98635a33b6c91953eb908c3bdb772ed3" name="a98635a33b6c91953eb908c3bdb772ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98635a33b6c91953eb908c3bdb772ed3">&#9670;&#160;</a></span>AT91C_SSC_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (SSC) Transmit Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00678">678</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e83e20c81520ec24b1f2d58a623410b" name="a3e83e20c81520ec24b1f2d58a623410b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e83e20c81520ec24b1f2d58a623410b">&#9670;&#160;</a></span>AT91C_SSC_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (SSC) Transmit Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00722">722</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57ac83bbf3f2b07e8852e4af21a98590" name="a57ac83bbf3f2b07e8852e4af21a98590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ac83bbf3f2b07e8852e4af21a98590">&#9670;&#160;</a></span>AT91C_SSC_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00677">677</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab5ed21f902c53a28156aef969036856c" name="ab5ed21f902c53a28156aef969036856c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ed21f902c53a28156aef969036856c">&#9670;&#160;</a></span>AT91C_SSC_TXENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXENA&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (SSC) Transmit Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00731">731</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa0220dcd9f6cb602a72e0c594589c6b" name="afa0220dcd9f6cb602a72e0c594589c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0220dcd9f6cb602a72e0c594589c6b">&#9670;&#160;</a></span>AT91C_SSC_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (SSC) Transmit Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00721">721</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a00b33f71ce89a3d1482901b72a4b020f" name="a00b33f71ce89a3d1482901b72a4b020f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b33f71ce89a3d1482901b72a4b020f">&#9670;&#160;</a></span>AT91C_SSC_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXSYN&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (SSC) Transmit Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00729">729</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad139a6937250604e663db694ea526109" name="ad139a6937250604e663db694ea526109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad139a6937250604e663db694ea526109">&#9670;&#160;</a></span>AT91C_TC0_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CCR&#160;&#160;&#160;( 0xFFFA0000 ) /* (TC0) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01934">1934</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac8cde05837a35a8246cb4b58400894c" name="aac8cde05837a35a8246cb4b58400894c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8cde05837a35a8246cb4b58400894c">&#9670;&#160;</a></span>AT91C_TC0_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CMR&#160;&#160;&#160;( 0xFFFA0004 ) /* (TC0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01935">1935</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a902d83edf7113f99d72f1d8b67409a8a" name="a902d83edf7113f99d72f1d8b67409a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902d83edf7113f99d72f1d8b67409a8a">&#9670;&#160;</a></span>AT91C_TC0_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CV&#160;&#160;&#160;( 0xFFFA0010 ) /* (TC0) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01939">1939</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae6ec17816f26986770aee105c7091c68" name="ae6ec17816f26986770aee105c7091c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ec17816f26986770aee105c7091c68">&#9670;&#160;</a></span>AT91C_TC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IDR&#160;&#160;&#160;( 0xFFFA0028 ) /* (TC0) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01938">1938</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a26e7f978fd38a87fcdf971dc8f870341" name="a26e7f978fd38a87fcdf971dc8f870341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e7f978fd38a87fcdf971dc8f870341">&#9670;&#160;</a></span>AT91C_TC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IER&#160;&#160;&#160;( 0xFFFA0024 ) /* (TC0) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01936">1936</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a910eb1ba8e12734da7c04c19707eb6b8" name="a910eb1ba8e12734da7c04c19707eb6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910eb1ba8e12734da7c04c19707eb6b8">&#9670;&#160;</a></span>AT91C_TC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IMR&#160;&#160;&#160;( 0xFFFA002C ) /* (TC0) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01940">1940</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac36fce651dac995e60837f8afffc67f5" name="ac36fce651dac995e60837f8afffc67f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36fce651dac995e60837f8afffc67f5">&#9670;&#160;</a></span>AT91C_TC0_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RA&#160;&#160;&#160;( 0xFFFA0014 ) /* (TC0) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01937">1937</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46587d3344f065d9db3ffea75e4e3ed0" name="a46587d3344f065d9db3ffea75e4e3ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46587d3344f065d9db3ffea75e4e3ed0">&#9670;&#160;</a></span>AT91C_TC0_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RB&#160;&#160;&#160;( 0xFFFA0018 ) /* (TC0) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01933">1933</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a70e91b7a4b022e8985559be791facecd" name="a70e91b7a4b022e8985559be791facecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e91b7a4b022e8985559be791facecd">&#9670;&#160;</a></span>AT91C_TC0_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RC&#160;&#160;&#160;( 0xFFFA001C ) /* (TC0) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01932">1932</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a14381be1f6ceeb1de311e10d9aac62d9" name="a14381be1f6ceeb1de311e10d9aac62d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14381be1f6ceeb1de311e10d9aac62d9">&#9670;&#160;</a></span>AT91C_TC0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_SR&#160;&#160;&#160;( 0xFFFA0020 ) /* (TC0) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01931">1931</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6d1271089d8f94c1e91a638f60f1a30e" name="a6d1271089d8f94c1e91a638f60f1a30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1271089d8f94c1e91a638f60f1a30e">&#9670;&#160;</a></span>AT91C_TC1_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CCR&#160;&#160;&#160;( 0xFFFA0040 ) /* (TC1) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01943">1943</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae6ff81ccb2c03eca5c0077f1f98d5287" name="ae6ff81ccb2c03eca5c0077f1f98d5287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff81ccb2c03eca5c0077f1f98d5287">&#9670;&#160;</a></span>AT91C_TC1_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CMR&#160;&#160;&#160;( 0xFFFA0044 ) /* (TC1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01947">1947</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7bc7d53130111ce71e3f194fafeabab" name="aa7bc7d53130111ce71e3f194fafeabab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bc7d53130111ce71e3f194fafeabab">&#9670;&#160;</a></span>AT91C_TC1_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CV&#160;&#160;&#160;( 0xFFFA0050 ) /* (TC1) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01951">1951</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a096b8a1863b0a0b4f15d9c186bfab6fa" name="a096b8a1863b0a0b4f15d9c186bfab6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096b8a1863b0a0b4f15d9c186bfab6fa">&#9670;&#160;</a></span>AT91C_TC1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IDR&#160;&#160;&#160;( 0xFFFA0068 ) /* (TC1) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01945">1945</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aedd80518a02dce6e3b515a146e765102" name="aedd80518a02dce6e3b515a146e765102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd80518a02dce6e3b515a146e765102">&#9670;&#160;</a></span>AT91C_TC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IER&#160;&#160;&#160;( 0xFFFA0064 ) /* (TC1) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01944">1944</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd3beef9d8010832ed7fac32f9172186" name="abd3beef9d8010832ed7fac32f9172186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3beef9d8010832ed7fac32f9172186">&#9670;&#160;</a></span>AT91C_TC1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IMR&#160;&#160;&#160;( 0xFFFA006C ) /* (TC1) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01950">1950</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2abd9a801b7f3ccc6acb5c143f95e58e" name="a2abd9a801b7f3ccc6acb5c143f95e58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abd9a801b7f3ccc6acb5c143f95e58e">&#9670;&#160;</a></span>AT91C_TC1_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RA&#160;&#160;&#160;( 0xFFFA0054 ) /* (TC1) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01948">1948</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad85f4c1ae474ae74a9f193f7c7cc81cf" name="ad85f4c1ae474ae74a9f193f7c7cc81cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85f4c1ae474ae74a9f193f7c7cc81cf">&#9670;&#160;</a></span>AT91C_TC1_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RB&#160;&#160;&#160;( 0xFFFA0058 ) /* (TC1) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01942">1942</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1ba87507afc334c83a8faf4220108bb" name="ae1ba87507afc334c83a8faf4220108bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ba87507afc334c83a8faf4220108bb">&#9670;&#160;</a></span>AT91C_TC1_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RC&#160;&#160;&#160;( 0xFFFA005C ) /* (TC1) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01949">1949</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="add3309812aa0e1201930857f83a25b78" name="add3309812aa0e1201930857f83a25b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3309812aa0e1201930857f83a25b78">&#9670;&#160;</a></span>AT91C_TC1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_SR&#160;&#160;&#160;( 0xFFFA0060 ) /* (TC1) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01946">1946</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec022d7f98ede6ad9e7f39c7545b4c2c" name="aec022d7f98ede6ad9e7f39c7545b4c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec022d7f98ede6ad9e7f39c7545b4c2c">&#9670;&#160;</a></span>AT91C_TC2_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CCR&#160;&#160;&#160;( 0xFFFA0080 ) /* (TC2) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01954">1954</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1eb803ee12cb377ff6415dd99ed7af3" name="aa1eb803ee12cb377ff6415dd99ed7af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1eb803ee12cb377ff6415dd99ed7af3">&#9670;&#160;</a></span>AT91C_TC2_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CMR&#160;&#160;&#160;( 0xFFFA0084 ) /* (TC2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01953">1953</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a89655cc2b3db98c2e3205e9697cca20e" name="a89655cc2b3db98c2e3205e9697cca20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89655cc2b3db98c2e3205e9697cca20e">&#9670;&#160;</a></span>AT91C_TC2_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CV&#160;&#160;&#160;( 0xFFFA0090 ) /* (TC2) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01955">1955</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac45691dc6c22a34bcf24d1f2a672091e" name="ac45691dc6c22a34bcf24d1f2a672091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45691dc6c22a34bcf24d1f2a672091e">&#9670;&#160;</a></span>AT91C_TC2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IDR&#160;&#160;&#160;( 0xFFFA00A8 ) /* (TC2) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01958">1958</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acde2cdbf96a6d3d9efe273e5484b1c8f" name="acde2cdbf96a6d3d9efe273e5484b1c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde2cdbf96a6d3d9efe273e5484b1c8f">&#9670;&#160;</a></span>AT91C_TC2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IER&#160;&#160;&#160;( 0xFFFA00A4 ) /* (TC2) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01961">1961</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad7a7e692a485bd1984655fb775b5993f" name="ad7a7e692a485bd1984655fb775b5993f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a7e692a485bd1984655fb775b5993f">&#9670;&#160;</a></span>AT91C_TC2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IMR&#160;&#160;&#160;( 0xFFFA00AC ) /* (TC2) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01959">1959</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab71cc78f9acf543d633fa4932ac6d0af" name="ab71cc78f9acf543d633fa4932ac6d0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71cc78f9acf543d633fa4932ac6d0af">&#9670;&#160;</a></span>AT91C_TC2_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RA&#160;&#160;&#160;( 0xFFFA0094 ) /* (TC2) Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01956">1956</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f940f585055b37bc1b28f7f884b845b" name="a0f940f585055b37bc1b28f7f884b845b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f940f585055b37bc1b28f7f884b845b">&#9670;&#160;</a></span>AT91C_TC2_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RB&#160;&#160;&#160;( 0xFFFA0098 ) /* (TC2) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01957">1957</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6e87e75bd04d57480f47bdd325ceb62a" name="a6e87e75bd04d57480f47bdd325ceb62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e87e75bd04d57480f47bdd325ceb62a">&#9670;&#160;</a></span>AT91C_TC2_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RC&#160;&#160;&#160;( 0xFFFA009C ) /* (TC2) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01960">1960</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6775d11c990ac2929003e4bed7dfd2eb" name="a6775d11c990ac2929003e4bed7dfd2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6775d11c990ac2929003e4bed7dfd2eb">&#9670;&#160;</a></span>AT91C_TC2_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_SR&#160;&#160;&#160;( 0xFFFA00A0 ) /* (TC2) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01962">1962</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a109e3bad371a947b453ea9b8019d4b89" name="a109e3bad371a947b453ea9b8019d4b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109e3bad371a947b453ea9b8019d4b89">&#9670;&#160;</a></span>AT91C_TC_ABETRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ABETRG&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) TIOA or TIOB External Trigger Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00970">970</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac7d8f5ab48c28bf05547b7efa308093d" name="ac7d8f5ab48c28bf05547b7efa308093d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8f5ab48c28bf05547b7efa308093d">&#9670;&#160;</a></span>AT91C_TC_ACPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Compare Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00979">979</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab09baf7ae19fa26f334ac67b66850ed6" name="ab09baf7ae19fa26f334ac67b66850ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09baf7ae19fa26f334ac67b66850ed6">&#9670;&#160;</a></span>AT91C_TC_ACPA_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00982">982</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32405bd05c5a85e211a67c91ba8db852" name="a32405bd05c5a85e211a67c91ba8db852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32405bd05c5a85e211a67c91ba8db852">&#9670;&#160;</a></span>AT91C_TC_ACPA_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00980">980</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae2a44957573af617d94a9e439b598599" name="ae2a44957573af617d94a9e439b598599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a44957573af617d94a9e439b598599">&#9670;&#160;</a></span>AT91C_TC_ACPA_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00981">981</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab7e9adab8492f93acfc31583e7d62a82" name="ab7e9adab8492f93acfc31583e7d62a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e9adab8492f93acfc31583e7d62a82">&#9670;&#160;</a></span>AT91C_TC_ACPA_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00983">983</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a58c554f329dc6ec253b8650d045ecfb2" name="a58c554f329dc6ec253b8650d045ecfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c554f329dc6ec253b8650d045ecfb2">&#9670;&#160;</a></span>AT91C_TC_ACPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RC Compare Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00989">989</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08782f417baf5ca5868383add7597754" name="a08782f417baf5ca5868383add7597754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08782f417baf5ca5868383add7597754">&#9670;&#160;</a></span>AT91C_TC_ACPC_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00992">992</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a33da7c9f44471adb1467799470632c3d" name="a33da7c9f44471adb1467799470632c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33da7c9f44471adb1467799470632c3d">&#9670;&#160;</a></span>AT91C_TC_ACPC_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00990">990</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a30b75955de1a85aaf2aabda5138f05be" name="a30b75955de1a85aaf2aabda5138f05be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b75955de1a85aaf2aabda5138f05be">&#9670;&#160;</a></span>AT91C_TC_ACPC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00991">991</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa8b99d8cbf2a48af4b0604bd1b98da4" name="afa8b99d8cbf2a48af4b0604bd1b98da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8b99d8cbf2a48af4b0604bd1b98da4">&#9670;&#160;</a></span>AT91C_TC_ACPC_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00993">993</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88d040c0af65609a06c9a37cfd8ce20c" name="a88d040c0af65609a06c9a37cfd8ce20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d040c0af65609a06c9a37cfd8ce20c">&#9670;&#160;</a></span>AT91C_TC_AEEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) External Event Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00999">999</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af326a9074408bd03701119693b5e5b68" name="af326a9074408bd03701119693b5e5b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af326a9074408bd03701119693b5e5b68">&#9670;&#160;</a></span>AT91C_TC_AEEVT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 20 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01002">1002</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71ad254bf8c0a85104590762ae7774fc" name="a71ad254bf8c0a85104590762ae7774fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ad254bf8c0a85104590762ae7774fc">&#9670;&#160;</a></span>AT91C_TC_AEEVT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 20 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01000">1000</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9a0fa7a18086b7ecac4af0001b946a06" name="a9a0fa7a18086b7ecac4af0001b946a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0fa7a18086b7ecac4af0001b946a06">&#9670;&#160;</a></span>AT91C_TC_AEEVT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01001">1001</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a06cd80f4cc7ab26ba6ddc480cfebcfd9" name="a06cd80f4cc7ab26ba6ddc480cfebcfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cd80f4cc7ab26ba6ddc480cfebcfd9">&#9670;&#160;</a></span>AT91C_TC_AEEVT_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01003">1003</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7b745aa903b20634e602c496fcad07bc" name="a7b745aa903b20634e602c496fcad07bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b745aa903b20634e602c496fcad07bc">&#9670;&#160;</a></span>AT91C_TC_ASWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Software Trigger Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01004">1004</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9ccd13ad5e5574ab174f1d810fe9108a" name="a9ccd13ad5e5574ab174f1d810fe9108a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ccd13ad5e5574ab174f1d810fe9108a">&#9670;&#160;</a></span>AT91C_TC_ASWTRG_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 22 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01007">1007</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3d4574db4ddce97f63e67b4a0cc948d3" name="a3d4574db4ddce97f63e67b4a0cc948d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4574db4ddce97f63e67b4a0cc948d3">&#9670;&#160;</a></span>AT91C_TC_ASWTRG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 22 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01005">1005</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9aeb9be4fc92cf7ade10ded35713633e" name="a9aeb9be4fc92cf7ade10ded35713633e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aeb9be4fc92cf7ade10ded35713633e">&#9670;&#160;</a></span>AT91C_TC_ASWTRG_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01006">1006</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adc3d78a23ffd039e749bc135f8d7d70a" name="adc3d78a23ffd039e749bc135f8d7d70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3d78a23ffd039e749bc135f8d7d70a">&#9670;&#160;</a></span>AT91C_TC_ASWTRG_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01008">1008</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c755adb2f13698bd70e538fd9b28e52" name="a5c755adb2f13698bd70e538fd9b28e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c755adb2f13698bd70e538fd9b28e52">&#9670;&#160;</a></span>AT91C_TC_BCPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) RB Compare Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01009">1009</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb0ce065d061ea136ae69bc2de789de9" name="adb0ce065d061ea136ae69bc2de789de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0ce065d061ea136ae69bc2de789de9">&#9670;&#160;</a></span>AT91C_TC_BCPB_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 24 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01012">1012</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0c9ee09167f9188281015230db928d7" name="ac0c9ee09167f9188281015230db928d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c9ee09167f9188281015230db928d7">&#9670;&#160;</a></span>AT91C_TC_BCPB_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 24 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01010">1010</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4bf198d58f9b804c9d596a7d324fa255" name="a4bf198d58f9b804c9d596a7d324fa255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf198d58f9b804c9d596a7d324fa255">&#9670;&#160;</a></span>AT91C_TC_BCPB_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01011">1011</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a96df3690abd95de683721739eb9afe9a" name="a96df3690abd95de683721739eb9afe9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96df3690abd95de683721739eb9afe9a">&#9670;&#160;</a></span>AT91C_TC_BCPB_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01013">1013</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a33a0f6c7c40aebf48fb9aeee409520c9" name="a33a0f6c7c40aebf48fb9aeee409520c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a0f6c7c40aebf48fb9aeee409520c9">&#9670;&#160;</a></span>AT91C_TC_BCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) RC Compare Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01014">1014</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab4d5cbfc2c49dcad06262d863bc70d0c" name="ab4d5cbfc2c49dcad06262d863bc70d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d5cbfc2c49dcad06262d863bc70d0c">&#9670;&#160;</a></span>AT91C_TC_BCPC_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 26 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01017">1017</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac65d5a735b123e292ad5452ce2c91892" name="ac65d5a735b123e292ad5452ce2c91892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65d5a735b123e292ad5452ce2c91892">&#9670;&#160;</a></span>AT91C_TC_BCPC_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 26 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01015">1015</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af2db25a89fc99361e1c334a5647abe37" name="af2db25a89fc99361e1c334a5647abe37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2db25a89fc99361e1c334a5647abe37">&#9670;&#160;</a></span>AT91C_TC_BCPC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01016">1016</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0275fb8cf32b14b8f2cddc361748a20a" name="a0275fb8cf32b14b8f2cddc361748a20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0275fb8cf32b14b8f2cddc361748a20a">&#9670;&#160;</a></span>AT91C_TC_BCPC_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01018">1018</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad3457da8470b88dcbfdfcc4c181a3dfb" name="ad3457da8470b88dcbfdfcc4c181a3dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3457da8470b88dcbfdfcc4c181a3dfb">&#9670;&#160;</a></span>AT91C_TC_BEEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) External Event Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01019">1019</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09d1c605501f937ffda26aeb184e3008" name="a09d1c605501f937ffda26aeb184e3008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d1c605501f937ffda26aeb184e3008">&#9670;&#160;</a></span>AT91C_TC_BEEVT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 28 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01022">1022</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68ee4a23932dd0ef1b3a1eed804e4861" name="a68ee4a23932dd0ef1b3a1eed804e4861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ee4a23932dd0ef1b3a1eed804e4861">&#9670;&#160;</a></span>AT91C_TC_BEEVT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 28 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01020">1020</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a762fa401e52f3601c9466a01d54e701e" name="a762fa401e52f3601c9466a01d54e701e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762fa401e52f3601c9466a01d54e701e">&#9670;&#160;</a></span>AT91C_TC_BEEVT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01021">1021</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82acd57eafa731f22bdff2018eefaec5" name="a82acd57eafa731f22bdff2018eefaec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82acd57eafa731f22bdff2018eefaec5">&#9670;&#160;</a></span>AT91C_TC_BEEVT_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01023">1023</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a04b0f1fc04bd6d6d11a5e194b2214188" name="a04b0f1fc04bd6d6d11a5e194b2214188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b0f1fc04bd6d6d11a5e194b2214188">&#9670;&#160;</a></span>AT91C_TC_BSWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Software Trigger Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01024">1024</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90da673f257cf292b7437a123d88058f" name="a90da673f257cf292b7437a123d88058f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90da673f257cf292b7437a123d88058f">&#9670;&#160;</a></span>AT91C_TC_BSWTRG_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 30 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01027">1027</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71490d4b2d6b8d5cdc246d71d696a360" name="a71490d4b2d6b8d5cdc246d71d696a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71490d4b2d6b8d5cdc246d71d696a360">&#9670;&#160;</a></span>AT91C_TC_BSWTRG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 30 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01025">1025</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7d77e5117003e11e0c312ed33f142d5e" name="a7d77e5117003e11e0c312ed33f142d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d77e5117003e11e0c312ed33f142d5e">&#9670;&#160;</a></span>AT91C_TC_BSWTRG_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01026">1026</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8fc9812c09bfb66ee19f8b5ecde86fe3" name="a8fc9812c09bfb66ee19f8b5ecde86fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc9812c09bfb66ee19f8b5ecde86fe3">&#9670;&#160;</a></span>AT91C_TC_BSWTRG_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01028">1028</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6808cd396d1645ea2893c8abb9a368cb" name="a6808cd396d1645ea2893c8abb9a368cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6808cd396d1645ea2893c8abb9a368cb">&#9670;&#160;</a></span>AT91C_TC_BURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) Burst Signal Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00946">946</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab82fe1f68c1ae6520b7fb1f76bf6ab8b" name="ab82fe1f68c1ae6520b7fb1f76bf6ab8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">&#9670;&#160;</a></span>AT91C_TC_BURST_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (TC) The clock is not gated by an external signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00947">947</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af914fc7a0c776ca5ae40385fb8042f6f" name="af914fc7a0c776ca5ae40385fb8042f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af914fc7a0c776ca5ae40385fb8042f6f">&#9670;&#160;</a></span>AT91C_TC_BURST_XC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC0&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) XC0 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00948">948</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3841762ae0e6b373423472d8bb9db465" name="a3841762ae0e6b373423472d8bb9db465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3841762ae0e6b373423472d8bb9db465">&#9670;&#160;</a></span>AT91C_TC_BURST_XC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC1&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (TC) XC1 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00949">949</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a85951d6105537748b91ceb7ce5d48da3" name="a85951d6105537748b91ceb7ce5d48da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85951d6105537748b91ceb7ce5d48da3">&#9670;&#160;</a></span>AT91C_TC_BURST_XC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC2&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) XC2 is ANDed with <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00950">950</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abeeab439eaca14b7c407eacef297ac5e" name="abeeab439eaca14b7c407eacef297ac5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeeab439eaca14b7c407eacef297ac5e">&#9670;&#160;</a></span>AT91C_TC_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Counter Clock Disable Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00933">933</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af1a6dfe8007f114c92f9a3cd3c5cf340" name="af1a6dfe8007f114c92f9a3cd3c5cf340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a6dfe8007f114c92f9a3cd3c5cf340">&#9670;&#160;</a></span>AT91C_TC_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Clock Enable Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00932">932</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0089b84d52894b0a2c2f26fc33a6c139" name="a0089b84d52894b0a2c2f26fc33a6c139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0089b84d52894b0a2c2f26fc33a6c139">&#9670;&#160;</a></span>AT91C_TC_CLKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKI&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) Clock Invert */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00945">945</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6483dbb6cc585943611cf305469e07f9" name="a6483dbb6cc585943611cf305469e07f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6483dbb6cc585943611cf305469e07f9">&#9670;&#160;</a></span>AT91C_TC_CLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )  /* (TC) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00936">936</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="affc3992c4020b0d514d3840a334062d0" name="affc3992c4020b0d514d3840a334062d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc3992c4020b0d514d3840a334062d0">&#9670;&#160;</a></span>AT91C_TC_CLKS_TIMER_DIV1_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV1_CLOCK&#160;&#160;&#160;( 0x0 )       /* (TC) Clock selected: TIMER_DIV1_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00937">937</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a00cafb235b9e46d8227a0bdf82177100" name="a00cafb235b9e46d8227a0bdf82177100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cafb235b9e46d8227a0bdf82177100">&#9670;&#160;</a></span>AT91C_TC_CLKS_TIMER_DIV2_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV2_CLOCK&#160;&#160;&#160;( 0x1 )       /* (TC) Clock selected: TIMER_DIV2_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00938">938</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae67ad47df485c375b6e4b4ac96373cdf" name="ae67ad47df485c375b6e4b4ac96373cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67ad47df485c375b6e4b4ac96373cdf">&#9670;&#160;</a></span>AT91C_TC_CLKS_TIMER_DIV3_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV3_CLOCK&#160;&#160;&#160;( 0x2 )       /* (TC) Clock selected: TIMER_DIV3_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00939">939</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c40b6bd0239ce1aeecba8eef3ba763b" name="a2c40b6bd0239ce1aeecba8eef3ba763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c40b6bd0239ce1aeecba8eef3ba763b">&#9670;&#160;</a></span>AT91C_TC_CLKS_TIMER_DIV4_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV4_CLOCK&#160;&#160;&#160;( 0x3 )       /* (TC) Clock selected: TIMER_DIV4_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00940">940</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae913df889d5b850a30412b8dcbbedfeb" name="ae913df889d5b850a30412b8dcbbedfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae913df889d5b850a30412b8dcbbedfeb">&#9670;&#160;</a></span>AT91C_TC_CLKS_TIMER_DIV5_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV5_CLOCK&#160;&#160;&#160;( 0x4 )       /* (TC) Clock selected: TIMER_DIV5_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00941">941</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aefe111e881861fbd88303435f6d01f3a" name="aefe111e881861fbd88303435f6d01f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe111e881861fbd88303435f6d01f3a">&#9670;&#160;</a></span>AT91C_TC_CLKS_XC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC0&#160;&#160;&#160;( 0x5 )       /* (TC) Clock selected: XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00942">942</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a70ce543268d24ca798bb1ab7b170064f" name="a70ce543268d24ca798bb1ab7b170064f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ce543268d24ca798bb1ab7b170064f">&#9670;&#160;</a></span>AT91C_TC_CLKS_XC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC1&#160;&#160;&#160;( 0x6 )       /* (TC) Clock selected: XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00943">943</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b0eb0fa02aec444b85c9726cb315de5" name="a3b0eb0fa02aec444b85c9726cb315de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0eb0fa02aec444b85c9726cb315de5">&#9670;&#160;</a></span>AT91C_TC_CLKS_XC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC2&#160;&#160;&#160;( 0x7 )       /* (TC) Clock selected: XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00944">944</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a352b40a891527c40f6072977230df969" name="a352b40a891527c40f6072977230df969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352b40a891527c40f6072977230df969">&#9670;&#160;</a></span>AT91C_TC_CLKSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKSTA&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Clock Enabling */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01038">1038</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a430dd419d79af2f49e86d63c5978169c" name="a430dd419d79af2f49e86d63c5978169c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430dd419d79af2f49e86d63c5978169c">&#9670;&#160;</a></span>AT91C_TC_COVFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_COVFS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Overflow */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01030">1030</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac984dfb06785b4644e897331facbf791" name="ac984dfb06785b4644e897331facbf791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac984dfb06785b4644e897331facbf791">&#9670;&#160;</a></span>AT91C_TC_CPAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPAS&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) RA Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01032">1032</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9aab3e7ad396ec65293da7ed525b147c" name="a9aab3e7ad396ec65293da7ed525b147c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aab3e7ad396ec65293da7ed525b147c">&#9670;&#160;</a></span>AT91C_TC_CPBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPBS&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) RB Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01033">1033</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2bf8ba07ce3032eedaf229a707575e37" name="a2bf8ba07ce3032eedaf229a707575e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf8ba07ce3032eedaf229a707575e37">&#9670;&#160;</a></span>AT91C_TC_CPCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disable with RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00953">953</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a58852a9496be093ae1bc2a0fa8895024" name="a58852a9496be093ae1bc2a0fa8895024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58852a9496be093ae1bc2a0fa8895024">&#9670;&#160;</a></span>AT91C_TC_CPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCS&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01034">1034</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a958ba9ee9e460fdfbfdf661587323e41" name="a958ba9ee9e460fdfbfdf661587323e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958ba9ee9e460fdfbfdf661587323e41">&#9670;&#160;</a></span>AT91C_TC_CPCSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCSTOP&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00951">951</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4995d161e9dc47d7d9e8e98e3a892961" name="a4995d161e9dc47d7d9e8e98e3a892961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4995d161e9dc47d7d9e8e98e3a892961">&#9670;&#160;</a></span>AT91C_TC_CPCTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCTRG&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (TC) RC Compare Trigger Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00977">977</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa250a015ab6c84619aee58f529a492cb" name="aa250a015ab6c84619aee58f529a492cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa250a015ab6c84619aee58f529a492cb">&#9670;&#160;</a></span>AT91C_TC_EEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) External Event  Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00965">965</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4580098f8fa189cbb2b68ebdd6b4729" name="aa4580098f8fa189cbb2b68ebdd6b4729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4580098f8fa189cbb2b68ebdd6b4729">&#9670;&#160;</a></span>AT91C_TC_EEVT_TIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_TIOB&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (TC) Signal selected as external event: TIOB TIOB direction: input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00966">966</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a40fc56d6cb9bdef301f1fb3fed545f57" name="a40fc56d6cb9bdef301f1fb3fed545f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40fc56d6cb9bdef301f1fb3fed545f57">&#9670;&#160;</a></span>AT91C_TC_EEVT_XC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_XC0&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC0 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00967">967</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9ea4c880874aa135d3e4dcaf17b7de16" name="a9ea4c880874aa135d3e4dcaf17b7de16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea4c880874aa135d3e4dcaf17b7de16">&#9670;&#160;</a></span>AT91C_TC_EEVT_XC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_XC1&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC1 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00968">968</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68afa1c5510bd40ff4d9a00b5dd3f5ac" name="a68afa1c5510bd40ff4d9a00b5dd3f5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68afa1c5510bd40ff4d9a00b5dd3f5ac">&#9670;&#160;</a></span>AT91C_TC_EEVT_XC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_XC2&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC2 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00969">969</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afabdab6176d1c2cdef3d9e53cf35ce07" name="afabdab6176d1c2cdef3d9e53cf35ce07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabdab6176d1c2cdef3d9e53cf35ce07">&#9670;&#160;</a></span>AT91C_TC_EEVTEDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Event Edge Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00960">960</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12d4c419ced277d5c99d2714809fea0a" name="a12d4c419ced277d5c99d2714809fea0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d4c419ced277d5c99d2714809fea0a">&#9670;&#160;</a></span>AT91C_TC_EEVTEDG_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00964">964</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af97fed24c44737498c063fe693fa1dd9" name="af97fed24c44737498c063fe693fa1dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97fed24c44737498c063fe693fa1dd9">&#9670;&#160;</a></span>AT91C_TC_EEVTEDG_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00963">963</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad590f34fa2b8f0e1d0032ed02ffbd24b" name="ad590f34fa2b8f0e1d0032ed02ffbd24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad590f34fa2b8f0e1d0032ed02ffbd24b">&#9670;&#160;</a></span>AT91C_TC_EEVTEDG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00961">961</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2e7ab9a2f5e6a5160d3a21154be8a802" name="a2e7ab9a2f5e6a5160d3a21154be8a802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7ab9a2f5e6a5160d3a21154be8a802">&#9670;&#160;</a></span>AT91C_TC_EEVTEDG_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00962">962</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeff65a55d0db8bc5948bee36246a8904" name="aeff65a55d0db8bc5948bee36246a8904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff65a55d0db8bc5948bee36246a8904">&#9670;&#160;</a></span>AT91C_TC_ENETRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ENETRG&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TC) External Event Trigger enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00971">971</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68ebad65fed07cd1e1317c5b601a89b9" name="a68ebad65fed07cd1e1317c5b601a89b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ebad65fed07cd1e1317c5b601a89b9">&#9670;&#160;</a></span>AT91C_TC_ETRGEDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Trigger Edge Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00955">955</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7b486fb760a554cbd7b8ad6638aa180" name="aa7b486fb760a554cbd7b8ad6638aa180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b486fb760a554cbd7b8ad6638aa180">&#9670;&#160;</a></span>AT91C_TC_ETRGEDG_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00959">959</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aebc67c7d7de20b43d18d959199854699" name="aebc67c7d7de20b43d18d959199854699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc67c7d7de20b43d18d959199854699">&#9670;&#160;</a></span>AT91C_TC_ETRGEDG_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00958">958</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac62c6f0bdc17f7e3af5d1fd9538eb3d0" name="ac62c6f0bdc17f7e3af5d1fd9538eb3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">&#9670;&#160;</a></span>AT91C_TC_ETRGEDG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00956">956</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2cb60e148de13a65de2686684d540c8b" name="a2cb60e148de13a65de2686684d540c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb60e148de13a65de2686684d540c8b">&#9670;&#160;</a></span>AT91C_TC_ETRGEDG_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00957">957</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af0d5bb0907975e95e87656bebcc275c7" name="af0d5bb0907975e95e87656bebcc275c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d5bb0907975e95e87656bebcc275c7">&#9670;&#160;</a></span>AT91C_TC_ETRGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01037">1037</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a18e926912e73855038269a644ed60ffa" name="a18e926912e73855038269a644ed60ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e926912e73855038269a644ed60ffa">&#9670;&#160;</a></span>AT91C_TC_LDBDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDBDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disabled with RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00954">954</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88951f5e910ef65911f3e97298b66f31" name="a88951f5e910ef65911f3e97298b66f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88951f5e910ef65911f3e97298b66f31">&#9670;&#160;</a></span>AT91C_TC_LDBSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDBSTOP&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00952">952</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af287438e13f6b9c7d3e63e9fc2a389b8" name="af287438e13f6b9c7d3e63e9fc2a389b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af287438e13f6b9c7d3e63e9fc2a389b8">&#9670;&#160;</a></span>AT91C_TC_LDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Loading Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00984">984</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae3bcab1b3df23b1c3d4e311a5adc6adf" name="ae3bcab1b3df23b1c3d4e311a5adc6adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3bcab1b3df23b1c3d4e311a5adc6adf">&#9670;&#160;</a></span>AT91C_TC_LDRA_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Edge: each edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00988">988</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae504975b21d0c1b0b174ccb423398d5d" name="ae504975b21d0c1b0b174ccb423398d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae504975b21d0c1b0b174ccb423398d5d">&#9670;&#160;</a></span>AT91C_TC_LDRA_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Edge: falling edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00987">987</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a596fb9ecade42a3db6beae556f90ea96" name="a596fb9ecade42a3db6beae556f90ea96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596fb9ecade42a3db6beae556f90ea96">&#9670;&#160;</a></span>AT91C_TC_LDRA_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00985">985</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aae8bb1383fd86487a5ba3af321d95da2" name="aae8bb1383fd86487a5ba3af321d95da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8bb1383fd86487a5ba3af321d95da2">&#9670;&#160;</a></span>AT91C_TC_LDRA_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Edge: rising edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00986">986</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae95f62baf644c3bc39f3ae2d27634ddc" name="ae95f62baf644c3bc39f3ae2d27634ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95f62baf644c3bc39f3ae2d27634ddc">&#9670;&#160;</a></span>AT91C_TC_LDRAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRAS&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (TC) RA Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01035">1035</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ade0fdc20bb509e044542f700b69494db" name="ade0fdc20bb509e044542f700b69494db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0fdc20bb509e044542f700b69494db">&#9670;&#160;</a></span>AT91C_TC_LDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RB Loading Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00994">994</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a79b715c44ae1f3af977d97f7712580ca" name="a79b715c44ae1f3af977d97f7712580ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b715c44ae1f3af977d97f7712580ca">&#9670;&#160;</a></span>AT91C_TC_LDRB_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Edge: each edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00998">998</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c417c02eecc238b30f71653ac2857ab" name="a8c417c02eecc238b30f71653ac2857ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c417c02eecc238b30f71653ac2857ab">&#9670;&#160;</a></span>AT91C_TC_LDRB_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Edge: falling edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00997">997</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a62180255114397ab05fc6ade783c1267" name="a62180255114397ab05fc6ade783c1267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62180255114397ab05fc6ade783c1267">&#9670;&#160;</a></span>AT91C_TC_LDRB_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00995">995</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac03dec55b3dce937a45a61b2f2759be3" name="ac03dec55b3dce937a45a61b2f2759be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac03dec55b3dce937a45a61b2f2759be3">&#9670;&#160;</a></span>AT91C_TC_LDRB_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Edge: rising edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00996">996</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab6f7c97949a8c6c0f1cd7f8e45d84361" name="ab6f7c97949a8c6c0f1cd7f8e45d84361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f7c97949a8c6c0f1cd7f8e45d84361">&#9670;&#160;</a></span>AT91C_TC_LDRBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRBS&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01036">1036</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a519a22eec8b5c618c2c51130106a8f81" name="a519a22eec8b5c618c2c51130106a8f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519a22eec8b5c618c2c51130106a8f81">&#9670;&#160;</a></span>AT91C_TC_LOVRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LOVRS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Load Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01031">1031</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afcd600600083ddc63c832ee4e0236b44" name="afcd600600083ddc63c832ee4e0236b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd600600083ddc63c832ee4e0236b44">&#9670;&#160;</a></span>AT91C_TC_MTIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_MTIOA&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (TC) TIOA Mirror */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01039">1039</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a77e62550ab18d593d893a15f04c48b11" name="a77e62550ab18d593d893a15f04c48b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e62550ab18d593d893a15f04c48b11">&#9670;&#160;</a></span>AT91C_TC_MTIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_MTIOB&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) TIOA Mirror */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01040">1040</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad3ebce8686d4e5263febf879c0e0d638" name="ad3ebce8686d4e5263febf879c0e0d638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ebce8686d4e5263febf879c0e0d638">&#9670;&#160;</a></span>AT91C_TC_SWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_SWTRG&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) Software Trigger Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00934">934</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3e2eca76c15de93c68e811bf025b6ff" name="af3e2eca76c15de93c68e811bf025b6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e2eca76c15de93c68e811bf025b6ff">&#9670;&#160;</a></span>AT91C_TC_WAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVE&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00978">978</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3f3128540dbb6c12b7952d44935352b5" name="a3f3128540dbb6c12b7952d44935352b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3128540dbb6c12b7952d44935352b5">&#9670;&#160;</a></span>AT91C_TC_WAVESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) Waveform  Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00972">972</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2f4d598eb12d993086ca756a7f9ca56e" name="a2f4d598eb12d993086ca756a7f9ca56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4d598eb12d993086ca756a7f9ca56e">&#9670;&#160;</a></span>AT91C_TC_WAVESEL_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UP&#160;&#160;&#160;( 0x0 &lt;&lt; 13 ) /* (TC) UP mode without atomatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00973">973</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf016a588c98b762058406d6d58048f1" name="aaf016a588c98b762058406d6d58048f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf016a588c98b762058406d6d58048f1">&#9670;&#160;</a></span>AT91C_TC_WAVESEL_UP_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UP_AUTO&#160;&#160;&#160;( 0x2 &lt;&lt; 13 ) /* (TC) UP mode with automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00975">975</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a31bf0b1e930821ec5d6ca77e85f02e9d" name="a31bf0b1e930821ec5d6ca77e85f02e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bf0b1e930821ec5d6ca77e85f02e9d">&#9670;&#160;</a></span>AT91C_TC_WAVESEL_UPDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UPDOWN&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (TC) UPDOWN mode without automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00974">974</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae4d957303bbc72d1eed8bf39f942006a" name="ae4d957303bbc72d1eed8bf39f942006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d957303bbc72d1eed8bf39f942006a">&#9670;&#160;</a></span>AT91C_TC_WAVESEL_UPDOWN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UPDOWN_AUTO&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) UPDOWN mode with automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00976">976</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a19ebea53a82e1963c02fb19f1fc43918" name="a19ebea53a82e1963c02fb19f1fc43918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ebea53a82e1963c02fb19f1fc43918">&#9670;&#160;</a></span>AT91C_TCB_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_BCR&#160;&#160;&#160;( 0xFFFA00C0 ) /* (TCB) TC Block Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01965">1965</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a071d3dd587c3a4ed95c253a48cb1c9a6" name="a071d3dd587c3a4ed95c253a48cb1c9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071d3dd587c3a4ed95c253a48cb1c9a6">&#9670;&#160;</a></span>AT91C_TCB_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_BMR&#160;&#160;&#160;( 0xFFFA00C4 ) /* (TCB) TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01964">1964</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a107c19a568a5dec4983418a84564ef4b" name="a107c19a568a5dec4983418a84564ef4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107c19a568a5dec4983418a84564ef4b">&#9670;&#160;</a></span>AT91C_TCB_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_SYNC&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) Synchro Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01055">1055</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae15ae07551e91230ddf723731d003945" name="ae15ae07551e91230ddf723731d003945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15ae07551e91230ddf723731d003945">&#9670;&#160;</a></span>AT91C_TCB_TC0XC0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (TCB) External Clock Signal 0 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01057">1057</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2a3d3630ca284f2cef9836838e499597" name="a2a3d3630ca284f2cef9836838e499597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3d3630ca284f2cef9836838e499597">&#9670;&#160;</a></span>AT91C_TCB_TC0XC0S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_NONE&#160;&#160;&#160;( 0x1 )      /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01059">1059</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae698f28e6c2299165b7b69ad7f2f077b" name="ae698f28e6c2299165b7b69ad7f2f077b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae698f28e6c2299165b7b69ad7f2f077b">&#9670;&#160;</a></span>AT91C_TCB_TC0XC0S_TCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TCLK0&#160;&#160;&#160;( 0x0 )      /* (TCB) TCLK0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01058">1058</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aac6a33f8a77717cff071fa978eb40a02" name="aac6a33f8a77717cff071fa978eb40a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6a33f8a77717cff071fa978eb40a02">&#9670;&#160;</a></span>AT91C_TCB_TC0XC0S_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TIOA1&#160;&#160;&#160;( 0x2 )      /* (TCB) TIOA1 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01060">1060</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a208d9f3f7e5d7a86e12bc766b5340d71" name="a208d9f3f7e5d7a86e12bc766b5340d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208d9f3f7e5d7a86e12bc766b5340d71">&#9670;&#160;</a></span>AT91C_TCB_TC0XC0S_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TIOA2&#160;&#160;&#160;( 0x3 )      /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01061">1061</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab841b88704c17e5e42b597dc4127c2f9" name="ab841b88704c17e5e42b597dc4127c2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab841b88704c17e5e42b597dc4127c2f9">&#9670;&#160;</a></span>AT91C_TCB_TC1XC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) External Clock Signal 1 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01062">1062</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a72487486b4357d1f250cab673364653d" name="a72487486b4357d1f250cab673364653d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72487486b4357d1f250cab673364653d">&#9670;&#160;</a></span>AT91C_TCB_TC1XC1S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_NONE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01064">1064</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a27b0840e23ff09778d0208757359fc8d" name="a27b0840e23ff09778d0208757359fc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b0840e23ff09778d0208757359fc8d">&#9670;&#160;</a></span>AT91C_TCB_TC1XC1S_TCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TCLK1&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (TCB) TCLK1 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01063">1063</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0b119a2dcd261e236d36e69945f03d51" name="a0b119a2dcd261e236d36e69945f03d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b119a2dcd261e236d36e69945f03d51">&#9670;&#160;</a></span>AT91C_TCB_TC1XC1S_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TIOA0&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (TCB) TIOA0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01065">1065</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aef4e0cc9cfc6a26f0b78e82f01604d41" name="aef4e0cc9cfc6a26f0b78e82f01604d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef4e0cc9cfc6a26f0b78e82f01604d41">&#9670;&#160;</a></span>AT91C_TCB_TC1XC1S_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TIOA2&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01066">1066</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afef7e2ad858ff351031a50dc5761b7cb" name="afef7e2ad858ff351031a50dc5761b7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef7e2ad858ff351031a50dc5761b7cb">&#9670;&#160;</a></span>AT91C_TCB_TC2XC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) External Clock Signal 2 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01067">1067</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a48647ce84e818212bf1c7bab2c271129" name="a48647ce84e818212bf1c7bab2c271129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48647ce84e818212bf1c7bab2c271129">&#9670;&#160;</a></span>AT91C_TCB_TC2XC2S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_NONE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) None signal connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01069">1069</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a22a2ef64cb698fa796657a4a2568dc2b" name="a22a2ef64cb698fa796657a4a2568dc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a2ef64cb698fa796657a4a2568dc2b">&#9670;&#160;</a></span>AT91C_TCB_TC2XC2S_TCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TCLK2&#160;&#160;&#160;( 0x0 &lt;&lt; 4 ) /* (TCB) TCLK2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01068">1068</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abdf5cf6482dc8886b3f26910ef5ad08b" name="abdf5cf6482dc8886b3f26910ef5ad08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf5cf6482dc8886b3f26910ef5ad08b">&#9670;&#160;</a></span>AT91C_TCB_TC2XC2S_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TIOA0&#160;&#160;&#160;( 0x2 &lt;&lt; 4 ) /* (TCB) TIOA0 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01070">1070</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a88dae7e2bf482828090c736330eb0187" name="a88dae7e2bf482828090c736330eb0187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88dae7e2bf482828090c736330eb0187">&#9670;&#160;</a></span>AT91C_TCB_TC2XC2S_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TIOA1&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) TIOA2 connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01071">1071</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abbfe7143378c87a0d04e382c406beb2b" name="abbfe7143378c87a0d04e382c406beb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfe7143378c87a0d04e382c406beb2b">&#9670;&#160;</a></span>AT91C_TDES_CFBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CFBS&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TDES) Cipher Feedback Data Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01573">1573</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a34376f0844dc618639ea917acb0f1345" name="a34376f0844dc618639ea917acb0f1345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34376f0844dc618639ea917acb0f1345">&#9670;&#160;</a></span>AT91C_TDES_CFBS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CFBS_16_BIT&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TDES) 16-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01576">1576</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb47793d22d62716731fc6475e46c949" name="adb47793d22d62716731fc6475e46c949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb47793d22d62716731fc6475e46c949">&#9670;&#160;</a></span>AT91C_TDES_CFBS_32_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CFBS_32_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TDES) 32-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01575">1575</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a61e415c997679e37598bbb9d800e08ef" name="a61e415c997679e37598bbb9d800e08ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e415c997679e37598bbb9d800e08ef">&#9670;&#160;</a></span>AT91C_TDES_CFBS_64_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CFBS_64_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TDES) 64-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01574">1574</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae75c7ee40399b46bc10ebf97a97e2fb0" name="ae75c7ee40399b46bc10ebf97a97e2fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75c7ee40399b46bc10ebf97a97e2fb0">&#9670;&#160;</a></span>AT91C_TDES_CFBS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CFBS_8_BIT&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TDES) 8-bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01577">1577</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09b84fa448fcb47d3eda4e9e48166a78" name="a09b84fa448fcb47d3eda4e9e48166a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b84fa448fcb47d3eda4e9e48166a78">&#9670;&#160;</a></span>AT91C_TDES_CIPHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CIPHER&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) Processing <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01560">1560</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83abfb711d89001d93b116d5301ff0f9" name="a83abfb711d89001d93b116d5301ff0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83abfb711d89001d93b116d5301ff0f9">&#9670;&#160;</a></span>AT91C_TDES_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_CR&#160;&#160;&#160;( 0xFFFA8000 ) /* (TDES) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02174">2174</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac1aa2c516d43eee9979e091f7f5ceacb" name="ac1aa2c516d43eee9979e091f7f5ceacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1aa2c516d43eee9979e091f7f5ceacb">&#9670;&#160;</a></span>AT91C_TDES_DATRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_DATRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) DATRDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01579">1579</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9e7e456784050d55c0c32980303b764b" name="a9e7e456784050d55c0c32980303b764b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7e456784050d55c0c32980303b764b">&#9670;&#160;</a></span>AT91C_TDES_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer End */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01580">1580</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afff6c024a5ab4a9377499852b4441e02" name="afff6c024a5ab4a9377499852b4441e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff6c024a5ab4a9377499852b4441e02">&#9670;&#160;</a></span>AT91C_TDES_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TDES) PDC Write Buffer End */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01581">1581</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a12fbd6ac9d3a98d54f041a06ab941c79" name="a12fbd6ac9d3a98d54f041a06ab941c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fbd6ac9d3a98d54f041a06ab941c79">&#9670;&#160;</a></span>AT91C_TDES_IDATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_IDATAxR&#160;&#160;&#160;( 0xFFFA8040 ) /* (TDES) Input Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02177">2177</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aee54878ff2fbec3f7a7d490e69059e1d" name="aee54878ff2fbec3f7a7d490e69059e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee54878ff2fbec3f7a7d490e69059e1d">&#9670;&#160;</a></span>AT91C_TDES_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_IDR&#160;&#160;&#160;( 0xFFFA8014 ) /* (TDES) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02168">2168</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9da040c38ba7dbfaa2432a07b1e567a" name="ab9da040c38ba7dbfaa2432a07b1e567a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9da040c38ba7dbfaa2432a07b1e567a">&#9670;&#160;</a></span>AT91C_TDES_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_IER&#160;&#160;&#160;( 0xFFFA8010 ) /* (TDES) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02175">2175</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abd588f46481cae110e3ce749f3a10dc9" name="abd588f46481cae110e3ce749f3a10dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd588f46481cae110e3ce749f3a10dc9">&#9670;&#160;</a></span>AT91C_TDES_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_IMR&#160;&#160;&#160;( 0xFFFA8018 ) /* (TDES) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02172">2172</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f4be225e66480bbdfe0dc74ca11875b" name="a1f4be225e66480bbdfe0dc74ca11875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4be225e66480bbdfe0dc74ca11875b">&#9670;&#160;</a></span>AT91C_TDES_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_ISR&#160;&#160;&#160;( 0xFFFA801C ) /* (TDES) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02176">2176</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a39267cefc5664ca9797369d9f22c9f3a" name="a39267cefc5664ca9797369d9f22c9f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39267cefc5664ca9797369d9f22c9f3a">&#9670;&#160;</a></span>AT91C_TDES_IVxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_IVxR&#160;&#160;&#160;( 0xFFFA8060 ) /* (TDES) Initialization Vector x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02170">2170</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a126e73b31bb2b887983ecb51d0785f83" name="a126e73b31bb2b887983ecb51d0785f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126e73b31bb2b887983ecb51d0785f83">&#9670;&#160;</a></span>AT91C_TDES_KEY1WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_KEY1WxR&#160;&#160;&#160;( 0xFFFA8020 ) /* (TDES) Key 1 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02178">2178</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec67b1bb70b34174c217c4e8b4be87f7" name="aec67b1bb70b34174c217c4e8b4be87f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec67b1bb70b34174c217c4e8b4be87f7">&#9670;&#160;</a></span>AT91C_TDES_KEY2WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_KEY2WxR&#160;&#160;&#160;( 0xFFFA8028 ) /* (TDES) Key 2 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02166">2166</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad313a061fa6535cce88bfb7be85afb7f" name="ad313a061fa6535cce88bfb7be85afb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad313a061fa6535cce88bfb7be85afb7f">&#9670;&#160;</a></span>AT91C_TDES_KEY3WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_KEY3WxR&#160;&#160;&#160;( 0xFFFA8030 ) /* (TDES) Key 3 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02167">2167</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a686fd76eb5a79d9c50348350c9858083" name="a686fd76eb5a79d9c50348350c9858083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686fd76eb5a79d9c50348350c9858083">&#9670;&#160;</a></span>AT91C_TDES_KEYMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_KEYMOD&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TDES) Key <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01562">1562</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aacf5206ab22aee0dc9444e4f3275b919" name="aacf5206ab22aee0dc9444e4f3275b919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf5206ab22aee0dc9444e4f3275b919">&#9670;&#160;</a></span>AT91C_TDES_LOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_LOD&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TDES) Last Output Data <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01572">1572</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a25af00b40bd48773ce174469094bcd6e" name="a25af00b40bd48773ce174469094bcd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25af00b40bd48773ce174469094bcd6e">&#9670;&#160;</a></span>AT91C_TDES_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_MR&#160;&#160;&#160;( 0xFFFA8004 ) /* (TDES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02173">2173</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8dc9d7226363dfb759da53c8a603e639" name="a8dc9d7226363dfb759da53c8a603e639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc9d7226363dfb759da53c8a603e639">&#9670;&#160;</a></span>AT91C_TDES_ODATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_ODATAxR&#160;&#160;&#160;( 0xFFFA8050 ) /* (TDES) Output Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02171">2171</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1fa6c8d27624590be495cef7330b2f16" name="a1fa6c8d27624590be495cef7330b2f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa6c8d27624590be495cef7330b2f16">&#9670;&#160;</a></span>AT91C_TDES_OPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_OPMOD&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Operation <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01567">1567</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aacbfec10a0e9311700acd86fa1bde8a7" name="aacbfec10a0e9311700acd86fa1bde8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbfec10a0e9311700acd86fa1bde8a7">&#9670;&#160;</a></span>AT91C_TDES_OPMOD_CBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_OPMOD_CBC&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TDES) CBC Cipher Block Chaining mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01569">1569</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac0c5ae6f16244ba4ba5da4ceac5bf403" name="ac0c5ae6f16244ba4ba5da4ceac5bf403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c5ae6f16244ba4ba5da4ceac5bf403">&#9670;&#160;</a></span>AT91C_TDES_OPMOD_CFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_OPMOD_CFB&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) CFB Cipher Feedback mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01571">1571</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf500a62c745c7a8b7bc2049a939e6ce" name="aaf500a62c745c7a8b7bc2049a939e6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf500a62c745c7a8b7bc2049a939e6ce">&#9670;&#160;</a></span>AT91C_TDES_OPMOD_ECB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_OPMOD_ECB&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (TDES) ECB Electronic CodeBook mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01568">1568</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52e6d7a0f6bc44341e416462b4447c1f" name="a52e6d7a0f6bc44341e416462b4447c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e6d7a0f6bc44341e416462b4447c1f">&#9670;&#160;</a></span>AT91C_TDES_OPMOD_OFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_OPMOD_OFB&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (TDES) OFB Output Feedback mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01570">1570</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a150d9f8bc8dabcb815bf53e2d162d2d5" name="a150d9f8bc8dabcb815bf53e2d162d2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150d9f8bc8dabcb815bf53e2d162d2d5">&#9670;&#160;</a></span>AT91C_TDES_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_PTCR&#160;&#160;&#160;( 0xFFFA8120 ) /* (PDC_TDES) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02164">2164</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa785767a83684cf80daf29aa72f74bad" name="aa785767a83684cf80daf29aa72f74bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa785767a83684cf80daf29aa72f74bad">&#9670;&#160;</a></span>AT91C_TDES_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_PTSR&#160;&#160;&#160;( 0xFFFA8124 ) /* (PDC_TDES) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02163">2163</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a43c65e0740ae391e12a7861e3fc47f83" name="a43c65e0740ae391e12a7861e3fc47f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c65e0740ae391e12a7861e3fc47f83">&#9670;&#160;</a></span>AT91C_TDES_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_RCR&#160;&#160;&#160;( 0xFFFA8104 ) /* (PDC_TDES) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02157">2157</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a62ada5eb7c12592496d656ce29af0169" name="a62ada5eb7c12592496d656ce29af0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ada5eb7c12592496d656ce29af0169">&#9670;&#160;</a></span>AT91C_TDES_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_RNCR&#160;&#160;&#160;( 0xFFFA8114 ) /* (PDC_TDES) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02155">2155</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a61f3fb74165894657623305323349cc8" name="a61f3fb74165894657623305323349cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f3fb74165894657623305323349cc8">&#9670;&#160;</a></span>AT91C_TDES_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_RNPR&#160;&#160;&#160;( 0xFFFA8110 ) /* (PDC_TDES) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02159">2159</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2b621cf62f73979cc9209de2aede09c2" name="a2b621cf62f73979cc9209de2aede09c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b621cf62f73979cc9209de2aede09c2">&#9670;&#160;</a></span>AT91C_TDES_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_RPR&#160;&#160;&#160;( 0xFFFA8100 ) /* (PDC_TDES) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02160">2160</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0d0e182838c95696faf191f3900d5d93" name="a0d0e182838c95696faf191f3900d5d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0e182838c95696faf191f3900d5d93">&#9670;&#160;</a></span>AT91C_TDES_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Buffer Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01582">1582</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d2d3daad27765762801080ed505adb5" name="a1d2d3daad27765762801080ed505adb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2d3daad27765762801080ed505adb5">&#9670;&#160;</a></span>AT91C_TDES_SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_SMOD&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TDES) Start <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01563">1563</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1440bfa12192ef9bcc5ca965a014e3e3" name="a1440bfa12192ef9bcc5ca965a014e3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1440bfa12192ef9bcc5ca965a014e3e3">&#9670;&#160;</a></span>AT91C_TDES_SMOD_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_SMOD_AUTO&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Auto Mode: no action in <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> is necessary (cf datasheet). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01565">1565</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a70ff9633f788a8483bbe1d29085addd3" name="a70ff9633f788a8483bbe1d29085addd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ff9633f788a8483bbe1d29085addd3">&#9670;&#160;</a></span>AT91C_TDES_SMOD_MANUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_SMOD_MANUAL&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TDES) Manual Mode: The START bit in <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> <a class="el" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> must be set <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> begin encryption or decryption. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01564">1564</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac684de0e76f259d1992f24c79c999cc6" name="ac684de0e76f259d1992f24c79c999cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac684de0e76f259d1992f24c79c999cc6">&#9670;&#160;</a></span>AT91C_TDES_SMOD_PDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_SMOD_PDC&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TDES) PDC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01566">1566</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a07b479362efae70103a38496153d1202" name="a07b479362efae70103a38496153d1202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b479362efae70103a38496153d1202">&#9670;&#160;</a></span>AT91C_TDES_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_START&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TDES) Starts Processing */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01557">1557</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4ac10fd450e2da419c945a37ef160f68" name="a4ac10fd450e2da419c945a37ef160f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac10fd450e2da419c945a37ef160f68">&#9670;&#160;</a></span>AT91C_TDES_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01558">1558</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae030a944322ae47aa701a524e1c0e9d1" name="ae030a944322ae47aa701a524e1c0e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae030a944322ae47aa701a524e1c0e9d1">&#9670;&#160;</a></span>AT91C_TDES_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TCR&#160;&#160;&#160;( 0xFFFA810C ) /* (PDC_TDES) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02156">2156</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b80b23e8ea5150e7cd6b44743164972" name="a8b80b23e8ea5150e7cd6b44743164972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b80b23e8ea5150e7cd6b44743164972">&#9670;&#160;</a></span>AT91C_TDES_TDESMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TDESMOD&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TDES) Single or Triple DES <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01561">1561</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a299cd73e0ae4143389b72fd27112d32d" name="a299cd73e0ae4143389b72fd27112d32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299cd73e0ae4143389b72fd27112d32d">&#9670;&#160;</a></span>AT91C_TDES_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TNCR&#160;&#160;&#160;( 0xFFFA811C ) /* (PDC_TDES) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02161">2161</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a537fd7a96e9ee4087af824364ac7c68a" name="a537fd7a96e9ee4087af824364ac7c68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537fd7a96e9ee4087af824364ac7c68a">&#9670;&#160;</a></span>AT91C_TDES_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TNPR&#160;&#160;&#160;( 0xFFFA8118 ) /* (PDC_TDES) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02158">2158</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a05744a1d85175fc77a2f610899036f1e" name="a05744a1d85175fc77a2f610899036f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05744a1d85175fc77a2f610899036f1e">&#9670;&#160;</a></span>AT91C_TDES_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TPR&#160;&#160;&#160;( 0xFFFA8108 ) /* (PDC_TDES) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02162">2162</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e1c43b3b10414b0804d0f1631bdd15d" name="a1e1c43b3b10414b0804d0f1631bdd15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1c43b3b10414b0804d0f1631bdd15d">&#9670;&#160;</a></span>AT91C_TDES_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TDES) PDC Write Buffer Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01583">1583</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af6179b1adc2118086d3c2e91e9825ff0" name="af6179b1adc2118086d3c2e91e9825ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6179b1adc2118086d3c2e91e9825ff0">&#9670;&#160;</a></span>AT91C_TDES_URAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAD&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TDES) Unspecified Register Access Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01584">1584</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a356e44c04c2779b2937c28397f866ff6" name="a356e44c04c2779b2937c28397f866ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356e44c04c2779b2937c28397f866ff6">&#9670;&#160;</a></span>AT91C_TDES_URAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAT&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Unspecified Register Access Type Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01588">1588</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a15c0bbad6ecc8408f80c86435d6d2119" name="a15c0bbad6ecc8408f80c86435d6d2119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c0bbad6ecc8408f80c86435d6d2119">&#9670;&#160;</a></span>AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (TDES) Input data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01589">1589</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb9a75af5ee4b87e11a8914badcc654f" name="aeb9a75af5ee4b87e11a8914badcc654f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9a75af5ee4b87e11a8914badcc654f">&#9670;&#160;</a></span>AT91C_TDES_URAT_MODEREG_WRITE_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAT_MODEREG_WRITE_DATPROC&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (TDES) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> written during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01591">1591</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7e4f2e43b1a0d8c7b7776e6c3a990a76" name="a7e4f2e43b1a0d8c7b7776e6c3a990a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4f2e43b1a0d8c7b7776e6c3a990a76">&#9670;&#160;</a></span>AT91C_TDES_URAT_OUT_DAT_READ_DATPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAT_OUT_DAT_READ_DATPROC&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TDES) Output data <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read during <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01590">1590</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a32f49bfc9bf5ff33cc2e904ce19a388b" name="a32f49bfc9bf5ff33cc2e904ce19a388b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32f49bfc9bf5ff33cc2e904ce19a388b">&#9670;&#160;</a></span>AT91C_TDES_URAT_WO_REG_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_URAT_WO_REG_READ&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (TDES) Write-only <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> read access. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01592">1592</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac205baf8e33ec082ccf10371fb6be5d7" name="ac205baf8e33ec082ccf10371fb6be5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac205baf8e33ec082ccf10371fb6be5d7">&#9670;&#160;</a></span>AT91C_TDES_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TDES_VR&#160;&#160;&#160;( 0xFFFA80FC ) /* (TDES) TDES Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l02169">2169</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1bd7d67abfe3f76283cc892ec6de333d" name="a1bd7d67abfe3f76283cc892ec6de333d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd7d67abfe3f76283cc892ec6de333d">&#9670;&#160;</a></span>AT91C_TWI_CHDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CHDIV&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (TWI) Clock High Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00767">767</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7825a75dd307f7fe4d31996276f8fa0d" name="a7825a75dd307f7fe4d31996276f8fa0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7825a75dd307f7fe4d31996276f8fa0d">&#9670;&#160;</a></span>AT91C_TWI_CKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CKDIV&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (TWI) Clock Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00768">768</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8ca43517fea8374f62e0e9e356dcf851" name="a8ca43517fea8374f62e0e9e356dcf851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca43517fea8374f62e0e9e356dcf851">&#9670;&#160;</a></span>AT91C_TWI_CLDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CLDIV&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (TWI) Clock Low Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00766">766</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab70866fe6980485abdc71436c4c666e3" name="ab70866fe6980485abdc71436c4c666e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70866fe6980485abdc71436c4c666e3">&#9670;&#160;</a></span>AT91C_TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CR&#160;&#160;&#160;( 0xFFFB8000 ) /* (TWI) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01870">1870</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7b5a89edfd261b24b258e2730938593" name="af7b5a89edfd261b24b258e2730938593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b5a89edfd261b24b258e2730938593">&#9670;&#160;</a></span>AT91C_TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CWGR&#160;&#160;&#160;( 0xFFFB8010 ) /* (TWI) Clock Waveform Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01877">1877</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3d4421d7e164c2e7be47890f9701d2f" name="af3d4421d7e164c2e7be47890f9701d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d4421d7e164c2e7be47890f9701d2f">&#9670;&#160;</a></span>AT91C_TWI_DADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_DADR&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Device Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00764">764</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3602dbdfaf7fe8915c8da17025bcce49" name="a3602dbdfaf7fe8915c8da17025bcce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3602dbdfaf7fe8915c8da17025bcce49">&#9670;&#160;</a></span>AT91C_TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADR&#160;&#160;&#160;( 0xFFFB800C ) /* (TWI) Internal Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01875">1875</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f25cd146fba43daf62840aea54c34aa" name="a1f25cd146fba43daf62840aea54c34aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f25cd146fba43daf62840aea54c34aa">&#9670;&#160;</a></span>AT91C_TWI_IADRSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Internal Device Address Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00758">758</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5268dfd7f7bdcee41e811b5c90ce4c3f" name="a5268dfd7f7bdcee41e811b5c90ce4c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5268dfd7f7bdcee41e811b5c90ce4c3f">&#9670;&#160;</a></span>AT91C_TWI_IADRSZ_1_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_1_BYTE&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) One-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00760">760</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a690289c1337ae72208f79d00d11f51f2" name="a690289c1337ae72208f79d00d11f51f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690289c1337ae72208f79d00d11f51f2">&#9670;&#160;</a></span>AT91C_TWI_IADRSZ_2_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_2_BYTE&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (TWI) Two-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00761">761</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a26d31e1aaffcdb5383f9ad995e757ce8" name="a26d31e1aaffcdb5383f9ad995e757ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d31e1aaffcdb5383f9ad995e757ce8">&#9670;&#160;</a></span>AT91C_TWI_IADRSZ_3_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_3_BYTE&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Three-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00762">762</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4c065357c9430fa52f135d653b243ee3" name="a4c065357c9430fa52f135d653b243ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c065357c9430fa52f135d653b243ee3">&#9670;&#160;</a></span>AT91C_TWI_IADRSZ_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_NO&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (TWI) No internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00759">759</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa6bbe1d04237ac95769ee7165ceb2e88" name="aa6bbe1d04237ac95769ee7165ceb2e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bbe1d04237ac95769ee7165ceb2e88">&#9670;&#160;</a></span>AT91C_TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IDR&#160;&#160;&#160;( 0xFFFB8028 ) /* (TWI) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01874">1874</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adfb146945a6be80740b8b6ffaf553de5" name="adfb146945a6be80740b8b6ffaf553de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb146945a6be80740b8b6ffaf553de5">&#9670;&#160;</a></span>AT91C_TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IER&#160;&#160;&#160;( 0xFFFB8024 ) /* (TWI) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01869">1869</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8064786a95cc468d45e9f7037d6ad7c0" name="a8064786a95cc468d45e9f7037d6ad7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8064786a95cc468d45e9f7037d6ad7c0">&#9670;&#160;</a></span>AT91C_TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IMR&#160;&#160;&#160;( 0xFFFB802C ) /* (TWI) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01872">1872</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab5fb1fb425f6ef83633501ea421a7973" name="ab5fb1fb425f6ef83633501ea421a7973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5fb1fb425f6ef83633501ea421a7973">&#9670;&#160;</a></span>AT91C_TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MMR&#160;&#160;&#160;( 0xFFFB8004 ) /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01876">1876</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb131e2f68f4b950a176ac7e436d2378" name="adb131e2f68f4b950a176ac7e436d2378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb131e2f68f4b950a176ac7e436d2378">&#9670;&#160;</a></span>AT91C_TWI_MREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MREAD&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Direction */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00763">763</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9164ccbd0f08ec84953f634aff3b4c54" name="a9164ccbd0f08ec84953f634aff3b4c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9164ccbd0f08ec84953f634aff3b4c54">&#9670;&#160;</a></span>AT91C_TWI_MSDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MSDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) TWI Master Transfer Disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00755">755</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57e54d515cf6271cb8c3370cb6f2decb" name="a57e54d515cf6271cb8c3370cb6f2decb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e54d515cf6271cb8c3370cb6f2decb">&#9670;&#160;</a></span>AT91C_TWI_MSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MSEN&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) TWI Master Transfer Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00754">754</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83fcbf48dfd5911539f04053f5945583" name="a83fcbf48dfd5911539f04053f5945583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83fcbf48dfd5911539f04053f5945583">&#9670;&#160;</a></span>AT91C_TWI_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_NACK&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) Not Acknowledged */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00775">775</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a209a95835a9ac055170b6d99d4d9d2b5" name="a209a95835a9ac055170b6d99d4d9d2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209a95835a9ac055170b6d99d4d9d2b5">&#9670;&#160;</a></span>AT91C_TWI_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_OVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (TWI) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00773">773</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aad7ee683b465e9e8ff024444b87ffb09" name="aad7ee683b465e9e8ff024444b87ffb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7ee683b465e9e8ff024444b87ffb09">&#9670;&#160;</a></span>AT91C_TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_RHR&#160;&#160;&#160;( 0xFFFB8030 ) /* (TWI) Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01878">1878</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5dc8759ecbd21842df75d82d1694c1a7" name="a5dc8759ecbd21842df75d82d1694c1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc8759ecbd21842df75d82d1694c1a7">&#9670;&#160;</a></span>AT91C_TWI_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Receive holding <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00771">771</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a35551b8aa5276e34c0c2db4fb32bbc38" name="a35551b8aa5276e34c0c2db4fb32bbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35551b8aa5276e34c0c2db4fb32bbc38">&#9670;&#160;</a></span>AT91C_TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SR&#160;&#160;&#160;( 0xFFFB8020 ) /* (TWI) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01871">1871</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a65d3781517ef6df35e4858dc60370c6d" name="a65d3781517ef6df35e4858dc60370c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d3781517ef6df35e4858dc60370c6d">&#9670;&#160;</a></span>AT91C_TWI_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_START&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Send <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> START Condition */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00752">752</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5e464d6e72b1bb1c919dc94f5a4e9a19" name="a5e464d6e72b1bb1c919dc94f5a4e9a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e464d6e72b1bb1c919dc94f5a4e9a19">&#9670;&#160;</a></span>AT91C_TWI_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_STOP&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Send <a class="el" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> STOP Condition */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00753">753</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a062994c3d4283286adf67c183dbee328" name="a062994c3d4283286adf67c183dbee328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062994c3d4283286adf67c183dbee328">&#9670;&#160;</a></span>AT91C_TWI_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00756">756</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a552888d871fec466c05478ee2042b2ec" name="a552888d871fec466c05478ee2042b2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552888d871fec466c05478ee2042b2ec">&#9670;&#160;</a></span>AT91C_TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_THR&#160;&#160;&#160;( 0xFFFB8034 ) /* (TWI) Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01873">1873</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aae36af808d245102ba025846f22ab6d5" name="aae36af808d245102ba025846f22ab6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae36af808d245102ba025846f22ab6d5">&#9670;&#160;</a></span>AT91C_TWI_TXCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_TXCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Transmission Completed */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00770">770</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09539cd95a16cd31c083baa11a9131e2" name="a09539cd95a16cd31c083baa11a9131e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09539cd95a16cd31c083baa11a9131e2">&#9670;&#160;</a></span>AT91C_TWI_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) Transmit holding <a class="el" href="_r_v_d_s_2_a_r_m7___l_p_c21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00772">772</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9d6fc48c612316cd17f298dea509a72c" name="a9d6fc48c612316cd17f298dea509a72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6fc48c612316cd17f298dea509a72c">&#9670;&#160;</a></span>AT91C_TWI_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_UNRE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Underrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00774">774</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3af25a93d8e82f42f92e4f79a5bbaa83" name="a3af25a93d8e82f42f92e4f79a5bbaa83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af25a93d8e82f42f92e4f79a5bbaa83">&#9670;&#160;</a></span>AT91C_UDP_CONFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_CONFG&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Configured */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00862">862</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af73c7ae5c085b4fa6b20700ccb0bf189" name="af73c7ae5c085b4fa6b20700ccb0bf189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73c7ae5c085b4fa6b20700ccb0bf189">&#9670;&#160;</a></span>AT91C_UDP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_CSR&#160;&#160;&#160;( 0xFFFB0030 ) /* (UDP) Endpoint Control and Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01923">1923</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad5bb9f6b22cd7b71c41e0c5f21359147" name="ad5bb9f6b22cd7b71c41e0c5f21359147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bb9f6b22cd7b71c41e0c5f21359147">&#9670;&#160;</a></span>AT91C_UDP_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_DIR&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Transfer Direction */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00901">901</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7f9626f06dff378615092a5c0d601a3" name="aa7f9626f06dff378615092a5c0d601a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f9626f06dff378615092a5c0d601a3">&#9670;&#160;</a></span>AT91C_UDP_DTGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_DTGLE&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )   /* (UDP) Data Toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00910">910</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a963f4e535475fdca21e2b4462041ba16" name="a963f4e535475fdca21e2b4462041ba16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963f4e535475fdca21e2b4462041ba16">&#9670;&#160;</a></span>AT91C_UDP_ENDBUSRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ENDBUSRES&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (UDP) USB End Of Bus Reset Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00884">884</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8eece1c2437e70c0d23995d182747169" name="a8eece1c2437e70c0d23995d182747169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eece1c2437e70c0d23995d182747169">&#9670;&#160;</a></span>AT91C_UDP_EP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Reset Endpoint 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00887">887</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3192588280fa39ba88e7807162df2668" name="a3192588280fa39ba88e7807162df2668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3192588280fa39ba88e7807162df2668">&#9670;&#160;</a></span>AT91C_UDP_EP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Reset Endpoint 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00888">888</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc01cc967634aaf6b34c009593ab6663" name="afc01cc967634aaf6b34c009593ab6663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc01cc967634aaf6b34c009593ab6663">&#9670;&#160;</a></span>AT91C_UDP_EP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Reset Endpoint 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00889">889</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55ff9f19b78ade374607ba1e30681b04" name="a55ff9f19b78ade374607ba1e30681b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ff9f19b78ade374607ba1e30681b04">&#9670;&#160;</a></span>AT91C_UDP_EP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Reset Endpoint 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00890">890</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a06db7f870578c69ea91a04032855ebfa" name="a06db7f870578c69ea91a04032855ebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06db7f870578c69ea91a04032855ebfa">&#9670;&#160;</a></span>AT91C_UDP_EP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Reset Endpoint 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00891">891</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa5fabc45c94b0b55e2ff75b512aada4d" name="aa5fabc45c94b0b55e2ff75b512aada4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fabc45c94b0b55e2ff75b512aada4d">&#9670;&#160;</a></span>AT91C_UDP_EP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Reset Endpoint 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00892">892</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa6a2e4bfbfd0b615450b6d812f21a0a3" name="aa6a2e4bfbfd0b615450b6d812f21a0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a2e4bfbfd0b615450b6d812f21a0a3">&#9670;&#160;</a></span>AT91C_UDP_EPEDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPEDS&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (UDP) Endpoint Enable Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00911">911</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa231db13123efe85390749a5f41655b3" name="aa231db13123efe85390749a5f41655b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa231db13123efe85390749a5f41655b3">&#9670;&#160;</a></span>AT91C_UDP_EPINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Endpoint 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00870">870</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a17ba7dff62066021586d2c9da30148" name="a1a17ba7dff62066021586d2c9da30148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a17ba7dff62066021586d2c9da30148">&#9670;&#160;</a></span>AT91C_UDP_EPINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Endpoint 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00871">871</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae5d8fc722f9c7fcd51508e4b348dea0d" name="ae5d8fc722f9c7fcd51508e4b348dea0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d8fc722f9c7fcd51508e4b348dea0d">&#9670;&#160;</a></span>AT91C_UDP_EPINT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Endpoint 2 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00872">872</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a242f01d1ddfe223db69f230c267b37c0" name="a242f01d1ddfe223db69f230c267b37c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242f01d1ddfe223db69f230c267b37c0">&#9670;&#160;</a></span>AT91C_UDP_EPINT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) Endpoint 3 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00873">873</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b92a2c29b38aa41e194f04fd1bd9583" name="a8b92a2c29b38aa41e194f04fd1bd9583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b92a2c29b38aa41e194f04fd1bd9583">&#9670;&#160;</a></span>AT91C_UDP_EPINT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Endpoint 4 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00874">874</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae82098ed40ebf71c7ad652794ef79d3f" name="ae82098ed40ebf71c7ad652794ef79d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82098ed40ebf71c7ad652794ef79d3f">&#9670;&#160;</a></span>AT91C_UDP_EPINT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (UDP) Endpoint 5 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00875">875</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adab36cc6d97194fd0c3a34dfe9f1076b" name="adab36cc6d97194fd0c3a34dfe9f1076b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab36cc6d97194fd0c3a34dfe9f1076b">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Endpoint type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00902">902</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6662ace61cac91faf0ae2d564623105d" name="a6662ace61cac91faf0ae2d564623105d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6662ace61cac91faf0ae2d564623105d">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_BULK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_BULK_IN&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )    /* (UDP) Bulk IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00908">908</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac94b088b5f232c505558cabead5719fd" name="ac94b088b5f232c505558cabead5719fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94b088b5f232c505558cabead5719fd">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_BULK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_BULK_OUT&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )    /* (UDP) Bulk OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00905">905</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d3aaad9ea154ac7ea6357eadd5c8a32" name="a1d3aaad9ea154ac7ea6357eadd5c8a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3aaad9ea154ac7ea6357eadd5c8a32">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_CTRL&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )    /* (UDP) Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00903">903</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab04fd08051845f87617a29a73b99fbfe" name="ab04fd08051845f87617a29a73b99fbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04fd08051845f87617a29a73b99fbfe">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_INT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_INT_IN&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Interrupt IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00909">909</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab1a1c8a2611827dd00b51592c13fc92e" name="ab1a1c8a2611827dd00b51592c13fc92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a1c8a2611827dd00b51592c13fc92e">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_INT_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_INT_OUT&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )    /* (UDP) Interrupt OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00906">906</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab0038b2f8b27df3ad0d9715120e5eb24" name="ab0038b2f8b27df3ad0d9715120e5eb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0038b2f8b27df3ad0d9715120e5eb24">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_ISO_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_ISO_IN&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )    /* (UDP) Isochronous IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00907">907</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1aec7e27eed3a2d7be3a15342b6299f" name="ae1aec7e27eed3a2d7be3a15342b6299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1aec7e27eed3a2d7be3a15342b6299f">&#9670;&#160;</a></span>AT91C_UDP_EPTYPE_ISO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_ISO_OUT&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) Isochronous OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00904">904</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a335e7d4d52f475e5faaf5a9fb156cf0e" name="a335e7d4d52f475e5faaf5a9fb156cf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335e7d4d52f475e5faaf5a9fb156cf0e">&#9670;&#160;</a></span>AT91C_UDP_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ESR&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Enable Send Resume */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00863">863</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a16457337bc108f926e0da7eb99643baf" name="a16457337bc108f926e0da7eb99643baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16457337bc108f926e0da7eb99643baf">&#9670;&#160;</a></span>AT91C_UDP_EXTRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EXTRSM&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (UDP) USB External Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00878">878</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa399fdeb0df35c8553ef06c6da18eff7" name="aa399fdeb0df35c8553ef06c6da18eff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa399fdeb0df35c8553ef06c6da18eff7">&#9670;&#160;</a></span>AT91C_UDP_FADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADD&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (UDP) Function Address Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00867">867</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3df939ec689fad23144ed35e84143477" name="a3df939ec689fad23144ed35e84143477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df939ec689fad23144ed35e84143477">&#9670;&#160;</a></span>AT91C_UDP_FADDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADDEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Function Address Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00861">861</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1bb6a6bdaff5f26292c04974054a4a55" name="a1bb6a6bdaff5f26292c04974054a4a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb6a6bdaff5f26292c04974054a4a55">&#9670;&#160;</a></span>AT91C_UDP_FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADDR&#160;&#160;&#160;( 0xFFFB0008 ) /* (UDP) Function Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01919">1919</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6a7f64596e71787c3efefff101b5e4e9" name="a6a7f64596e71787c3efefff101b5e4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f64596e71787c3efefff101b5e4e9">&#9670;&#160;</a></span>AT91C_UDP_FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FDR&#160;&#160;&#160;( 0xFFFB0050 ) /* (UDP) Endpoint FIFO Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01921">1921</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6c6ce7f722bcfaaaa6c9053d448a91bf" name="a6c6ce7f722bcfaaaa6c9053d448a91bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c6ce7f722bcfaaaa6c9053d448a91bf">&#9670;&#160;</a></span>AT91C_UDP_FEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) Function Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00868">868</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a99191244fa595e96bec692b200b9c708" name="a99191244fa595e96bec692b200b9c708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99191244fa595e96bec692b200b9c708">&#9670;&#160;</a></span>AT91C_UDP_FORCESTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FORCESTALL&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00899">899</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45d1c10c52bf20f2dd6997252eb2ae18" name="a45d1c10c52bf20f2dd6997252eb2ae18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d1c10c52bf20f2dd6997252eb2ae18">&#9670;&#160;</a></span>AT91C_UDP_FRM_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_ERR&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (UDP) Frame Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00858">858</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae918f0a0813be8b451014b8f529f4012" name="ae918f0a0813be8b451014b8f529f4012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae918f0a0813be8b451014b8f529f4012">&#9670;&#160;</a></span>AT91C_UDP_FRM_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_NUM&#160;&#160;&#160;( 0x7FF &lt;&lt; 0 ) /* (UDP) Frame Number as Defined in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Packet Field Formats */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00857">857</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa2e68a9a62ba43d7a96792240ad058b3" name="aa2e68a9a62ba43d7a96792240ad058b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e68a9a62ba43d7a96792240ad058b3">&#9670;&#160;</a></span>AT91C_UDP_FRM_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_OK&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (UDP) Frame OK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00859">859</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2d8e3c6d1d17dc2b6dfc2ab2339d06b1" name="a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">&#9670;&#160;</a></span>AT91C_UDP_GLBSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_GLBSTATE&#160;&#160;&#160;( 0xFFFB0004 ) /* (UDP) Global State Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01928">1928</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0cd67205ffcc66f514740b7cacc95c4f" name="a0cd67205ffcc66f514740b7cacc95c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd67205ffcc66f514740b7cacc95c4f">&#9670;&#160;</a></span>AT91C_UDP_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ICR&#160;&#160;&#160;( 0xFFFB0020 ) /* (UDP) Interrupt Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01925">1925</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abaaf8614402eded1295065e638ef4905" name="abaaf8614402eded1295065e638ef4905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaaf8614402eded1295065e638ef4905">&#9670;&#160;</a></span>AT91C_UDP_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IDR&#160;&#160;&#160;( 0xFFFB0014 ) /* (UDP) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01924">1924</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2bf22f0aaf9a940db36d4b5ef7c2c53f" name="a2bf22f0aaf9a940db36d4b5ef7c2c53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf22f0aaf9a940db36d4b5ef7c2c53f">&#9670;&#160;</a></span>AT91C_UDP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IER&#160;&#160;&#160;( 0xFFFB0010 ) /* (UDP) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01929">1929</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb0413f682922a58ea1e83fe006b0439" name="abb0413f682922a58ea1e83fe006b0439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0413f682922a58ea1e83fe006b0439">&#9670;&#160;</a></span>AT91C_UDP_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IMR&#160;&#160;&#160;( 0xFFFB0018 ) /* (UDP) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01918">1918</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a59bb4c10c9e4abb9fbe812b22069f50f" name="a59bb4c10c9e4abb9fbe812b22069f50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bb4c10c9e4abb9fbe812b22069f50f">&#9670;&#160;</a></span>AT91C_UDP_ISOERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ISOERROR&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Isochronous error (Isochronous endpoints) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00897">897</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a823df82602fcb595b04c9a5235f7bd68" name="a823df82602fcb595b04c9a5235f7bd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823df82602fcb595b04c9a5235f7bd68">&#9670;&#160;</a></span>AT91C_UDP_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ISR&#160;&#160;&#160;( 0xFFFB001C ) /* (UDP) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01922">1922</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a825cf8db29e1346a4655ba9e4042073c" name="a825cf8db29e1346a4655ba9e4042073c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825cf8db29e1346a4655ba9e4042073c">&#9670;&#160;</a></span>AT91C_UDP_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_NUM&#160;&#160;&#160;( 0xFFFB0000 ) /* (UDP) Frame Number Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01920">1920</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95d441c7575612c9941c35d6191dc61a" name="a95d441c7575612c9941c35d6191dc61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d441c7575612c9941c35d6191dc61a">&#9670;&#160;</a></span>AT91C_UDP_PUON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_PUON&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (UDP) Pull-up ON */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00915">915</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acb510a4b8b4bb3b293dc239627531361" name="acb510a4b8b4bb3b293dc239627531361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb510a4b8b4bb3b293dc239627531361">&#9670;&#160;</a></span>AT91C_UDP_RMWUPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RMWUPE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Remote Wake Up Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00865">865</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1cebacb3bdd5541bc1de71ccdf92bd9" name="aa1cebacb3bdd5541bc1de71ccdf92bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cebacb3bdd5541bc1de71ccdf92bd9">&#9670;&#160;</a></span>AT91C_UDP_RSMINPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RSMINPR&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Resume Has Been Sent <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00864">864</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a19e8a3d4c6e02916b80873505969f35e" name="a19e8a3d4c6e02916b80873505969f35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e8a3d4c6e02916b80873505969f35e">&#9670;&#160;</a></span>AT91C_UDP_RSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RSTEP&#160;&#160;&#160;( 0xFFFB0028 ) /* (UDP) Reset Endpoint Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01926">1926</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae313b496b0f57c6f1709a2fb4b57daaa" name="ae313b496b0f57c6f1709a2fb4b57daaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae313b496b0f57c6f1709a2fb4b57daaa">&#9670;&#160;</a></span>AT91C_UDP_RX_DATA_BK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RX_DATA_BK0&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Receive Data Bank 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00895">895</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acb6db66df37f8269f54808965876452d" name="acb6db66df37f8269f54808965876452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6db66df37f8269f54808965876452d">&#9670;&#160;</a></span>AT91C_UDP_RX_DATA_BK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RX_DATA_BK1&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00900">900</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6528ea478dd6f86c09ec5fb953238acd" name="a6528ea478dd6f86c09ec5fb953238acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6528ea478dd6f86c09ec5fb953238acd">&#9670;&#160;</a></span>AT91C_UDP_RXBYTECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXBYTECNT&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (UDP) Number Of Bytes Available in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> FIFO */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00912">912</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a359943e009f7a44ba0bbe03db8eeedd5" name="a359943e009f7a44ba0bbe03db8eeedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359943e009f7a44ba0bbe03db8eeedd5">&#9670;&#160;</a></span>AT91C_UDP_RXRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXRSM&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (UDP) USB Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00877">877</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2a28903a455889bb4db81566185e2470" name="a2a28903a455889bb4db81566185e2470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a28903a455889bb4db81566185e2470">&#9670;&#160;</a></span>AT91C_UDP_RXSETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXSETUP&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Sends STALL <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host (Control endpoints) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00896">896</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aee76f53e58d0725d21b57e16a1872b91" name="aee76f53e58d0725d21b57e16a1872b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee76f53e58d0725d21b57e16a1872b91">&#9670;&#160;</a></span>AT91C_UDP_RXSUSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXSUSP&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) USB Suspend Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00876">876</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7bc497e4d0bcf0ad713648f9c13a890c" name="a7bc497e4d0bcf0ad713648f9c13a890c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc497e4d0bcf0ad713648f9c13a890c">&#9670;&#160;</a></span>AT91C_UDP_SOFINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_SOFINT&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (UDP) USB Start Of frame Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00879">879</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa0248fd3450dbed0a4920efbd37a5c25" name="aa0248fd3450dbed0a4920efbd37a5c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0248fd3450dbed0a4920efbd37a5c25">&#9670;&#160;</a></span>AT91C_UDP_TXCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Generates an IN packet with data previously written in <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> DPR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00894">894</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afb1da15a9600778181dba435272150da" name="afb1da15a9600778181dba435272150da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1da15a9600778181dba435272150da">&#9670;&#160;</a></span>AT91C_UDP_TXPKTRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXPKTRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Transmit Packet Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00898">898</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45e8217bcf08f51bb492afbca3799fda" name="a45e8217bcf08f51bb492afbca3799fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e8217bcf08f51bb492afbca3799fda">&#9670;&#160;</a></span>AT91C_UDP_TXVC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXVC&#160;&#160;&#160;( 0xFFFB0074 ) /* (UDP) Transceiver Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01927">1927</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8080f15a628788b94f22577425f1c178" name="a8080f15a628788b94f22577425f1c178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8080f15a628788b94f22577425f1c178">&#9670;&#160;</a></span>AT91C_UDP_TXVDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXVDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00914">914</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8ef719c8714aedb7d302809d1cabff6" name="aa8ef719c8714aedb7d302809d1cabff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ef719c8714aedb7d302809d1cabff6">&#9670;&#160;</a></span>AT91C_UDP_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_WAKEUP&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (UDP) USB Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00880">880</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a26bb61f30f66cf9e74945c0fe6c8081d" name="a26bb61f30f66cf9e74945c0fe6c8081d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bb61f30f66cf9e74945c0fe6c8081d">&#9670;&#160;</a></span>AT91C_US0_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_BRGR&#160;&#160;&#160;( 0xFFFC0020 ) /* (US0) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01828">1828</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeec6376a574c77da0d274a1fcbfa3326" name="aeec6376a574c77da0d274a1fcbfa3326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec6376a574c77da0d274a1fcbfa3326">&#9670;&#160;</a></span>AT91C_US0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_CR&#160;&#160;&#160;( 0xFFFC0000 ) /* (US0) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01830">1830</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf9eee205e881a7a9820a7448f65be88" name="adf9eee205e881a7a9820a7448f65be88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9eee205e881a7a9820a7448f65be88">&#9670;&#160;</a></span>AT91C_US0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_CSR&#160;&#160;&#160;( 0xFFFC0014 ) /* (US0) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01836">1836</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a76e6e7e7a078af79d274422696176a91" name="a76e6e7e7a078af79d274422696176a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e6e7e7a078af79d274422696176a91">&#9670;&#160;</a></span>AT91C_US0_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_FIDI&#160;&#160;&#160;( 0xFFFC0040 ) /* (US0) FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01832">1832</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8fd2674d21225f8229f75558597722f4" name="a8fd2674d21225f8229f75558597722f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd2674d21225f8229f75558597722f4">&#9670;&#160;</a></span>AT91C_US0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IDR&#160;&#160;&#160;( 0xFFFC000C ) /* (US0) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01838">1838</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad9e151567643bac9188d546ec8c83ad9" name="ad9e151567643bac9188d546ec8c83ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e151567643bac9188d546ec8c83ad9">&#9670;&#160;</a></span>AT91C_US0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IER&#160;&#160;&#160;( 0xFFFC0008 ) /* (US0) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01841">1841</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aafeaab3c273a4901d0c1ce6e27290623" name="aafeaab3c273a4901d0c1ce6e27290623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafeaab3c273a4901d0c1ce6e27290623">&#9670;&#160;</a></span>AT91C_US0_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IF&#160;&#160;&#160;( 0xFFFC004C ) /* (US0) IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01840">1840</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab60291422f5f68fd0a3fb2cb0ada51ee" name="ab60291422f5f68fd0a3fb2cb0ada51ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60291422f5f68fd0a3fb2cb0ada51ee">&#9670;&#160;</a></span>AT91C_US0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IMR&#160;&#160;&#160;( 0xFFFC0010 ) /* (US0) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01831">1831</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6adc45bea5fc4a45ea9ba09cf6072683" name="a6adc45bea5fc4a45ea9ba09cf6072683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6adc45bea5fc4a45ea9ba09cf6072683">&#9670;&#160;</a></span>AT91C_US0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_MR&#160;&#160;&#160;( 0xFFFC0004 ) /* (US0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01834">1834</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a64d545337665b0f1391160faaaced6" name="a0a64d545337665b0f1391160faaaced6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a64d545337665b0f1391160faaaced6">&#9670;&#160;</a></span>AT91C_US0_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_NER&#160;&#160;&#160;( 0xFFFC0044 ) /* (US0) Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01829">1829</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adf3341465bd017c325b8202870f51a87" name="adf3341465bd017c325b8202870f51a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3341465bd017c325b8202870f51a87">&#9670;&#160;</a></span>AT91C_US0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_PTCR&#160;&#160;&#160;( 0xFFFC0120 ) /* (PDC_US0) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01820">1820</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acd8b3f85323b001581da09ac44b51ba0" name="acd8b3f85323b001581da09ac44b51ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8b3f85323b001581da09ac44b51ba0">&#9670;&#160;</a></span>AT91C_US0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_PTSR&#160;&#160;&#160;( 0xFFFC0124 ) /* (PDC_US0) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01821">1821</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afb42edcfe4420c1741c67a6fcc1c7940" name="afb42edcfe4420c1741c67a6fcc1c7940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb42edcfe4420c1741c67a6fcc1c7940">&#9670;&#160;</a></span>AT91C_US0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RCR&#160;&#160;&#160;( 0xFFFC0104 ) /* (PDC_US0) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01824">1824</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a56934e1cafe3743d3953503124783e23" name="a56934e1cafe3743d3953503124783e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56934e1cafe3743d3953503124783e23">&#9670;&#160;</a></span>AT91C_US0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RHR&#160;&#160;&#160;( 0xFFFC0018 ) /* (US0) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01837">1837</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a299bd61c801130a2bd54a9759ceed79a" name="a299bd61c801130a2bd54a9759ceed79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299bd61c801130a2bd54a9759ceed79a">&#9670;&#160;</a></span>AT91C_US0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RNCR&#160;&#160;&#160;( 0xFFFC0114 ) /* (PDC_US0) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01826">1826</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad4379d54617a5f94d3f21a07320bbd3a" name="ad4379d54617a5f94d3f21a07320bbd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4379d54617a5f94d3f21a07320bbd3a">&#9670;&#160;</a></span>AT91C_US0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RNPR&#160;&#160;&#160;( 0xFFFC0110 ) /* (PDC_US0) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01818">1818</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8d76d048d064cb8b1bda38d6b9225e8b" name="a8d76d048d064cb8b1bda38d6b9225e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d76d048d064cb8b1bda38d6b9225e8b">&#9670;&#160;</a></span>AT91C_US0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RPR&#160;&#160;&#160;( 0xFFFC0100 ) /* (PDC_US0) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01825">1825</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8f5751a6d87eb133bad4228b999269ea" name="a8f5751a6d87eb133bad4228b999269ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5751a6d87eb133bad4228b999269ea">&#9670;&#160;</a></span>AT91C_US0_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RTOR&#160;&#160;&#160;( 0xFFFC0024 ) /* (US0) Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01835">1835</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7c094c55fdb12ebd74ff16ee05837ee8" name="a7c094c55fdb12ebd74ff16ee05837ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c094c55fdb12ebd74ff16ee05837ee8">&#9670;&#160;</a></span>AT91C_US0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TCR&#160;&#160;&#160;( 0xFFFC010C ) /* (PDC_US0) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01819">1819</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0e435f536bb1948c1e97ca5e3b6133e0" name="a0e435f536bb1948c1e97ca5e3b6133e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e435f536bb1948c1e97ca5e3b6133e0">&#9670;&#160;</a></span>AT91C_US0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_THR&#160;&#160;&#160;( 0xFFFC001C ) /* (US0) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01839">1839</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3dfa7d709c1cdd2118badd3d86dbef05" name="a3dfa7d709c1cdd2118badd3d86dbef05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfa7d709c1cdd2118badd3d86dbef05">&#9670;&#160;</a></span>AT91C_US0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TNCR&#160;&#160;&#160;( 0xFFFC011C ) /* (PDC_US0) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01822">1822</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1dff1393bfe24b37d2ffbbc026c18d5e" name="a1dff1393bfe24b37d2ffbbc026c18d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dff1393bfe24b37d2ffbbc026c18d5e">&#9670;&#160;</a></span>AT91C_US0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TNPR&#160;&#160;&#160;( 0xFFFC0118 ) /* (PDC_US0) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01817">1817</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53cfafd838c21b78b9da1d82f664729a" name="a53cfafd838c21b78b9da1d82f664729a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cfafd838c21b78b9da1d82f664729a">&#9670;&#160;</a></span>AT91C_US0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TPR&#160;&#160;&#160;( 0xFFFC0108 ) /* (PDC_US0) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01823">1823</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb0859b2f4e268443144c8a12372740b" name="adb0859b2f4e268443144c8a12372740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0859b2f4e268443144c8a12372740b">&#9670;&#160;</a></span>AT91C_US0_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TTGR&#160;&#160;&#160;( 0xFFFC0028 ) /* (US0) Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01833">1833</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1b540599d25fd3e08e7796a4abad209" name="ae1b540599d25fd3e08e7796a4abad209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b540599d25fd3e08e7796a4abad209">&#9670;&#160;</a></span>AT91C_US1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_BRGR&#160;&#160;&#160;( 0xFFFC4020 ) /* (US1) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01811">1811</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ba13116cdbdc38c28a7947cb6e07208" name="a0ba13116cdbdc38c28a7947cb6e07208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba13116cdbdc38c28a7947cb6e07208">&#9670;&#160;</a></span>AT91C_US1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_CR&#160;&#160;&#160;( 0xFFFC4000 ) /* (US1) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01814">1814</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f2daa04e941f4f6dab81453467dfa9f" name="a1f2daa04e941f4f6dab81453467dfa9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2daa04e941f4f6dab81453467dfa9f">&#9670;&#160;</a></span>AT91C_US1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_CSR&#160;&#160;&#160;( 0xFFFC4014 ) /* (US1) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01805">1805</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a474dacf039451dbc1dd95647bf180710" name="a474dacf039451dbc1dd95647bf180710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474dacf039451dbc1dd95647bf180710">&#9670;&#160;</a></span>AT91C_US1_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_FIDI&#160;&#160;&#160;( 0xFFFC4040 ) /* (US1) FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01813">1813</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad6013f9d9db0531caae86476c7c535f2" name="ad6013f9d9db0531caae86476c7c535f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6013f9d9db0531caae86476c7c535f2">&#9670;&#160;</a></span>AT91C_US1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IDR&#160;&#160;&#160;( 0xFFFC400C ) /* (US1) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01806">1806</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a217b096eb2058c2233fdd0863005a100" name="a217b096eb2058c2233fdd0863005a100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217b096eb2058c2233fdd0863005a100">&#9670;&#160;</a></span>AT91C_US1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IER&#160;&#160;&#160;( 0xFFFC4008 ) /* (US1) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01807">1807</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1d05b2c8d6badfca979db9a8802be8e" name="ae1d05b2c8d6badfca979db9a8802be8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d05b2c8d6badfca979db9a8802be8e">&#9670;&#160;</a></span>AT91C_US1_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IF&#160;&#160;&#160;( 0xFFFC404C ) /* (US1) IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01802">1802</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a015e3681835f62cb310135951a0b3b34" name="a015e3681835f62cb310135951a0b3b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015e3681835f62cb310135951a0b3b34">&#9670;&#160;</a></span>AT91C_US1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IMR&#160;&#160;&#160;( 0xFFFC4010 ) /* (US1) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01812">1812</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac540adfcc59587e54b9e92d889019bb3" name="ac540adfcc59587e54b9e92d889019bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac540adfcc59587e54b9e92d889019bb3">&#9670;&#160;</a></span>AT91C_US1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_MR&#160;&#160;&#160;( 0xFFFC4004 ) /* (US1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01815">1815</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a19c4762d433ac3a9ad23ed80fd8984f3" name="a19c4762d433ac3a9ad23ed80fd8984f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c4762d433ac3a9ad23ed80fd8984f3">&#9670;&#160;</a></span>AT91C_US1_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_NER&#160;&#160;&#160;( 0xFFFC4044 ) /* (US1) Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01803">1803</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0321db964bde1db2f00018ab0767b893" name="a0321db964bde1db2f00018ab0767b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0321db964bde1db2f00018ab0767b893">&#9670;&#160;</a></span>AT91C_US1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_PTCR&#160;&#160;&#160;( 0xFFFC4120 ) /* (PDC_US1) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01792">1792</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac8bcc58a8a75d09ee4bc0e8914be6af1" name="ac8bcc58a8a75d09ee4bc0e8914be6af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bcc58a8a75d09ee4bc0e8914be6af1">&#9670;&#160;</a></span>AT91C_US1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_PTSR&#160;&#160;&#160;( 0xFFFC4124 ) /* (PDC_US1) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01794">1794</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae7bc9a61b4311410067210fe5be6cf4e" name="ae7bc9a61b4311410067210fe5be6cf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bc9a61b4311410067210fe5be6cf4e">&#9670;&#160;</a></span>AT91C_US1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RCR&#160;&#160;&#160;( 0xFFFC4104 ) /* (PDC_US1) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01796">1796</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa6cfe7f0e690577826727939c28f61c7" name="aa6cfe7f0e690577826727939c28f61c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cfe7f0e690577826727939c28f61c7">&#9670;&#160;</a></span>AT91C_US1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RHR&#160;&#160;&#160;( 0xFFFC4018 ) /* (US1) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01810">1810</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af48f2dff20474c8c9a223beab727ca7a" name="af48f2dff20474c8c9a223beab727ca7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48f2dff20474c8c9a223beab727ca7a">&#9670;&#160;</a></span>AT91C_US1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RNCR&#160;&#160;&#160;( 0xFFFC4114 ) /* (PDC_US1) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01791">1791</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7ae00f6533a59997f3410cff4baa34f3" name="a7ae00f6533a59997f3410cff4baa34f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae00f6533a59997f3410cff4baa34f3">&#9670;&#160;</a></span>AT91C_US1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RNPR&#160;&#160;&#160;( 0xFFFC4110 ) /* (PDC_US1) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01797">1797</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa310bed7d45bfe16684c8bf25f3efee7" name="aa310bed7d45bfe16684c8bf25f3efee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa310bed7d45bfe16684c8bf25f3efee7">&#9670;&#160;</a></span>AT91C_US1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RPR&#160;&#160;&#160;( 0xFFFC4100 ) /* (PDC_US1) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01798">1798</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3580e23d8e44cce7286834378b9bebf9" name="a3580e23d8e44cce7286834378b9bebf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580e23d8e44cce7286834378b9bebf9">&#9670;&#160;</a></span>AT91C_US1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RTOR&#160;&#160;&#160;( 0xFFFC4024 ) /* (US1) Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01804">1804</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5ac408528d521e4e4b8c813855ad908b" name="a5ac408528d521e4e4b8c813855ad908b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac408528d521e4e4b8c813855ad908b">&#9670;&#160;</a></span>AT91C_US1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TCR&#160;&#160;&#160;( 0xFFFC410C ) /* (PDC_US1) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01793">1793</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c656e638af7231ef0e8a7eb91606e51" name="a8c656e638af7231ef0e8a7eb91606e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c656e638af7231ef0e8a7eb91606e51">&#9670;&#160;</a></span>AT91C_US1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_THR&#160;&#160;&#160;( 0xFFFC401C ) /* (US1) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01808">1808</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1917b9252da7a7ba72f3ba9c4a31621d" name="a1917b9252da7a7ba72f3ba9c4a31621d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1917b9252da7a7ba72f3ba9c4a31621d">&#9670;&#160;</a></span>AT91C_US1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TNCR&#160;&#160;&#160;( 0xFFFC411C ) /* (PDC_US1) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01799">1799</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a015371076e034d328e679f3fa6b8bb94" name="a015371076e034d328e679f3fa6b8bb94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015371076e034d328e679f3fa6b8bb94">&#9670;&#160;</a></span>AT91C_US1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TNPR&#160;&#160;&#160;( 0xFFFC4118 ) /* (PDC_US1) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01795">1795</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa39b07d921ad67044b6bd587a5bb5e4d" name="aa39b07d921ad67044b6bd587a5bb5e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39b07d921ad67044b6bd587a5bb5e4d">&#9670;&#160;</a></span>AT91C_US1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TPR&#160;&#160;&#160;( 0xFFFC4108 ) /* (PDC_US1) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01800">1800</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac2a9703d1ccbfbf02efcbb24c780a78b" name="ac2a9703d1ccbfbf02efcbb24c780a78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a9703d1ccbfbf02efcbb24c780a78b">&#9670;&#160;</a></span>AT91C_US1_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TTGR&#160;&#160;&#160;( 0xFFFC4028 ) /* (US1) Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01809">1809</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53c28c925fd757be79bb9f07be5cf951" name="a53c28c925fd757be79bb9f07be5cf951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c28c925fd757be79bb9f07be5cf951">&#9670;&#160;</a></span>AT91C_US_CHMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00155">155</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa3f9014539cdbee5b9b7a49e76228bcd" name="aa3f9014539cdbee5b9b7a49e76228bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f9014539cdbee5b9b7a49e76228bcd">&#9670;&#160;</a></span>AT91C_US_CHMODE_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_AUTO&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (DBGU) Automatic Echo: Receiver Data Input is connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> <a class="el" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> TXD pin. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00157">157</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaf57968a551f0ae6b8a5a3c610dab8cf" name="aaf57968a551f0ae6b8a5a3c610dab8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf57968a551f0ae6b8a5a3c610dab8cf">&#9670;&#160;</a></span>AT91C_US_CHMODE_LOCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_LOCAL&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (DBGU) Local Loopback: Transmitter Output Signal is connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Receiver Input Signal. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00158">158</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bb3535a326183eea44b04c542e81b26" name="a9bb3535a326183eea44b04c542e81b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb3535a326183eea44b04c542e81b26">&#9670;&#160;</a></span>AT91C_US_CHMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_NORMAL&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00156">156</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a42454b5036bef343924a88d4896e077c" name="a42454b5036bef343924a88d4896e077c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42454b5036bef343924a88d4896e077c">&#9670;&#160;</a></span>AT91C_US_CHMODE_REMOTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_REMOTE&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Remote Loopback: RXD pin is internally connected <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> TXD pin. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00159">159</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a622f82c943fbb8dbe30d8c482ac27b8a" name="a622f82c943fbb8dbe30d8c482ac27b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622f82c943fbb8dbe30d8c482ac27b8a">&#9670;&#160;</a></span>AT91C_US_CHRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00611">611</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a330e29f7f16295c2b25853dad22c87f7" name="a330e29f7f16295c2b25853dad22c87f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330e29f7f16295c2b25853dad22c87f7">&#9670;&#160;</a></span>AT91C_US_CHRL_5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_5_BITS&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )  /* (USART) Character Length: 5 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00612">612</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8a05bbd1b8cd25765a81934f73e07e55" name="a8a05bbd1b8cd25765a81934f73e07e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a05bbd1b8cd25765a81934f73e07e55">&#9670;&#160;</a></span>AT91C_US_CHRL_6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_6_BITS&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (USART) Character Length: 6 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00613">613</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5f7c2375932edf30a8c807edbd43c8a1" name="a5f7c2375932edf30a8c807edbd43c8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7c2375932edf30a8c807edbd43c8a1">&#9670;&#160;</a></span>AT91C_US_CHRL_7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_7_BITS&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )  /* (USART) Character Length: 7 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00614">614</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a24e961af79b1cf5bdd081e542fb0a68c" name="a24e961af79b1cf5bdd081e542fb0a68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e961af79b1cf5bdd081e542fb0a68c">&#9670;&#160;</a></span>AT91C_US_CHRL_8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_8_BITS&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Character Length: 8 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00615">615</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b" name="a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">&#9670;&#160;</a></span>AT91C_US_CKLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CKLO&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Clock Output Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00623">623</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab954e9525e22961efd5283060bf8c26e" name="ab954e9525e22961efd5283060bf8c26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954e9525e22961efd5283060bf8c26e">&#9670;&#160;</a></span>AT91C_US_CLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00606">606</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a96988c1c28f85099e88679fdc389b02f" name="a96988c1c28f85099e88679fdc389b02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96988c1c28f85099e88679fdc389b02f">&#9670;&#160;</a></span>AT91C_US_CLKS_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_CLOCK&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (USART) Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00607">607</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a739f61b8aac76af08dc42b3af9505abd" name="a739f61b8aac76af08dc42b3af9505abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739f61b8aac76af08dc42b3af9505abd">&#9670;&#160;</a></span>AT91C_US_CLKS_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_EXT&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) External (SCK) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00610">610</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af59a5002bd0b6b0b544fea38b48d6df6" name="af59a5002bd0b6b0b544fea38b48d6df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59a5002bd0b6b0b544fea38b48d6df6">&#9670;&#160;</a></span>AT91C_US_CLKS_FDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_FDIV1&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (USART) fdiv1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00608">608</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d4ac43a530645d31920ab7a0e97656d" name="a4d4ac43a530645d31920ab7a0e97656d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4ac43a530645d31920ab7a0e97656d">&#9670;&#160;</a></span>AT91C_US_CLKS_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_SLOW&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (USART) slow_clock (ARM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00609">609</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a64a07ed22258d3551524e5e3758e64a5" name="a64a07ed22258d3551524e5e3758e64a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a07ed22258d3551524e5e3758e64a5">&#9670;&#160;</a></span>AT91C_US_COMM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_COMM_RX&#160;&#160;&#160;( 0x1 &lt;&lt; 31 ) /* (DBGU) COMM_RX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00172">172</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeb863fc3b5ecd99a75f9037642091a31" name="aeb863fc3b5ecd99a75f9037642091a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb863fc3b5ecd99a75f9037642091a31">&#9670;&#160;</a></span>AT91C_US_COMM_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_COMM_TX&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (DBGU) COMM_TX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00171">171</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a868e34a72467f269d9f054922b08b669" name="a868e34a72467f269d9f054922b08b669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868e34a72467f269d9f054922b08b669">&#9670;&#160;</a></span>AT91C_US_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CTS&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )         /* (USART) Image of CTS Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00644">644</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1db34685cd82e7afb8a05927f7ad35aa" name="a1db34685cd82e7afb8a05927f7ad35aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db34685cd82e7afb8a05927f7ad35aa">&#9670;&#160;</a></span>AT91C_US_CTSIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CTSIC&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Clear To Send Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00637">637</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6c2a1ad3ab3043766411bb50e7e6a50b" name="a6c2a1ad3ab3043766411bb50e7e6a50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2a1ad3ab3043766411bb50e7e6a50b">&#9670;&#160;</a></span>AT91C_US_DCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DCD&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )         /* (USART) Image of DCD Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00643">643</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af59df6b9a33fefc9b38335560957ed38" name="af59df6b9a33fefc9b38335560957ed38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59df6b9a33fefc9b38335560957ed38">&#9670;&#160;</a></span>AT91C_US_DCDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DCDIC&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Data Carrier Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00636">636</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6ac6073d3ebf2a9a96cae6a2153b9578" name="a6ac6073d3ebf2a9a96cae6a2153b9578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac6073d3ebf2a9a96cae6a2153b9578">&#9670;&#160;</a></span>AT91C_US_DSNACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSNACK&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (USART) Disable Successive NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00626">626</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa175adb7c1f19272e1f480ce6010928f" name="aa175adb7c1f19272e1f480ce6010928f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa175adb7c1f19272e1f480ce6010928f">&#9670;&#160;</a></span>AT91C_US_DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSR&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )         /* (USART) Image of DSR Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00642">642</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a500e29def8da7d0b281cf72e32d8e26b" name="a500e29def8da7d0b281cf72e32d8e26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500e29def8da7d0b281cf72e32d8e26b">&#9670;&#160;</a></span>AT91C_US_DSRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSRIC&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Set Ready Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00635">635</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7e4bbffdbca1888ee3c9b9f5ab2bea6e" name="a7e4bbffdbca1888ee3c9b9f5ab2bea6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">&#9670;&#160;</a></span>AT91C_US_DTRDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DTRDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Terminal ready Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00593">593</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8ff739ad732697c1e4b776f38d343ef" name="aa8ff739ad732697c1e4b776f38d343ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ff739ad732697c1e4b776f38d343ef">&#9670;&#160;</a></span>AT91C_US_DTREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DTREN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Data Terminal ready Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00592">592</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac4cfc945f1d236225602678af7b8ac28" name="ac4cfc945f1d236225602678af7b8ac28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cfc945f1d236225602678af7b8ac28">&#9670;&#160;</a></span>AT91C_US_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) End of Receive Transfer Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00163">163</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aeae8155664bea7c98d86610eddc4aafc" name="aeae8155664bea7c98d86610eddc4aafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae8155664bea7c98d86610eddc4aafc">&#9670;&#160;</a></span>AT91C_US_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) End of Transmit Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00164">164</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6dc21a41ebf3aa87e150902b2ec26f80" name="a6dc21a41ebf3aa87e150902b2ec26f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc21a41ebf3aa87e150902b2ec26f80">&#9670;&#160;</a></span>AT91C_US_FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FILTER&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (USART) Receive Line Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00628">628</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f54f0fcc648fc4e6ef14a7f1942fc6f" name="a0f54f0fcc648fc4e6ef14a7f1942fc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f54f0fcc648fc4e6ef14a7f1942fc6f">&#9670;&#160;</a></span>AT91C_US_FORCE_NTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FORCE_NTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) Force NTRST in JTAG */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00177">177</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45d31aa2c0bb45828974f29764d4341f" name="a45d31aa2c0bb45828974f29764d4341f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d31aa2c0bb45828974f29764d4341f">&#9670;&#160;</a></span>AT91C_US_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FRAME&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Framing Error Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00166">166</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad19157e5761a347dc97cf7f7fb99db41" name="ad19157e5761a347dc97cf7f7fb99db41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19157e5761a347dc97cf7f7fb99db41">&#9670;&#160;</a></span>AT91C_US_INACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_INACK&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (USART) Inhibit Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00625">625</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a55202f99005121a026698260e1fcc7a2" name="a55202f99005121a026698260e1fcc7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55202f99005121a026698260e1fcc7a2">&#9670;&#160;</a></span>AT91C_US_ITERATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ITERATION&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Max number of Repetitions Reached */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00632">632</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3f33466540b1af26616115483dadc50a" name="a3f33466540b1af26616115483dadc50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f33466540b1af26616115483dadc50a">&#9670;&#160;</a></span>AT91C_US_MAX_ITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MAX_ITER&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (USART) Number of Repetitions */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00627">627</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af875fd0e9ab43cb42bc2c7a3223f38af" name="af875fd0e9ab43cb42bc2c7a3223f38af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af875fd0e9ab43cb42bc2c7a3223f38af">&#9670;&#160;</a></span>AT91C_US_MODE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MODE9&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) 9-bit Character length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00622">622</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a931e762d6ef61bb5a32327f5c9cec346" name="a931e762d6ef61bb5a32327f5c9cec346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931e762d6ef61bb5a32327f5c9cec346">&#9670;&#160;</a></span>AT91C_US_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MSBF&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Bit Order */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00621">621</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b583db472780465fd7c12d56869e836" name="a5b583db472780465fd7c12d56869e836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b583db472780465fd7c12d56869e836">&#9670;&#160;</a></span>AT91C_US_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NACK&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00633">633</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4e801e6efe31b19ce0259d2bc7d9bb75" name="a4e801e6efe31b19ce0259d2bc7d9bb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e801e6efe31b19ce0259d2bc7d9bb75">&#9670;&#160;</a></span>AT91C_US_NBSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (USART) Number of Stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00617">617</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab8436d580c1da51295b1a12ab1475b4" name="aab8436d580c1da51295b1a12ab1475b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8436d580c1da51295b1a12ab1475b4">&#9670;&#160;</a></span>AT91C_US_NBSTOP_15_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_15_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00619">619</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae6197043098a1d7254e57377a20a6d1d" name="ae6197043098a1d7254e57377a20a6d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6197043098a1d7254e57377a20a6d1d">&#9670;&#160;</a></span>AT91C_US_NBSTOP_1_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_1_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (USART) 1 stop bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00618">618</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7368a739bd3b1d9eb2376ec66b549da" name="af7368a739bd3b1d9eb2376ec66b549da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7368a739bd3b1d9eb2376ec66b549da">&#9670;&#160;</a></span>AT91C_US_NBSTOP_2_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_2_BIT&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (USART) 2 stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00620">620</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a257c98ad8375c37549893754d71d847d" name="a257c98ad8375c37549893754d71d847d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c98ad8375c37549893754d71d847d">&#9670;&#160;</a></span>AT91C_US_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_OVER&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Over Sampling <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00624">624</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aea21ef19c312358353fbb5f992160e57" name="aea21ef19c312358353fbb5f992160e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea21ef19c312358353fbb5f992160e57">&#9670;&#160;</a></span>AT91C_US_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_OVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Overrun Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00165">165</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1c4a7e3caf7bbcfd26975147d565ea6d" name="a1c4a7e3caf7bbcfd26975147d565ea6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4a7e3caf7bbcfd26975147d565ea6d">&#9670;&#160;</a></span>AT91C_US_PAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR&#160;&#160;&#160;( 0x7 &lt;&lt; 9 )  /* (DBGU) Parity type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00148">148</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af3f0e65596c98c22768b44e1d640071e" name="af3f0e65596c98c22768b44e1d640071e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f0e65596c98c22768b44e1d640071e">&#9670;&#160;</a></span>AT91C_US_PAR_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_EVEN&#160;&#160;&#160;( 0x0 &lt;&lt; 9 )  /* (DBGU) Even Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00149">149</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa062988aba8a352fad7dfd83af003d89" name="aa062988aba8a352fad7dfd83af003d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa062988aba8a352fad7dfd83af003d89">&#9670;&#160;</a></span>AT91C_US_PAR_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_MARK&#160;&#160;&#160;( 0x3 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 1 (Mark) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00152">152</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8cc9b4f4ced402d5a60422015497bc1a" name="a8cc9b4f4ced402d5a60422015497bc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc9b4f4ced402d5a60422015497bc1a">&#9670;&#160;</a></span>AT91C_US_PAR_MULTI_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_MULTI_DROP&#160;&#160;&#160;( 0x6 &lt;&lt; 9 )  /* (DBGU) Multi-drop mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00154">154</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5487ae098e64da65b30e9e46eac4e9f1" name="a5487ae098e64da65b30e9e46eac4e9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5487ae098e64da65b30e9e46eac4e9f1">&#9670;&#160;</a></span>AT91C_US_PAR_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_NONE&#160;&#160;&#160;( 0x4 &lt;&lt; 9 )  /* (DBGU) No Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00153">153</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4208c99f58575fc74238129af7f44e5" name="aa4208c99f58575fc74238129af7f44e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4208c99f58575fc74238129af7f44e5">&#9670;&#160;</a></span>AT91C_US_PAR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_ODD&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) Odd Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00150">150</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a18630918fdd31d05d09c40a75e5ef233" name="a18630918fdd31d05d09c40a75e5ef233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18630918fdd31d05d09c40a75e5ef233">&#9670;&#160;</a></span>AT91C_US_PAR_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_SPACE&#160;&#160;&#160;( 0x2 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> 0 (Space) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00151">151</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9b44e3508f60906033f7755c9a2eda84" name="a9b44e3508f60906033f7755c9a2eda84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b44e3508f60906033f7755c9a2eda84">&#9670;&#160;</a></span>AT91C_US_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PARE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Parity Error Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00167">167</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a83f36ddece1b0f57d3c165b281c2a457" name="a83f36ddece1b0f57d3c165b281c2a457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f36ddece1b0f57d3c165b281c2a457">&#9670;&#160;</a></span>AT91C_US_RETTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RETTO&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (USART) Rearm Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00591">591</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78aad73d3d671a4b4835ab8de978e454" name="a78aad73d3d671a4b4835ab8de978e454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78aad73d3d671a4b4835ab8de978e454">&#9670;&#160;</a></span>AT91C_US_RI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RI&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )         /* (USART) Image of RI Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00641">641</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b12a4e70bafb2468ce3407cdc13ea02" name="a8b12a4e70bafb2468ce3407cdc13ea02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b12a4e70bafb2468ce3407cdc13ea02">&#9670;&#160;</a></span>AT91C_US_RIIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RIIC&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Ring INdicator Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00634">634</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9696b5b211bed0957e0ce3fbb407e13b" name="a9696b5b211bed0957e0ce3fbb407e13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9696b5b211bed0957e0ce3fbb407e13b">&#9670;&#160;</a></span>AT91C_US_RSTIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTIT&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Reset Iterations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00589">589</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a9ec9ae8d3b8647cb0387535fe99878" name="a7a9ec9ae8d3b8647cb0387535fe99878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9ec9ae8d3b8647cb0387535fe99878">&#9670;&#160;</a></span>AT91C_US_RSTNACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTNACK&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (USART) Reset Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00590">590</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8f930447864be8dfd2e2301aadbcf33a" name="a8f930447864be8dfd2e2301aadbcf33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f930447864be8dfd2e2301aadbcf33a">&#9670;&#160;</a></span>AT91C_US_RSTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTRX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (DBGU) Reset Receiver */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00140">140</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad6068f29012e7e34052e5fe9e4a22249" name="ad6068f29012e7e34052e5fe9e4a22249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6068f29012e7e34052e5fe9e4a22249">&#9670;&#160;</a></span>AT91C_US_RSTSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTSTA&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (DBGU) Reset Status Bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00146">146</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a317d8138a2551b50d0d8416441925d66" name="a317d8138a2551b50d0d8416441925d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317d8138a2551b50d0d8416441925d66">&#9670;&#160;</a></span>AT91C_US_RSTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTTX&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) Reset Transmitter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00141">141</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a211282d443fd0b66b9aeb52269bf8a19" name="a211282d443fd0b66b9aeb52269bf8a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211282d443fd0b66b9aeb52269bf8a19">&#9670;&#160;</a></span>AT91C_US_RTSDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RTSDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Request <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Send Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00595">595</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa2f776efe032418af98b643ffb3f8e3" name="afa2f776efe032418af98b643ffb3f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2f776efe032418af98b643ffb3f8e3">&#9670;&#160;</a></span>AT91C_US_RTSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RTSEN&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Request <a class="el" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#a2556ddfc4320378f314de3661ceed4c2">to</a> Send enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00594">594</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ec4bfa2ed1550ba194557620bb0e2f9" name="a2ec4bfa2ed1550ba194557620bb0e2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec4bfa2ed1550ba194557620bb0e2f9">&#9670;&#160;</a></span>AT91C_US_RXBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (USART) Break Received/End of Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00630">630</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c23b11a183452c100e58adf7d444b7a" name="a9c23b11a183452c100e58adf7d444b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c23b11a183452c100e58adf7d444b7a">&#9670;&#160;</a></span>AT91C_US_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (DBGU) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00170">170</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a46c4a2d61496daf9a1146afa4d766b63" name="a46c4a2d61496daf9a1146afa4d766b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c4a2d61496daf9a1146afa4d766b63">&#9670;&#160;</a></span>AT91C_US_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Receiver Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00143">143</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a8d3d3c9da3ec30865c86195dc52a5b" name="a1a8d3d3c9da3ec30865c86195dc52a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8d3d3c9da3ec30865c86195dc52a5b">&#9670;&#160;</a></span>AT91C_US_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) Receiver Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00142">142</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4ad704e305a3a759d6d6c83c3bb8e9b1" name="a4ad704e305a3a759d6d6c83c3bb8e9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad704e305a3a759d6d6c83c3bb8e9b1">&#9670;&#160;</a></span>AT91C_US_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) RXRDY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00161">161</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aee64c1f2590ee543e81b7a5f11bbda12" name="aee64c1f2590ee543e81b7a5f11bbda12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee64c1f2590ee543e81b7a5f11bbda12">&#9670;&#160;</a></span>AT91C_US_SENDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_SENDA&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Send Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00588">588</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a34fbaef25acd1b86017f2969bc0af0c4" name="a34fbaef25acd1b86017f2969bc0af0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fbaef25acd1b86017f2969bc0af0c4">&#9670;&#160;</a></span>AT91C_US_STPBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STPBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Stop Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00586">586</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a667a687bad11763e128d9d03f7872462" name="a667a687bad11763e128d9d03f7872462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667a687bad11763e128d9d03f7872462">&#9670;&#160;</a></span>AT91C_US_STTBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STTBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (USART) Start Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00585">585</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bdbe4c51ea6128f03e65e4fe693b68c" name="a9bdbe4c51ea6128f03e65e4fe693b68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdbe4c51ea6128f03e65e4fe693b68c">&#9670;&#160;</a></span>AT91C_US_STTTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STTTO&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (USART) Start Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00587">587</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6742d5c71293dcf214b58d02f5204ed5" name="a6742d5c71293dcf214b58d02f5204ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6742d5c71293dcf214b58d02f5204ed5">&#9670;&#160;</a></span>AT91C_US_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_SYNC&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Synchronous <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00616">616</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5f33b22453ba10500116bee8cd01bb11" name="a5f33b22453ba10500116bee8cd01bb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f33b22453ba10500116bee8cd01bb11">&#9670;&#160;</a></span>AT91C_US_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TIMEOUT&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Receiver Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00631">631</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2113a040ce814c3a8b410e183944ab6a" name="a2113a040ce814c3a8b410e183944ab6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2113a040ce814c3a8b410e183944ab6a">&#9670;&#160;</a></span>AT91C_US_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (DBGU) TXBUFE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00169">169</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ec68a2522316c5c2489efd6431b822b" name="a3ec68a2522316c5c2489efd6431b822b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec68a2522316c5c2489efd6431b822b">&#9670;&#160;</a></span>AT91C_US_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Transmitter Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00145">145</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a962f85c7a326db03806303c2cf573c49" name="a962f85c7a326db03806303c2cf573c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962f85c7a326db03806303c2cf573c49">&#9670;&#160;</a></span>AT91C_US_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) TXEMPTY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00168">168</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab8c8726dcdcc73a5b961bf3d1e7b9fe1" name="ab8c8726dcdcc73a5b961bf3d1e7b9fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">&#9670;&#160;</a></span>AT91C_US_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Transmitter Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00144">144</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad4db31f98adb8b55b5d3d775cd5a3f2a" name="ad4db31f98adb8b55b5d3d775cd5a3f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4db31f98adb8b55b5d3d775cd5a3f2a">&#9670;&#160;</a></span>AT91C_US_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (DBGU) TXRDY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00162">162</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a54b74c8e47f7ab03edb6f2fa771bb8c9" name="a54b74c8e47f7ab03edb6f2fa771bb8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b74c8e47f7ab03edb6f2fa771bb8c9">&#9670;&#160;</a></span>AT91C_US_USMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (USART) Usart mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00597">597</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff13736853d74e95c9bdf99b4d1d50c2" name="aff13736853d74e95c9bdf99b4d1d50c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff13736853d74e95c9bdf99b4d1d50c2">&#9670;&#160;</a></span>AT91C_US_USMODE_HWHSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_HWHSH&#160;&#160;&#160;( 0x2 )       /* (USART) Hardware Handshaking */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00600">600</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac312d738280e765e9889e11981230bec" name="ac312d738280e765e9889e11981230bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac312d738280e765e9889e11981230bec">&#9670;&#160;</a></span>AT91C_US_USMODE_IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_IRDA&#160;&#160;&#160;( 0x8 )       /* (USART) IrDA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00604">604</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a485a64212cf24e677c95d32e0bf77bf4" name="a485a64212cf24e677c95d32e0bf77bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485a64212cf24e677c95d32e0bf77bf4">&#9670;&#160;</a></span>AT91C_US_USMODE_ISO7816_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_ISO7816_0&#160;&#160;&#160;( 0x4 )       /* (USART) ISO7816 protocol: T = 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00602">602</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a426462a8b108ad93aeee66c233ef7cfe" name="a426462a8b108ad93aeee66c233ef7cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426462a8b108ad93aeee66c233ef7cfe">&#9670;&#160;</a></span>AT91C_US_USMODE_ISO7816_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_ISO7816_1&#160;&#160;&#160;( 0x6 )       /* (USART) ISO7816 protocol: T = 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00603">603</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4785752b1bad8fdd33e9e2e211deb4ad" name="a4785752b1bad8fdd33e9e2e211deb4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4785752b1bad8fdd33e9e2e211deb4ad">&#9670;&#160;</a></span>AT91C_US_USMODE_MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_MODEM&#160;&#160;&#160;( 0x3 )       /* (USART) Modem */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00601">601</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aedc8f1da3d47745d56ae7a94c9900e53" name="aedc8f1da3d47745d56ae7a94c9900e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc8f1da3d47745d56ae7a94c9900e53">&#9670;&#160;</a></span>AT91C_US_USMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_NORMAL&#160;&#160;&#160;( 0x0 )       /* (USART) Normal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00598">598</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08841e157236369a9878ee21539c937a" name="a08841e157236369a9878ee21539c937a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08841e157236369a9878ee21539c937a">&#9670;&#160;</a></span>AT91C_US_USMODE_RS485</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_RS485&#160;&#160;&#160;( 0x1 )       /* (USART) RS485 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00599">599</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1ef61ea6cfc34a336b371add0d0e7bce" name="a1ef61ea6cfc34a336b371add0d0e7bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef61ea6cfc34a336b371add0d0e7bce">&#9670;&#160;</a></span>AT91C_US_USMODE_SWHSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_SWHSH&#160;&#160;&#160;( 0xC )       /* (USART) Software Handshaking */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00605">605</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4f52028aab7283bbb6db66b4b2c0c6d1" name="a4f52028aab7283bbb6db66b4b2c0c6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f52028aab7283bbb6db66b4b2c0c6d1">&#9670;&#160;</a></span>AT91C_VREG_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_VREG_MR&#160;&#160;&#160;( 0xFFFFFD60 ) /* (VREG) Voltage Regulator <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01740">1740</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7e17711279e7d6ba81e03b87b6dffce" name="af7e17711279e7d6ba81e03b87b6dffce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e17711279e7d6ba81e03b87b6dffce">&#9670;&#160;</a></span>AT91C_VREG_PSTDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_VREG_PSTDBY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (VREG) Voltage Regulator Power Standby <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00399">399</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2f80286cf30378eb04e5a94832efd4fd" name="a2f80286cf30378eb04e5a94832efd4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f80286cf30378eb04e5a94832efd4fd">&#9670;&#160;</a></span>AT91C_WDTC_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_KEY&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (WDTC) Watchdog KEY Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00379">379</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc2e9f8d797399fc2a9a92330c1feea1" name="afc2e9f8d797399fc2a9a92330c1feea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2e9f8d797399fc2a9a92330c1feea1">&#9670;&#160;</a></span>AT91C_WDTC_WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDCR&#160;&#160;&#160;( 0xFFFFFD40 ) /* (WDTC) Watchdog Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01736">1736</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90b3b54b990353f42ea64454eeadc565" name="a90b3b54b990353f42ea64454eeadc565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b3b54b990353f42ea64454eeadc565">&#9670;&#160;</a></span>AT91C_WDTC_WDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDD&#160;&#160;&#160;( 0xFFF &lt;&lt; 16 ) /* (WDTC) Watchdog Delta Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00386">386</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a49ae25dd4fc009d4992c8b41f35d5a" name="a1a49ae25dd4fc009d4992c8b41f35d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a49ae25dd4fc009d4992c8b41f35d5a">&#9670;&#160;</a></span>AT91C_WDTC_WDDBGHLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDDBGHLT&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (WDTC) Watchdog Debug Halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00387">387</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a14f2f2814929d111a4e7e8e1225d8a68" name="a14f2f2814929d111a4e7e8e1225d8a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f2f2814929d111a4e7e8e1225d8a68">&#9670;&#160;</a></span>AT91C_WDTC_WDDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (WDTC) Watchdog Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00385">385</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a07900f53d22ce8dc1576708761ca2f3b" name="a07900f53d22ce8dc1576708761ca2f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07900f53d22ce8dc1576708761ca2f3b">&#9670;&#160;</a></span>AT91C_WDTC_WDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDERR&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (WDTC) Watchdog Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00391">391</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8bc0f0e0ba94fc295288ea67e033351d" name="a8bc0f0e0ba94fc295288ea67e033351d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc0f0e0ba94fc295288ea67e033351d">&#9670;&#160;</a></span>AT91C_WDTC_WDFIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDFIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )   /* (WDTC) Watchdog Fault Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00382">382</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9740dbe480fa2c505dea37ee6ad2161" name="ab9740dbe480fa2c505dea37ee6ad2161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9740dbe480fa2c505dea37ee6ad2161">&#9670;&#160;</a></span>AT91C_WDTC_WDIDLEHLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDIDLEHLT&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )   /* (WDTC) Watchdog Idle Halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00388">388</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ca679be254c23a41dc8c04f78d4a6f4" name="a0ca679be254c23a41dc8c04f78d4a6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca679be254c23a41dc8c04f78d4a6f4">&#9670;&#160;</a></span>AT91C_WDTC_WDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDMR&#160;&#160;&#160;( 0xFFFFFD44 ) /* (WDTC) Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01738">1738</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a01bd2716917bb781553cacc20dadd736" name="a01bd2716917bb781553cacc20dadd736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bd2716917bb781553cacc20dadd736">&#9670;&#160;</a></span>AT91C_WDTC_WDRPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDRPROC&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (WDTC) Watchdog Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00384">384</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab69aebae30f8b00613ce38d21842af6" name="aab69aebae30f8b00613ce38d21842af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab69aebae30f8b00613ce38d21842af6">&#9670;&#160;</a></span>AT91C_WDTC_WDRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDRSTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )   /* (WDTC) Watchdog Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00383">383</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae2ad52fd4b99b30d372c5a23b209d144" name="ae2ad52fd4b99b30d372c5a23b209d144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ad52fd4b99b30d372c5a23b209d144">&#9670;&#160;</a></span>AT91C_WDTC_WDRSTT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDRSTT&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00378">378</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af678a558e212a430e97466a931248b0b" name="af678a558e212a430e97466a931248b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af678a558e212a430e97466a931248b0b">&#9670;&#160;</a></span>AT91C_WDTC_WDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDSR&#160;&#160;&#160;( 0xFFFFFD48 ) /* (WDTC) Watchdog Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01737">1737</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa2d6bd01172c27288eb7d5dcdd18893c" name="aa2d6bd01172c27288eb7d5dcdd18893c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d6bd01172c27288eb7d5dcdd18893c">&#9670;&#160;</a></span>AT91C_WDTC_WDUNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDUNF&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Underflow */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00390">390</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad0a6fee5bfa9a6e6ff69675aa78aaa94" name="ad0a6fee5bfa9a6e6ff69675aa78aaa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a6fee5bfa9a6e6ff69675aa78aaa94">&#9670;&#160;</a></span>AT91C_WDTC_WDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDV&#160;&#160;&#160;( 0xFFF &lt;&lt; 0 )  /* (WDTC) Watchdog Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00381">381</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7a3cbd7093fb581aa32553c2ddf79feb" name="a7a3cbd7093fb581aa32553c2ddf79feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3cbd7093fb581aa32553c2ddf79feb">&#9670;&#160;</a></span>CAN_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ACR&#160;&#160;&#160;( 40 )        /* Abort Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01128">1128</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae54e82efd11f3b82eac8c33cfd9d1719" name="ae54e82efd11f3b82eac8c33cfd9d1719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54e82efd11f3b82eac8c33cfd9d1719">&#9670;&#160;</a></span>CAN_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BR&#160;&#160;&#160;( 20 )        /* Baudrate Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01123">1123</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acf3f445f4aaa9e4d8d5d2a8a2ef86811" name="acf3f445f4aaa9e4d8d5d2a8a2ef86811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3f445f4aaa9e4d8d5d2a8a2ef86811">&#9670;&#160;</a></span>CAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ECR&#160;&#160;&#160;( 32 )        /* Error Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01126">1126</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7fcce58df9edba4162e6bcaa95ede693" name="a7fcce58df9edba4162e6bcaa95ede693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcce58df9edba4162e6bcaa95ede693">&#9670;&#160;</a></span>CAN_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IDR&#160;&#160;&#160;( 8 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01120">1120</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a698f7030f66d441b03313d53870a6864" name="a698f7030f66d441b03313d53870a6864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698f7030f66d441b03313d53870a6864">&#9670;&#160;</a></span>CAN_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER&#160;&#160;&#160;( 4 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01119">1119</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adc26ef2048b8361dbb2aeb011038b806" name="adc26ef2048b8361dbb2aeb011038b806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc26ef2048b8361dbb2aeb011038b806">&#9670;&#160;</a></span>CAN_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IMR&#160;&#160;&#160;( 12 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01121">1121</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a95df61ea227c30d8ba097585f93be00c" name="a95df61ea227c30d8ba097585f93be00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95df61ea227c30d8ba097585f93be00c">&#9670;&#160;</a></span>CAN_MB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB0&#160;&#160;&#160;( 512 )       /* CAN Mailbox 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01130">1130</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabe88207b98b827aba195eeb3429301b" name="aabe88207b98b827aba195eeb3429301b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe88207b98b827aba195eeb3429301b">&#9670;&#160;</a></span>CAN_MB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB1&#160;&#160;&#160;( 544 )       /* CAN Mailbox 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01131">1131</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad204047d971537fdbab54eb3a6a611f2" name="ad204047d971537fdbab54eb3a6a611f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad204047d971537fdbab54eb3a6a611f2">&#9670;&#160;</a></span>CAN_MB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB10&#160;&#160;&#160;( 832 )       /* CAN Mailbox 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01140">1140</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a263288551cf4a1f1730c7121e0c3f69e" name="a263288551cf4a1f1730c7121e0c3f69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263288551cf4a1f1730c7121e0c3f69e">&#9670;&#160;</a></span>CAN_MB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB11&#160;&#160;&#160;( 864 )       /* CAN Mailbox 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01141">1141</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a724e8b334ebc1cd7f05bd7bf641972cc" name="a724e8b334ebc1cd7f05bd7bf641972cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724e8b334ebc1cd7f05bd7bf641972cc">&#9670;&#160;</a></span>CAN_MB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB12&#160;&#160;&#160;( 896 )       /* CAN Mailbox 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01142">1142</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6326369f795091bb110d449d2a9d784d" name="a6326369f795091bb110d449d2a9d784d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6326369f795091bb110d449d2a9d784d">&#9670;&#160;</a></span>CAN_MB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB13&#160;&#160;&#160;( 928 )       /* CAN Mailbox 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01143">1143</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9ff22e8ee8b83bf4f86c4cf19b95395b" name="a9ff22e8ee8b83bf4f86c4cf19b95395b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff22e8ee8b83bf4f86c4cf19b95395b">&#9670;&#160;</a></span>CAN_MB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB14&#160;&#160;&#160;( 960 )       /* CAN Mailbox 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01144">1144</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b46d50071859668682725af4e6fa131" name="a1b46d50071859668682725af4e6fa131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b46d50071859668682725af4e6fa131">&#9670;&#160;</a></span>CAN_MB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB15&#160;&#160;&#160;( 992 )       /* CAN Mailbox 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01145">1145</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5cef11d990a78065686dc5ba7086e1ba" name="a5cef11d990a78065686dc5ba7086e1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cef11d990a78065686dc5ba7086e1ba">&#9670;&#160;</a></span>CAN_MB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB2&#160;&#160;&#160;( 576 )       /* CAN Mailbox 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01132">1132</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0fde55ee9eb40539319b75634bd3bd82" name="a0fde55ee9eb40539319b75634bd3bd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fde55ee9eb40539319b75634bd3bd82">&#9670;&#160;</a></span>CAN_MB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB3&#160;&#160;&#160;( 608 )       /* CAN Mailbox 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01133">1133</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5d46420025744e0140d851dd5f9c8cb6" name="a5d46420025744e0140d851dd5f9c8cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d46420025744e0140d851dd5f9c8cb6">&#9670;&#160;</a></span>CAN_MB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB4&#160;&#160;&#160;( 640 )       /* CAN Mailbox 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01134">1134</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af1d91872a7680f31c7e13a9138498cdb" name="af1d91872a7680f31c7e13a9138498cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d91872a7680f31c7e13a9138498cdb">&#9670;&#160;</a></span>CAN_MB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB5&#160;&#160;&#160;( 672 )       /* CAN Mailbox 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01135">1135</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a8be638f200c274609c283b13049dd9" name="a0a8be638f200c274609c283b13049dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8be638f200c274609c283b13049dd9">&#9670;&#160;</a></span>CAN_MB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB6&#160;&#160;&#160;( 704 )       /* CAN Mailbox 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01136">1136</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a10463e3e6e976c640e1422004c46c2ef" name="a10463e3e6e976c640e1422004c46c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10463e3e6e976c640e1422004c46c2ef">&#9670;&#160;</a></span>CAN_MB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB7&#160;&#160;&#160;( 736 )       /* CAN Mailbox 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01137">1137</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adee5f87946536b47712713eab6ce82f5" name="adee5f87946536b47712713eab6ce82f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee5f87946536b47712713eab6ce82f5">&#9670;&#160;</a></span>CAN_MB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB8&#160;&#160;&#160;( 768 )       /* CAN Mailbox 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01138">1138</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae2457c9842a51bc6bdc96e7342a972f8" name="ae2457c9842a51bc6bdc96e7342a972f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2457c9842a51bc6bdc96e7342a972f8">&#9670;&#160;</a></span>CAN_MB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB9&#160;&#160;&#160;( 800 )       /* CAN Mailbox 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01139">1139</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae20541fd10a2d52e5b69578c8f8fb83d" name="ae20541fd10a2d52e5b69578c8f8fb83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20541fd10a2d52e5b69578c8f8fb83d">&#9670;&#160;</a></span>CAN_MB_MAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MAM&#160;&#160;&#160;( 4 )            /* MailBox Acceptance Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01078">1078</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aefa759e6ae9baa6bab9a80e3337e94ed" name="aefa759e6ae9baa6bab9a80e3337e94ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa759e6ae9baa6bab9a80e3337e94ed">&#9670;&#160;</a></span>CAN_MB_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MCR&#160;&#160;&#160;( 28 )           /* MailBox Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01084">1084</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4e4c40c303d6d49a1baba05f52c6e12c" name="a4e4c40c303d6d49a1baba05f52c6e12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4c40c303d6d49a1baba05f52c6e12c">&#9670;&#160;</a></span>CAN_MB_MDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MDH&#160;&#160;&#160;( 24 )           /* MailBox Data High Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01083">1083</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9b7760af6223f85d09d9c30bbdd81297" name="a9b7760af6223f85d09d9c30bbdd81297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7760af6223f85d09d9c30bbdd81297">&#9670;&#160;</a></span>CAN_MB_MDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MDL&#160;&#160;&#160;( 20 )           /* MailBox Data Low Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01082">1082</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab33d46449b6179a4d58e1a9a7283d6f9" name="ab33d46449b6179a4d58e1a9a7283d6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33d46449b6179a4d58e1a9a7283d6f9">&#9670;&#160;</a></span>CAN_MB_MFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MFID&#160;&#160;&#160;( 12 )           /* MailBox Family ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01080">1080</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9932576f20fcb2de5b07553387c83f82" name="a9932576f20fcb2de5b07553387c83f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9932576f20fcb2de5b07553387c83f82">&#9670;&#160;</a></span>CAN_MB_MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MID&#160;&#160;&#160;( 8 )            /* MailBox ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01079">1079</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab40c63f99aae4ef2f018ffb40c9e20aa" name="ab40c63f99aae4ef2f018ffb40c9e20aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c63f99aae4ef2f018ffb40c9e20aa">&#9670;&#160;</a></span>CAN_MB_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MMR&#160;&#160;&#160;( 0 )            /* MailBox <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01077">1077</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b28bdf6ccc2ecac4c22485a5f4208fc" name="a3b28bdf6ccc2ecac4c22485a5f4208fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b28bdf6ccc2ecac4c22485a5f4208fc">&#9670;&#160;</a></span>CAN_MB_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MB_MSR&#160;&#160;&#160;( 16 )           /* MailBox Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01081">1081</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1847e5aca49913b83e17fd25954bfb73" name="a1847e5aca49913b83e17fd25954bfb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1847e5aca49913b83e17fd25954bfb73">&#9670;&#160;</a></span>CAN_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MR&#160;&#160;&#160;( 0 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01118">1118</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a774ae8ec2268af1a8fe5075c7d7c5cc5" name="a774ae8ec2268af1a8fe5075c7d7c5cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774ae8ec2268af1a8fe5075c7d7c5cc5">&#9670;&#160;</a></span>CAN_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_SR&#160;&#160;&#160;( 16 )        /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01122">1122</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1484d084d325cb79bbf34ed6e51b6b91" name="a1484d084d325cb79bbf34ed6e51b6b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1484d084d325cb79bbf34ed6e51b6b91">&#9670;&#160;</a></span>CAN_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TCR&#160;&#160;&#160;( 36 )        /* Transfer Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01127">1127</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91650878b2a7fb1f71584604bc3097ef" name="a91650878b2a7fb1f71584604bc3097ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91650878b2a7fb1f71584604bc3097ef">&#9670;&#160;</a></span>CAN_TIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TIM&#160;&#160;&#160;( 24 )        /* Timer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01124">1124</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a01b423db7affc7f418fc5f19127a4a71" name="a01b423db7affc7f418fc5f19127a4a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b423db7affc7f418fc5f19127a4a71">&#9670;&#160;</a></span>CAN_TIMESTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TIMESTP&#160;&#160;&#160;( 28 )        /* Time Stamp Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01125">1125</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad645a8b7545ded94967481b753bdf45c" name="ad645a8b7545ded94967481b753bdf45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad645a8b7545ded94967481b753bdf45c">&#9670;&#160;</a></span>CAN_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_VR&#160;&#160;&#160;( 252 )       /* Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01129">1129</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac41ecef7cbcca0567b1bdf0bcbd1e745" name="ac41ecef7cbcca0567b1bdf0bcbd1e745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41ecef7cbcca0567b1bdf0bcbd1e745">&#9670;&#160;</a></span>CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR&#160;&#160;&#160;( 4 )           /* Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00218">218</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a108629f56688058183fff4032ed2a7dd" name="a108629f56688058183fff4032ed2a7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108629f56688058183fff4032ed2a7dd">&#9670;&#160;</a></span>CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR&#160;&#160;&#160;( 0 )           /* Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00217">217</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac3306a289bc7223f867537a5dde62dbd" name="ac3306a289bc7223f867537a5dde62dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3306a289bc7223f867537a5dde62dbd">&#9670;&#160;</a></span>CKGR_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR&#160;&#160;&#160;( 12 )          /* PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00219">219</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7294d16f4b419badc0e85065cbb35aee" name="a7294d16f4b419badc0e85065cbb35aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7294d16f4b419badc0e85065cbb35aee">&#9670;&#160;</a></span>DBGU_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BRGR&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00125">125</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1d9efb61981ad7f9bee13447f5ea9ed" name="ae1d9efb61981ad7f9bee13447f5ea9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d9efb61981ad7f9bee13447f5ea9ed">&#9670;&#160;</a></span>DBGU_CIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CIDR&#160;&#160;&#160;( 64 )        /* Chip ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00126">126</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a636129fb1fe88fa7626fa5e839a4cd96" name="a636129fb1fe88fa7626fa5e839a4cd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636129fb1fe88fa7626fa5e839a4cd96">&#9670;&#160;</a></span>DBGU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CR&#160;&#160;&#160;( 0 )         /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00117">117</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a63d15c1009ac8ec1089b8682f00c9388" name="a63d15c1009ac8ec1089b8682f00c9388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d15c1009ac8ec1089b8682f00c9388">&#9670;&#160;</a></span>DBGU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CSR&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00122">122</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2889903f8c0a8dd143f3044d80c5a6a2" name="a2889903f8c0a8dd143f3044d80c5a6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2889903f8c0a8dd143f3044d80c5a6a2">&#9670;&#160;</a></span>DBGU_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_EXID&#160;&#160;&#160;( 68 )        /* Chip ID Extension Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00127">127</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad1a2b93d7e85a462386c68c4aa5f355c" name="ad1a2b93d7e85a462386c68c4aa5f355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2b93d7e85a462386c68c4aa5f355c">&#9670;&#160;</a></span>DBGU_FNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_FNTR&#160;&#160;&#160;( 72 )        /* Force NTRST Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00128">128</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09c8287d3dca32acd1de9c0b879f63a1" name="a09c8287d3dca32acd1de9c0b879f63a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c8287d3dca32acd1de9c0b879f63a1">&#9670;&#160;</a></span>DBGU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IDR&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00120">120</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4db133002486d95fe3dc4bc9fe329b00" name="a4db133002486d95fe3dc4bc9fe329b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db133002486d95fe3dc4bc9fe329b00">&#9670;&#160;</a></span>DBGU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IER&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00119">119</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afae739a91976e5440524cf8cb8b8ff38" name="afae739a91976e5440524cf8cb8b8ff38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae739a91976e5440524cf8cb8b8ff38">&#9670;&#160;</a></span>DBGU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IMR&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00121">121</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03e3ab059098a2b5966552be3dbc90a9" name="a03e3ab059098a2b5966552be3dbc90a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e3ab059098a2b5966552be3dbc90a9">&#9670;&#160;</a></span>DBGU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_MR&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00118">118</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a50ee7be1c294149e956c1e4b3fd24943" name="a50ee7be1c294149e956c1e4b3fd24943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ee7be1c294149e956c1e4b3fd24943">&#9670;&#160;</a></span>DBGU_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_PTCR&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00137">137</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afbdca4231abeb62d6211f0bf8dc2c150" name="afbdca4231abeb62d6211f0bf8dc2c150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdca4231abeb62d6211f0bf8dc2c150">&#9670;&#160;</a></span>DBGU_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_PTSR&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00138">138</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9787d54ed9c35f81a54a6506a4d66707" name="a9787d54ed9c35f81a54a6506a4d66707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9787d54ed9c35f81a54a6506a4d66707">&#9670;&#160;</a></span>DBGU_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RCR&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00130">130</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5108aba8763474241e398c6f3a18e18d" name="a5108aba8763474241e398c6f3a18e18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5108aba8763474241e398c6f3a18e18d">&#9670;&#160;</a></span>DBGU_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RHR&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00123">123</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aced0a21de3086aa9d9b0002bb071cd8a" name="aced0a21de3086aa9d9b0002bb071cd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced0a21de3086aa9d9b0002bb071cd8a">&#9670;&#160;</a></span>DBGU_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RNCR&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00134">134</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a85dcb00220e4adeb7b6997106505410a" name="a85dcb00220e4adeb7b6997106505410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dcb00220e4adeb7b6997106505410a">&#9670;&#160;</a></span>DBGU_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RNPR&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00133">133</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a04444ac64596752eb8315f48ddcc54c3" name="a04444ac64596752eb8315f48ddcc54c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04444ac64596752eb8315f48ddcc54c3">&#9670;&#160;</a></span>DBGU_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RPR&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00129">129</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a65ca0abbd25c197e0fe32e3e6c6b27a6" name="a65ca0abbd25c197e0fe32e3e6c6b27a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ca0abbd25c197e0fe32e3e6c6b27a6">&#9670;&#160;</a></span>DBGU_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TCR&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00132">132</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9697ac8a6a2782ed74d793df6049914f" name="a9697ac8a6a2782ed74d793df6049914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9697ac8a6a2782ed74d793df6049914f">&#9670;&#160;</a></span>DBGU_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_THR&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00124">124</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abbe5d6750998148b474737893ae1f80d" name="abbe5d6750998148b474737893ae1f80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe5d6750998148b474737893ae1f80d">&#9670;&#160;</a></span>DBGU_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TNCR&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00136">136</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0ccf71445d758d9b64da81a070ff7f21" name="a0ccf71445d758d9b64da81a070ff7f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccf71445d758d9b64da81a070ff7f21">&#9670;&#160;</a></span>DBGU_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TNPR&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00135">135</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab4af8e089131596c3609fe6e8786f55f" name="ab4af8e089131596c3609fe6e8786f55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4af8e089131596c3609fe6e8786f55f">&#9670;&#160;</a></span>DBGU_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TPR&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00131">131</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0daa9b748559056d49718bb4910e7649" name="a0daa9b748559056d49718bb4910e7649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0daa9b748559056d49718bb4910e7649">&#9670;&#160;</a></span>EMAC_ALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_ALE&#160;&#160;&#160;( 84 )        /* Alignment Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01231">1231</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aec7187645b2891cc797c9ac2b4d3e52a" name="aec7187645b2891cc797c9ac2b4d3e52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7187645b2891cc797c9ac2b4d3e52a">&#9670;&#160;</a></span>EMAC_CSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_CSE&#160;&#160;&#160;( 104 )       /* Carrier Sense Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01236">1236</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a502497931c0d807d392f3d0e306fa43c" name="a502497931c0d807d392f3d0e306fa43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502497931c0d807d392f3d0e306fa43c">&#9670;&#160;</a></span>EMAC_DTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_DTF&#160;&#160;&#160;( 88 )        /* Deferred Transmission Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01232">1232</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab09d4197b2882531151d64bcf318238a" name="ab09d4197b2882531151d64bcf318238a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09d4197b2882531151d64bcf318238a">&#9670;&#160;</a></span>EMAC_ECOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_ECOL&#160;&#160;&#160;( 96 )        /* Excessive Collision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01234">1234</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad5dc46cba19c369299f62fb099e1da9a" name="ad5dc46cba19c369299f62fb099e1da9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dc46cba19c369299f62fb099e1da9a">&#9670;&#160;</a></span>EMAC_ELE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_ELE&#160;&#160;&#160;( 120 )       /* Excessive Length Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01240">1240</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71b642519a59230afd17f5e0c7f68db0" name="a71b642519a59230afd17f5e0c7f68db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b642519a59230afd17f5e0c7f68db0">&#9670;&#160;</a></span>EMAC_FCSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_FCSE&#160;&#160;&#160;( 80 )        /* Frame Check Sequence Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01230">1230</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1b1efc5af7d3229c42e928f707c89993" name="a1b1efc5af7d3229c42e928f707c89993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1efc5af7d3229c42e928f707c89993">&#9670;&#160;</a></span>EMAC_FRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_FRO&#160;&#160;&#160;( 76 )        /* Frames Received OK Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01229">1229</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7ea6da1248903c7952d7d4094b9d8b7a" name="a7ea6da1248903c7952d7d4094b9d8b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea6da1248903c7952d7d4094b9d8b7a">&#9670;&#160;</a></span>EMAC_FTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_FTO&#160;&#160;&#160;( 64 )        /* Frames Transmitted OK Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01226">1226</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e5504d4f8543bc3eb71c6c2b56d1b8b" name="a1e5504d4f8543bc3eb71c6c2b56d1b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5504d4f8543bc3eb71c6c2b56d1b8b">&#9670;&#160;</a></span>EMAC_HRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_HRB&#160;&#160;&#160;( 144 )       /* Hash Address Bottom[31:0] */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01246">1246</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a696bba0a4318dbff55235c5eedf9b571" name="a696bba0a4318dbff55235c5eedf9b571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696bba0a4318dbff55235c5eedf9b571">&#9670;&#160;</a></span>EMAC_HRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_HRT&#160;&#160;&#160;( 148 )       /* Hash Address Top[63:32] */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01247">1247</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a51c4d668d1e91b17e947ffb95b938256" name="a51c4d668d1e91b17e947ffb95b938256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c4d668d1e91b17e947ffb95b938256">&#9670;&#160;</a></span>EMAC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_IDR&#160;&#160;&#160;( 44 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01221">1221</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3c18ef69a8cf2eccb6c005edff7409cd" name="a3c18ef69a8cf2eccb6c005edff7409cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c18ef69a8cf2eccb6c005edff7409cd">&#9670;&#160;</a></span>EMAC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_IER&#160;&#160;&#160;( 40 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01220">1220</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2aaff95ad744632ee60684a7cb7b302d" name="a2aaff95ad744632ee60684a7cb7b302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aaff95ad744632ee60684a7cb7b302d">&#9670;&#160;</a></span>EMAC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_IMR&#160;&#160;&#160;( 48 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01222">1222</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7f2015eec476e55cebcf7a1629071bfd" name="a7f2015eec476e55cebcf7a1629071bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2015eec476e55cebcf7a1629071bfd">&#9670;&#160;</a></span>EMAC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_ISR&#160;&#160;&#160;( 36 )        /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01219">1219</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a06915ff3f0e80e38cc8d92f814d6759f" name="a06915ff3f0e80e38cc8d92f814d6759f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06915ff3f0e80e38cc8d92f814d6759f">&#9670;&#160;</a></span>EMAC_LCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_LCOL&#160;&#160;&#160;( 92 )        /* Late Collision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01233">1233</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a38a80fc41435d8a92627b1c1819634bc" name="a38a80fc41435d8a92627b1c1819634bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a80fc41435d8a92627b1c1819634bc">&#9670;&#160;</a></span>EMAC_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_MAN&#160;&#160;&#160;( 52 )        /* PHY Maintenance Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01223">1223</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6e2064c28e40a2056894a7c97d44ddd1" name="a6e2064c28e40a2056894a7c97d44ddd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2064c28e40a2056894a7c97d44ddd1">&#9670;&#160;</a></span>EMAC_MCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_MCF&#160;&#160;&#160;( 72 )        /* Multiple Collision Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01228">1228</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac83e2b14fbd21b3bc1553b8943f15482" name="ac83e2b14fbd21b3bc1553b8943f15482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83e2b14fbd21b3bc1553b8943f15482">&#9670;&#160;</a></span>EMAC_NCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_NCFGR&#160;&#160;&#160;( 4 )         /* Network Configuration Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01213">1213</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace303bb60c1bf51170cc93484581bbd0" name="ace303bb60c1bf51170cc93484581bbd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace303bb60c1bf51170cc93484581bbd0">&#9670;&#160;</a></span>EMAC_NCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_NCR&#160;&#160;&#160;( 0 )         /* Network Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01212">1212</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a54235f26bbd72cd5337f44d3bab869b2" name="a54235f26bbd72cd5337f44d3bab869b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54235f26bbd72cd5337f44d3bab869b2">&#9670;&#160;</a></span>EMAC_NSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_NSR&#160;&#160;&#160;( 8 )         /* Network Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01214">1214</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3e154a39cedad7e6cdb80a3ddcfed508" name="a3e154a39cedad7e6cdb80a3ddcfed508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e154a39cedad7e6cdb80a3ddcfed508">&#9670;&#160;</a></span>EMAC_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_PFR&#160;&#160;&#160;( 60 )        /* Pause Frames received Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01225">1225</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa19ab9a71e9c8490279e0c0ad08b458a" name="aa19ab9a71e9c8490279e0c0ad08b458a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19ab9a71e9c8490279e0c0ad08b458a">&#9670;&#160;</a></span>EMAC_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_PTR&#160;&#160;&#160;( 56 )        /* Pause Time Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01224">1224</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8cd087d097ebce1cdac58c04d69d6fe7" name="a8cd087d097ebce1cdac58c04d69d6fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd087d097ebce1cdac58c04d69d6fe7">&#9670;&#160;</a></span>EMAC_RBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RBQP&#160;&#160;&#160;( 24 )        /* Receive Buffer Queue Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01216">1216</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2d7f2d54632f54ead42281862cc03ddf" name="a2d7f2d54632f54ead42281862cc03ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7f2d54632f54ead42281862cc03ddf">&#9670;&#160;</a></span>EMAC_REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_REV&#160;&#160;&#160;( 252 )       /* Revision Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01260">1260</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af675d99f134893a2535246cefa061efe" name="af675d99f134893a2535246cefa061efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af675d99f134893a2535246cefa061efe">&#9670;&#160;</a></span>EMAC_RJA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RJA&#160;&#160;&#160;( 124 )       /* Receive Jabbers Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01241">1241</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5f506e4116a536a487203e866364cccf" name="a5f506e4116a536a487203e866364cccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f506e4116a536a487203e866364cccf">&#9670;&#160;</a></span>EMAC_RLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RLE&#160;&#160;&#160;( 136 )       /* Receive Length Field Mismatch Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01244">1244</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa7e0fd9f5846406f6a19bf55784cc6a7" name="aa7e0fd9f5846406f6a19bf55784cc6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e0fd9f5846406f6a19bf55784cc6a7">&#9670;&#160;</a></span>EMAC_ROV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_ROV&#160;&#160;&#160;( 112 )       /* Receive Overrun Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01238">1238</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a709e5588fd7b2991fc82631c332af313" name="a709e5588fd7b2991fc82631c332af313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709e5588fd7b2991fc82631c332af313">&#9670;&#160;</a></span>EMAC_RRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RRE&#160;&#160;&#160;( 108 )       /* Receive Ressource Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01237">1237</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a727b1c948a274b579793e11589c58114" name="a727b1c948a274b579793e11589c58114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727b1c948a274b579793e11589c58114">&#9670;&#160;</a></span>EMAC_RSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RSE&#160;&#160;&#160;( 116 )       /* Receive Symbol Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01239">1239</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9b67c87744f4cbcfb453895faa342f2c" name="a9b67c87744f4cbcfb453895faa342f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b67c87744f4cbcfb453895faa342f2c">&#9670;&#160;</a></span>EMAC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_RSR&#160;&#160;&#160;( 32 )        /* Receive Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01218">1218</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3800a621fca5324a32c88b7764bfabcf" name="a3800a621fca5324a32c88b7764bfabcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3800a621fca5324a32c88b7764bfabcf">&#9670;&#160;</a></span>EMAC_SA1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA1H&#160;&#160;&#160;( 156 )       /* Specific Address 1 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01249">1249</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8bbccf460ce309ab87bb16bdd54fce1d" name="a8bbccf460ce309ab87bb16bdd54fce1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbccf460ce309ab87bb16bdd54fce1d">&#9670;&#160;</a></span>EMAC_SA1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA1L&#160;&#160;&#160;( 152 )       /* Specific Address 1 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01248">1248</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a93cc2dddf38bd639924cb55010b7680f" name="a93cc2dddf38bd639924cb55010b7680f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cc2dddf38bd639924cb55010b7680f">&#9670;&#160;</a></span>EMAC_SA2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA2H&#160;&#160;&#160;( 164 )       /* Specific Address 2 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01251">1251</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a18a41a0b99621f461a68dec098d96e69" name="a18a41a0b99621f461a68dec098d96e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a41a0b99621f461a68dec098d96e69">&#9670;&#160;</a></span>EMAC_SA2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA2L&#160;&#160;&#160;( 160 )       /* Specific Address 2 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01250">1250</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5b18d7e943b1475627579d4fcf80d964" name="a5b18d7e943b1475627579d4fcf80d964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b18d7e943b1475627579d4fcf80d964">&#9670;&#160;</a></span>EMAC_SA3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA3H&#160;&#160;&#160;( 172 )       /* Specific Address 3 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01253">1253</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4d8e534ec1f6276014cc927caf04d20c" name="a4d8e534ec1f6276014cc927caf04d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8e534ec1f6276014cc927caf04d20c">&#9670;&#160;</a></span>EMAC_SA3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA3L&#160;&#160;&#160;( 168 )       /* Specific Address 3 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01252">1252</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b0fdda2888b74952d3a76d3ce58e113" name="a3b0fdda2888b74952d3a76d3ce58e113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0fdda2888b74952d3a76d3ce58e113">&#9670;&#160;</a></span>EMAC_SA4H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA4H&#160;&#160;&#160;( 180 )       /* Specific Address 4 Top, Last 2 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01255">1255</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a41d61bf39d7147d943a18f6667ecbaa2" name="a41d61bf39d7147d943a18f6667ecbaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d61bf39d7147d943a18f6667ecbaa2">&#9670;&#160;</a></span>EMAC_SA4L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SA4L&#160;&#160;&#160;( 176 )       /* Specific Address 4 Bottom, First 4 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01254">1254</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a70653fa5da630919db2cb8271f2d9829" name="a70653fa5da630919db2cb8271f2d9829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70653fa5da630919db2cb8271f2d9829">&#9670;&#160;</a></span>EMAC_SCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_SCF&#160;&#160;&#160;( 68 )        /* Single Collision Frame Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01227">1227</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc523b14a1b0f8f0aa529f7dc9ddc894" name="afc523b14a1b0f8f0aa529f7dc9ddc894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc523b14a1b0f8f0aa529f7dc9ddc894">&#9670;&#160;</a></span>EMAC_STE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_STE&#160;&#160;&#160;( 132 )       /* SQE Test Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01243">1243</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a09195938364b3fbeb04315cd2a796539" name="a09195938364b3fbeb04315cd2a796539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09195938364b3fbeb04315cd2a796539">&#9670;&#160;</a></span>EMAC_TBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TBQP&#160;&#160;&#160;( 28 )        /* Transmit Buffer Queue Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01217">1217</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2327690f1ef8520a70ce247e0ce164aa" name="a2327690f1ef8520a70ce247e0ce164aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2327690f1ef8520a70ce247e0ce164aa">&#9670;&#160;</a></span>EMAC_TID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TID&#160;&#160;&#160;( 184 )       /* Type ID Checking Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01256">1256</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a119a7b33290630f4178c12db4b32d19b" name="a119a7b33290630f4178c12db4b32d19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119a7b33290630f4178c12db4b32d19b">&#9670;&#160;</a></span>EMAC_TPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TPF&#160;&#160;&#160;( 140 )       /* Transmitted Pause Frames Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01245">1245</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae71ace99ca70fce139eaedd387d79c32" name="ae71ace99ca70fce139eaedd387d79c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71ace99ca70fce139eaedd387d79c32">&#9670;&#160;</a></span>EMAC_TPQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TPQ&#160;&#160;&#160;( 188 )       /* Transmit Pause Quantum Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01257">1257</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a018b6d5a56f5288b155f03f9614bc0ea" name="a018b6d5a56f5288b155f03f9614bc0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018b6d5a56f5288b155f03f9614bc0ea">&#9670;&#160;</a></span>EMAC_TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TSR&#160;&#160;&#160;( 20 )        /* Transmit Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01215">1215</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9fddb7ee91865b94975018e78eaa3edb" name="a9fddb7ee91865b94975018e78eaa3edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fddb7ee91865b94975018e78eaa3edb">&#9670;&#160;</a></span>EMAC_TUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_TUND&#160;&#160;&#160;( 100 )       /* Transmit Underrun Error Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01235">1235</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a53b256ff3fdbbf65e6f6efe54e81335a" name="a53b256ff3fdbbf65e6f6efe54e81335a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b256ff3fdbbf65e6f6efe54e81335a">&#9670;&#160;</a></span>EMAC_USF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_USF&#160;&#160;&#160;( 128 )       /* Undersize Frames Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01242">1242</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a21498cf271cd471947b65b27c7bd1c28" name="a21498cf271cd471947b65b27c7bd1c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21498cf271cd471947b65b27c7bd1c28">&#9670;&#160;</a></span>EMAC_USRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_USRIO&#160;&#160;&#160;( 192 )       /* USER Input/Output Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01258">1258</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad77edb678159076670128d06b0126f79" name="ad77edb678159076670128d06b0126f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77edb678159076670128d06b0126f79">&#9670;&#160;</a></span>EMAC_WOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_WOL&#160;&#160;&#160;( 196 )       /* Wake On LAN Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01259">1259</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4c2626d6c2ac373cea862f15516a0b0" name="aa4c2626d6c2ac373cea862f15516a0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c2626d6c2ac373cea862f15516a0b0">&#9670;&#160;</a></span>MC_AASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_AASR&#160;&#160;&#160;( 8 )          /* MC Abort Address Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00407">407</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae1e9197a40479407c29f7efb1a8efd9a" name="ae1e9197a40479407c29f7efb1a8efd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e9197a40479407c29f7efb1a8efd9a">&#9670;&#160;</a></span>MC_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_ASR&#160;&#160;&#160;( 4 )          /* MC Abort Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00406">406</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab7f999f08036052b9db3f03405bf54ae" name="ab7f999f08036052b9db3f03405bf54ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f999f08036052b9db3f03405bf54ae">&#9670;&#160;</a></span>MC_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FCR&#160;&#160;&#160;( 100 )        /* MC Flash Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00409">409</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a56e71c1eef6133561636a2dad91b5121" name="a56e71c1eef6133561636a2dad91b5121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e71c1eef6133561636a2dad91b5121">&#9670;&#160;</a></span>MC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FMR&#160;&#160;&#160;( 96 )         /* MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00408">408</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2ea651b93de3a0e8226b2a7badc16406" name="a2ea651b93de3a0e8226b2a7badc16406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea651b93de3a0e8226b2a7badc16406">&#9670;&#160;</a></span>MC_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FSR&#160;&#160;&#160;( 104 )        /* MC Flash Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00410">410</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7e9f7a3dc2cf529348f2295ad21b3025" name="a7e9f7a3dc2cf529348f2295ad21b3025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9f7a3dc2cf529348f2295ad21b3025">&#9670;&#160;</a></span>MC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_RCR&#160;&#160;&#160;( 0 )          /* MC Remap Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00405">405</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa155efed7249b18df530b0b4a3a7415a" name="aa155efed7249b18df530b0b4a3a7415a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa155efed7249b18df530b0b4a3a7415a">&#9670;&#160;</a></span>PDC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PTCR&#160;&#160;&#160;( 32 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00104">104</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a78f7329128dad941d291504486f81f6b" name="a78f7329128dad941d291504486f81f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f7329128dad941d291504486f81f6b">&#9670;&#160;</a></span>PDC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PTSR&#160;&#160;&#160;( 36 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00105">105</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac5fa6b0c9621431aab2aa136a94bf7cb" name="ac5fa6b0c9621431aab2aa136a94bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fa6b0c9621431aab2aa136a94bf7cb">&#9670;&#160;</a></span>PDC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RCR&#160;&#160;&#160;( 4 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00097">97</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a74bfffc609537ca3798a0caeed1e2190" name="a74bfffc609537ca3798a0caeed1e2190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bfffc609537ca3798a0caeed1e2190">&#9670;&#160;</a></span>PDC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RNCR&#160;&#160;&#160;( 20 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00101">101</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa59bd562f96ad6b925f776b58d6999bf" name="aa59bd562f96ad6b925f776b58d6999bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59bd562f96ad6b925f776b58d6999bf">&#9670;&#160;</a></span>PDC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RNPR&#160;&#160;&#160;( 16 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00100">100</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7b31ac1f3659c1f785cec238630147f3" name="a7b31ac1f3659c1f785cec238630147f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b31ac1f3659c1f785cec238630147f3">&#9670;&#160;</a></span>PDC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RPR&#160;&#160;&#160;( 0 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00096">96</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a144b98c793817e9d3a492a08781e174a" name="a144b98c793817e9d3a492a08781e174a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144b98c793817e9d3a492a08781e174a">&#9670;&#160;</a></span>PDC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TCR&#160;&#160;&#160;( 12 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00099">99</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae344eff967ecdbdc375008d4760b9914" name="ae344eff967ecdbdc375008d4760b9914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae344eff967ecdbdc375008d4760b9914">&#9670;&#160;</a></span>PDC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TNCR&#160;&#160;&#160;( 28 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00103">103</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a806d975a853e23c7a1f218e92c4b1866" name="a806d975a853e23c7a1f218e92c4b1866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806d975a853e23c7a1f218e92c4b1866">&#9670;&#160;</a></span>PDC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TNPR&#160;&#160;&#160;( 24 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00102">102</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a28fec415cbad37e2befaa1b51849e20e" name="a28fec415cbad37e2befaa1b51849e20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fec415cbad37e2befaa1b51849e20e">&#9670;&#160;</a></span>PDC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TPR&#160;&#160;&#160;( 8 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00098">98</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac53695dc2016de7e37e9b9bba37ea812" name="ac53695dc2016de7e37e9b9bba37ea812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53695dc2016de7e37e9b9bba37ea812">&#9670;&#160;</a></span>PIO_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ABSR&#160;&#160;&#160;( 120 ) /* AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00208">208</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8892afaa8c312cb0dc2358e801822b70" name="a8892afaa8c312cb0dc2358e801822b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8892afaa8c312cb0dc2358e801822b70">&#9670;&#160;</a></span>PIO_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ASR&#160;&#160;&#160;( 112 ) /* Select <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00206">206</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4c6bc543f491bba2e3d2e75b2a7d9cc9" name="a4c6bc543f491bba2e3d2e75b2a7d9cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6bc543f491bba2e3d2e75b2a7d9cc9">&#9670;&#160;</a></span>PIO_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_BSR&#160;&#160;&#160;( 116 ) /* Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00207">207</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08afe74b98d59d6e30a205282746e95e" name="a08afe74b98d59d6e30a205282746e95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08afe74b98d59d6e30a205282746e95e">&#9670;&#160;</a></span>PIO_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_CODR&#160;&#160;&#160;( 52 )  /* Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00193">193</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaa8f05e79d7030dd3e8ec1d708206aca" name="aaa8f05e79d7030dd3e8ec1d708206aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8f05e79d7030dd3e8ec1d708206aca">&#9670;&#160;</a></span>PIO_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IDR&#160;&#160;&#160;( 68 )  /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00197">197</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a014caab2c2b72dc9bd385986a1f1af93" name="a014caab2c2b72dc9bd385986a1f1af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014caab2c2b72dc9bd385986a1f1af93">&#9670;&#160;</a></span>PIO_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IER&#160;&#160;&#160;( 64 )  /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00196">196</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a57d0f880bae7b079a744e81117e38fba" name="a57d0f880bae7b079a744e81117e38fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d0f880bae7b079a744e81117e38fba">&#9670;&#160;</a></span>PIO_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFDR&#160;&#160;&#160;( 36 )  /* Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00190">190</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adbf881c6dbdbfbefc7a8d47bba3831a7" name="adbf881c6dbdbfbefc7a8d47bba3831a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf881c6dbdbfbefc7a8d47bba3831a7">&#9670;&#160;</a></span>PIO_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFER&#160;&#160;&#160;( 32 )  /* Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00189">189</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aaee86796b6c7377f45af8fa9214bbedd" name="aaee86796b6c7377f45af8fa9214bbedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee86796b6c7377f45af8fa9214bbedd">&#9670;&#160;</a></span>PIO_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFSR&#160;&#160;&#160;( 40 )  /* Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00191">191</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87a64ea0663c5fee9916973346c7636c" name="a87a64ea0663c5fee9916973346c7636c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a64ea0663c5fee9916973346c7636c">&#9670;&#160;</a></span>PIO_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IMR&#160;&#160;&#160;( 72 )  /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00198">198</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a28b6a2f5e80abe2d195bed6d76a6eb03" name="a28b6a2f5e80abe2d195bed6d76a6eb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b6a2f5e80abe2d195bed6d76a6eb03">&#9670;&#160;</a></span>PIO_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ISR&#160;&#160;&#160;( 76 )  /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00199">199</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a97ca65c7bdbff0bf5aa96b25f27352c4" name="a97ca65c7bdbff0bf5aa96b25f27352c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ca65c7bdbff0bf5aa96b25f27352c4">&#9670;&#160;</a></span>PIO_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDDR&#160;&#160;&#160;( 84 )  /* Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00201">201</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad743360c2adc19dc0b86849ee697b3d8" name="ad743360c2adc19dc0b86849ee697b3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad743360c2adc19dc0b86849ee697b3d8">&#9670;&#160;</a></span>PIO_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDER&#160;&#160;&#160;( 80 )  /* Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00200">200</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af9a280e128a8b451a04dad70d3d74cc7" name="af9a280e128a8b451a04dad70d3d74cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a280e128a8b451a04dad70d3d74cc7">&#9670;&#160;</a></span>PIO_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDSR&#160;&#160;&#160;( 88 )  /* Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00202">202</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc9c83f7a53520d6f0a4693ed1a71290" name="afc9c83f7a53520d6f0a4693ed1a71290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9c83f7a53520d6f0a4693ed1a71290">&#9670;&#160;</a></span>PIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ODR&#160;&#160;&#160;( 20 )  /* Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00187">187</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabe5107a622c09e8a890796c31f0eadb" name="aabe5107a622c09e8a890796c31f0eadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe5107a622c09e8a890796c31f0eadb">&#9670;&#160;</a></span>PIO_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ODSR&#160;&#160;&#160;( 56 )  /* Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00194">194</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a626bde48733b96df120da1492cc7f657" name="a626bde48733b96df120da1492cc7f657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626bde48733b96df120da1492cc7f657">&#9670;&#160;</a></span>PIO_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OER&#160;&#160;&#160;( 16 )  /* Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00186">186</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af8bdb0ba10c8c78d1285766910b7a450" name="af8bdb0ba10c8c78d1285766910b7a450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bdb0ba10c8c78d1285766910b7a450">&#9670;&#160;</a></span>PIO_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OSR&#160;&#160;&#160;( 24 )  /* Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00188">188</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5e08fb0736743b6137863d98fcf23e80" name="a5e08fb0736743b6137863d98fcf23e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e08fb0736743b6137863d98fcf23e80">&#9670;&#160;</a></span>PIO_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWDR&#160;&#160;&#160;( 164 ) /* Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00210">210</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a263ada7a907422d8ab5221ef8709a85e" name="a263ada7a907422d8ab5221ef8709a85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263ada7a907422d8ab5221ef8709a85e">&#9670;&#160;</a></span>PIO_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWER&#160;&#160;&#160;( 160 ) /* Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00209">209</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a08b4ec1d1eb01b2118748bb85c1d377e" name="a08b4ec1d1eb01b2118748bb85c1d377e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b4ec1d1eb01b2118748bb85c1d377e">&#9670;&#160;</a></span>PIO_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWSR&#160;&#160;&#160;( 168 ) /* Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00211">211</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52661d47da252fca8ab4b4d74d81b2e1" name="a52661d47da252fca8ab4b4d74d81b2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52661d47da252fca8ab4b4d74d81b2e1">&#9670;&#160;</a></span>PIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PDR&#160;&#160;&#160;( 4 )   /* PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00184">184</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2c967f26a206cd809e6fe94cd9db48f9" name="a2c967f26a206cd809e6fe94cd9db48f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c967f26a206cd809e6fe94cd9db48f9">&#9670;&#160;</a></span>PIO_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PDSR&#160;&#160;&#160;( 60 )  /* Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00195">195</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6f1c3a5948df39dd5472e3f5aca32fea" name="a6f1c3a5948df39dd5472e3f5aca32fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1c3a5948df39dd5472e3f5aca32fea">&#9670;&#160;</a></span>PIO_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PER&#160;&#160;&#160;( 0 )   /* PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00183">183</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aff84c9e7b86121cf18fa95938d6b2021" name="aff84c9e7b86121cf18fa95938d6b2021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff84c9e7b86121cf18fa95938d6b2021">&#9670;&#160;</a></span>PIO_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUDR&#160;&#160;&#160;( 96 )  /* Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00203">203</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad4ac599969dee1d68a7b6917601bf120" name="ad4ac599969dee1d68a7b6917601bf120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ac599969dee1d68a7b6917601bf120">&#9670;&#160;</a></span>PIO_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUER&#160;&#160;&#160;( 100 ) /* Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00204">204</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6883dfca9ed613d467b440fc8570f67e" name="a6883dfca9ed613d467b440fc8570f67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6883dfca9ed613d467b440fc8570f67e">&#9670;&#160;</a></span>PIO_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUSR&#160;&#160;&#160;( 104 ) /* Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00205">205</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aad72e429751874c88afee54ed4094f4c" name="aad72e429751874c88afee54ed4094f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad72e429751874c88afee54ed4094f4c">&#9670;&#160;</a></span>PIO_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PSR&#160;&#160;&#160;( 8 )   /* PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00185">185</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adef961dcf226c9ec588d2c7fb39ce8f6" name="adef961dcf226c9ec588d2c7fb39ce8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef961dcf226c9ec588d2c7fb39ce8f6">&#9670;&#160;</a></span>PIO_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_SODR&#160;&#160;&#160;( 48 )  /* Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00192">192</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae36e200dd4bdff4e73139eba50b040ff" name="ae36e200dd4bdff4e73139eba50b040ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36e200dd4bdff4e73139eba50b040ff">&#9670;&#160;</a></span>PITC_PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIIR&#160;&#160;&#160;( 12 )           /* Period Interval Image Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00358">358</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="abb6a1f94faa15313ede77ffde49eff5b" name="abb6a1f94faa15313ede77ffde49eff5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6a1f94faa15313ede77ffde49eff5b">&#9670;&#160;</a></span>PITC_PIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIMR&#160;&#160;&#160;( 0 )            /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00355">355</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a24f4a83eefa176061d5d110181ce30d4" name="a24f4a83eefa176061d5d110181ce30d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f4a83eefa176061d5d110181ce30d4">&#9670;&#160;</a></span>PITC_PISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PISR&#160;&#160;&#160;( 4 )            /* Period Interval Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00356">356</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8c8fd80acd190953633dcbbae6e55ed0" name="a8c8fd80acd190953633dcbbae6e55ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8fd80acd190953633dcbbae6e55ed0">&#9670;&#160;</a></span>PITC_PIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIVR&#160;&#160;&#160;( 8 )            /* Period Interval Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00357">357</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae23a907cb7ef6560bf055246a7465722" name="ae23a907cb7ef6560bf055246a7465722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23a907cb7ef6560bf055246a7465722">&#9670;&#160;</a></span>PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR&#160;&#160;&#160;( 100 )       /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00259">259</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4c2d24c6c42778ac54cffb0b264c641f" name="a4c2d24c6c42778ac54cffb0b264c641f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2d24c6c42778ac54cffb0b264c641f">&#9670;&#160;</a></span>PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER&#160;&#160;&#160;( 96 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00258">258</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a59741d665166a51370dad4f6bc48431c" name="a59741d665166a51370dad4f6bc48431c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59741d665166a51370dad4f6bc48431c">&#9670;&#160;</a></span>PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR&#160;&#160;&#160;( 108 )       /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00261">261</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a30348d55427a5811fe1b61ea4d5f142c" name="a30348d55427a5811fe1b61ea4d5f142c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30348d55427a5811fe1b61ea4d5f142c">&#9670;&#160;</a></span>PMC_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCFR&#160;&#160;&#160;( 36 )        /* Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00254">254</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a314a6e99b335233bb6335868cf5ea446" name="a314a6e99b335233bb6335868cf5ea446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314a6e99b335233bb6335868cf5ea446">&#9670;&#160;</a></span>PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR&#160;&#160;&#160;( 48 )        /* Master Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00256">256</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a33b63e57e286641dc963e5c6e267f52e" name="a33b63e57e286641dc963e5c6e267f52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b63e57e286641dc963e5c6e267f52e">&#9670;&#160;</a></span>PMC_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MOR&#160;&#160;&#160;( 32 )        /* Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00253">253</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68bfc3402ba2db05d42f9daceeb6c1c1" name="a68bfc3402ba2db05d42f9daceeb6c1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bfc3402ba2db05d42f9daceeb6c1c1">&#9670;&#160;</a></span>PMC_PCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR&#160;&#160;&#160;( 20 )        /* Peripheral Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00251">251</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a17654b41c5f9f88c153bad07eaaf9afc" name="a17654b41c5f9f88c153bad07eaaf9afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17654b41c5f9f88c153bad07eaaf9afc">&#9670;&#160;</a></span>PMC_PCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER&#160;&#160;&#160;( 16 )        /* Peripheral Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00250">250</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adcbdb2898bcbc022d647f11e89fc8077" name="adcbdb2898bcbc022d647f11e89fc8077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcbdb2898bcbc022d647f11e89fc8077">&#9670;&#160;</a></span>PMC_PCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR&#160;&#160;&#160;( 64 )        /* Programmable Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00257">257</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae9434030020f0c439e6e27c3e1295fb2" name="ae9434030020f0c439e6e27c3e1295fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9434030020f0c439e6e27c3e1295fb2">&#9670;&#160;</a></span>PMC_PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR&#160;&#160;&#160;( 24 )        /* Peripheral Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00252">252</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a45d6947370fcecf22eebd9a8995d3ae2" name="a45d6947370fcecf22eebd9a8995d3ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d6947370fcecf22eebd9a8995d3ae2">&#9670;&#160;</a></span>PMC_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PLLR&#160;&#160;&#160;( 44 )        /* PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00255">255</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa4807f134f3d0d90daa37f59220f6a83" name="aa4807f134f3d0d90daa37f59220f6a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4807f134f3d0d90daa37f59220f6a83">&#9670;&#160;</a></span>PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR&#160;&#160;&#160;( 4 )         /* System Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00248">248</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aacd36b77ddfa06bec89a6cd95c831e92" name="aacd36b77ddfa06bec89a6cd95c831e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd36b77ddfa06bec89a6cd95c831e92">&#9670;&#160;</a></span>PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER&#160;&#160;&#160;( 0 )         /* System Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00247">247</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a72b837f4a2dfe540e16e049c3a20155f" name="a72b837f4a2dfe540e16e049c3a20155f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b837f4a2dfe540e16e049c3a20155f">&#9670;&#160;</a></span>PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR&#160;&#160;&#160;( 8 )         /* System Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00249">249</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa809adcd1690770e60a2395914c18887" name="aa809adcd1690770e60a2395914c18887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa809adcd1690770e60a2395914c18887">&#9670;&#160;</a></span>PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR&#160;&#160;&#160;( 104 )       /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00260">260</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a743e65c6c68770b8bf204e7c75732d54" name="a743e65c6c68770b8bf204e7c75732d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743e65c6c68770b8bf204e7c75732d54">&#9670;&#160;</a></span>PWMC_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CCNTR&#160;&#160;&#160;( 12 )        /* Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00787">787</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ad338103b89eae5a7ad6eb49c879cac" name="a3ad338103b89eae5a7ad6eb49c879cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad338103b89eae5a7ad6eb49c879cac">&#9670;&#160;</a></span>PWMC_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CDTYR&#160;&#160;&#160;( 4 )         /* Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00785">785</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad4ab53b0d2b14679ab61b334ab29c4b9" name="ad4ab53b0d2b14679ab61b334ab29c4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ab53b0d2b14679ab61b334ab29c4b9">&#9670;&#160;</a></span>PWMC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CH&#160;&#160;&#160;( 512 )        /* PWMC Channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00820">820</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a632034948348ad1713e632dc47e1a593" name="a632034948348ad1713e632dc47e1a593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632034948348ad1713e632dc47e1a593">&#9670;&#160;</a></span>PWMC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CMR&#160;&#160;&#160;( 0 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00784">784</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa58744eced11c0ecee4daf466a3b6076" name="aa58744eced11c0ecee4daf466a3b6076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58744eced11c0ecee4daf466a3b6076">&#9670;&#160;</a></span>PWMC_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CPRDR&#160;&#160;&#160;( 8 )         /* Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00786">786</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad84c452b64f96f59b46cc8f1d67f6818" name="ad84c452b64f96f59b46cc8f1d67f6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84c452b64f96f59b46cc8f1d67f6818">&#9670;&#160;</a></span>PWMC_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CUPDR&#160;&#160;&#160;( 16 )        /* Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00788">788</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3541a68d876ed13805b8eebdea37d557" name="a3541a68d876ed13805b8eebdea37d557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3541a68d876ed13805b8eebdea37d557">&#9670;&#160;</a></span>PWMC_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_DIS&#160;&#160;&#160;( 8 )          /* PWMC Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00813">813</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c4ed222ead736e732914168ced7b5ed" name="a9c4ed222ead736e732914168ced7b5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4ed222ead736e732914168ced7b5ed">&#9670;&#160;</a></span>PWMC_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_ENA&#160;&#160;&#160;( 4 )          /* PWMC Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00812">812</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7028938d7e75a5c678c434eb818dbbad" name="a7028938d7e75a5c678c434eb818dbbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7028938d7e75a5c678c434eb818dbbad">&#9670;&#160;</a></span>PWMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IDR&#160;&#160;&#160;( 20 )         /* PWMC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00816">816</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4427bc86b9c7afed97310c78a6f0fb35" name="a4427bc86b9c7afed97310c78a6f0fb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4427bc86b9c7afed97310c78a6f0fb35">&#9670;&#160;</a></span>PWMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IER&#160;&#160;&#160;( 16 )         /* PWMC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00815">815</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab9351d5f1a187070b0996b81144ea5e4" name="ab9351d5f1a187070b0996b81144ea5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9351d5f1a187070b0996b81144ea5e4">&#9670;&#160;</a></span>PWMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IMR&#160;&#160;&#160;( 24 )         /* PWMC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00817">817</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7bbbd577e073a0765a21a6951068ffa1" name="a7bbbd577e073a0765a21a6951068ffa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bbbd577e073a0765a21a6951068ffa1">&#9670;&#160;</a></span>PWMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_ISR&#160;&#160;&#160;( 28 )         /* PWMC Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00818">818</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afc236ccdfde1b75798af8efac0a3882b" name="afc236ccdfde1b75798af8efac0a3882b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc236ccdfde1b75798af8efac0a3882b">&#9670;&#160;</a></span>PWMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_MR&#160;&#160;&#160;( 0 )          /* PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00811">811</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a36f3eaa4231551e9ac9f722c67e8e60a" name="a36f3eaa4231551e9ac9f722c67e8e60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f3eaa4231551e9ac9f722c67e8e60a">&#9670;&#160;</a></span>PWMC_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_Reserved&#160;&#160;&#160;( 20 )        /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00789">789</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac77d514f3dd8679c6122e7b232045b42" name="ac77d514f3dd8679c6122e7b232045b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77d514f3dd8679c6122e7b232045b42">&#9670;&#160;</a></span>PWMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_SR&#160;&#160;&#160;( 12 )         /* PWMC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00814">814</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acd999344c479583f3c398ec7e1c7daa8" name="acd999344c479583f3c398ec7e1c7daa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd999344c479583f3c398ec7e1c7daa8">&#9670;&#160;</a></span>PWMC_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_VR&#160;&#160;&#160;( 252 )        /* PWMC Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00819">819</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a65eef9c52ae8e17ad24d08d201fc23b9" name="a65eef9c52ae8e17ad24d08d201fc23b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65eef9c52ae8e17ad24d08d201fc23b9">&#9670;&#160;</a></span>RSTC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RCR&#160;&#160;&#160;( 0 )          /* Reset Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00304">304</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a713bcfabe6192dee6831a01fe985ac1e" name="a713bcfabe6192dee6831a01fe985ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713bcfabe6192dee6831a01fe985ac1e">&#9670;&#160;</a></span>RSTC_RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RMR&#160;&#160;&#160;( 8 )          /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00306">306</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a65c5b32727f286fc04eff758d2d0a08b" name="a65c5b32727f286fc04eff758d2d0a08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c5b32727f286fc04eff758d2d0a08b">&#9670;&#160;</a></span>RSTC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RSR&#160;&#160;&#160;( 4 )          /* Reset Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00305">305</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace1e332520140ed8c5074b316751663d" name="ace1e332520140ed8c5074b316751663d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1e332520140ed8c5074b316751663d">&#9670;&#160;</a></span>RTTC_RTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTAR&#160;&#160;&#160;( 4 )           /* Real-time Alarm Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00335">335</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af77546b861a679c9b0d8fc3daf11aaf1" name="af77546b861a679c9b0d8fc3daf11aaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77546b861a679c9b0d8fc3daf11aaf1">&#9670;&#160;</a></span>RTTC_RTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTMR&#160;&#160;&#160;( 0 )           /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00334">334</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9bcfeccf1ff30f0ef923de0ab78aa702" name="a9bcfeccf1ff30f0ef923de0ab78aa702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcfeccf1ff30f0ef923de0ab78aa702">&#9670;&#160;</a></span>RTTC_RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTSR&#160;&#160;&#160;( 12 )          /* Real-time Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00337">337</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a87bf08880c99cb1e0f829b880601c7f2" name="a87bf08880c99cb1e0f829b880601c7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bf08880c99cb1e0f829b880601c7f2">&#9670;&#160;</a></span>RTTC_RTVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTVR&#160;&#160;&#160;( 8 )           /* Real-time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00336">336</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ecc73f7a1477b6815f7f7937eebaefc" name="a3ecc73f7a1477b6815f7f7937eebaefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ecc73f7a1477b6815f7f7937eebaefc">&#9670;&#160;</a></span>SPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR&#160;&#160;&#160;( 0 )           /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00482">482</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aebf7e3bb7dc75c104a86d5ed0a215d87" name="aebf7e3bb7dc75c104a86d5ed0a215d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf7e3bb7dc75c104a86d5ed0a215d87">&#9670;&#160;</a></span>SPI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR&#160;&#160;&#160;( 48 )          /* Chip Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00490">490</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91170c22aef8cb6ac75d82e09b7ffc80" name="a91170c22aef8cb6ac75d82e09b7ffc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91170c22aef8cb6ac75d82e09b7ffc80">&#9670;&#160;</a></span>SPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR&#160;&#160;&#160;( 24 )          /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00488">488</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a26b7c15b3b208fc90b3d65f6d22bcbf1" name="a26b7c15b3b208fc90b3d65f6d22bcbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b7c15b3b208fc90b3d65f6d22bcbf1">&#9670;&#160;</a></span>SPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER&#160;&#160;&#160;( 20 )          /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00487">487</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a248f573b7253a81e11388070b46a7f5a" name="a248f573b7253a81e11388070b46a7f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248f573b7253a81e11388070b46a7f5a">&#9670;&#160;</a></span>SPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR&#160;&#160;&#160;( 28 )          /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00489">489</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac7ef4bc319505d5dec038a619132b3a2" name="ac7ef4bc319505d5dec038a619132b3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ef4bc319505d5dec038a619132b3a2">&#9670;&#160;</a></span>SPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR&#160;&#160;&#160;( 4 )           /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00483">483</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1a25f44997fe9960b77f5c8c069bf3cc" name="a1a25f44997fe9960b77f5c8c069bf3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f44997fe9960b77f5c8c069bf3cc">&#9670;&#160;</a></span>SPI_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR&#160;&#160;&#160;( 288 )         /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00499">499</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab11506aea0bf5eaa006bd649e8bfc949" name="ab11506aea0bf5eaa006bd649e8bfc949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11506aea0bf5eaa006bd649e8bfc949">&#9670;&#160;</a></span>SPI_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR&#160;&#160;&#160;( 292 )         /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00500">500</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae9a9d4f4b01d03cb7cb34ea12d911602" name="ae9a9d4f4b01d03cb7cb34ea12d911602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a9d4f4b01d03cb7cb34ea12d911602">&#9670;&#160;</a></span>SPI_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RCR&#160;&#160;&#160;( 260 )         /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00492">492</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a41ec241fd319fafc815be1fa76aedae7" name="a41ec241fd319fafc815be1fa76aedae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ec241fd319fafc815be1fa76aedae7">&#9670;&#160;</a></span>SPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR&#160;&#160;&#160;( 8 )           /* Receive Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00484">484</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a84a51fcb532802be27b13e84aaed4427" name="a84a51fcb532802be27b13e84aaed4427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a51fcb532802be27b13e84aaed4427">&#9670;&#160;</a></span>SPI_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNCR&#160;&#160;&#160;( 276 )         /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00496">496</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44a7cc9d68ea2523442ec9f4858d7c98" name="a44a7cc9d68ea2523442ec9f4858d7c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a7cc9d68ea2523442ec9f4858d7c98">&#9670;&#160;</a></span>SPI_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNPR&#160;&#160;&#160;( 272 )         /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00495">495</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7d701fb72ab2c25c45b48879c92341d8" name="a7d701fb72ab2c25c45b48879c92341d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d701fb72ab2c25c45b48879c92341d8">&#9670;&#160;</a></span>SPI_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RPR&#160;&#160;&#160;( 256 )         /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00491">491</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac2725a893e2f98de37d81e119fa56799" name="ac2725a893e2f98de37d81e119fa56799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2725a893e2f98de37d81e119fa56799">&#9670;&#160;</a></span>SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR&#160;&#160;&#160;( 16 )          /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00486">486</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb360b2cc3fc823994d9f334867c72af" name="adb360b2cc3fc823994d9f334867c72af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb360b2cc3fc823994d9f334867c72af">&#9670;&#160;</a></span>SPI_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR&#160;&#160;&#160;( 268 )         /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00494">494</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a34252b62e862054c2f9b7b13d64df1c6" name="a34252b62e862054c2f9b7b13d64df1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34252b62e862054c2f9b7b13d64df1c6">&#9670;&#160;</a></span>SPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR&#160;&#160;&#160;( 12 )          /* Transmit Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00485">485</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8600c52bc41bbc70d2822cac80ae3b44" name="a8600c52bc41bbc70d2822cac80ae3b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8600c52bc41bbc70d2822cac80ae3b44">&#9670;&#160;</a></span>SPI_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNCR&#160;&#160;&#160;( 284 )         /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00498">498</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af51f8df174d7da1a54d0389687bf12c3" name="af51f8df174d7da1a54d0389687bf12c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51f8df174d7da1a54d0389687bf12c3">&#9670;&#160;</a></span>SPI_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNPR&#160;&#160;&#160;( 280 )         /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00497">497</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a64855396677fb870d2804747d1183ec9" name="a64855396677fb870d2804747d1183ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64855396677fb870d2804747d1183ec9">&#9670;&#160;</a></span>SPI_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TPR&#160;&#160;&#160;( 264 )         /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00493">493</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad3108df745eed38dbacdf7af537e1e8b" name="ad3108df745eed38dbacdf7af537e1e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3108df745eed38dbacdf7af537e1e8b">&#9670;&#160;</a></span>SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR&#160;&#160;&#160;( 4 )          /* Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00651">651</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8333a0d563246b070743867d7ee973be" name="a8333a0d563246b070743867d7ee973be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8333a0d563246b070743867d7ee973be">&#9670;&#160;</a></span>SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR&#160;&#160;&#160;( 0 )          /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00650">650</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a808b994115af005bf8529aae4cc4b3fd" name="a808b994115af005bf8529aae4cc4b3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808b994115af005bf8529aae4cc4b3fd">&#9670;&#160;</a></span>SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR&#160;&#160;&#160;( 72 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00662">662</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9c4f7e1ade47bc88ab797dd56d863075" name="a9c4f7e1ade47bc88ab797dd56d863075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4f7e1ade47bc88ab797dd56d863075">&#9670;&#160;</a></span>SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER&#160;&#160;&#160;( 68 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00661">661</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6b93450dd7362357ec0043f85c9cc56c" name="a6b93450dd7362357ec0043f85c9cc56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b93450dd7362357ec0043f85c9cc56c">&#9670;&#160;</a></span>SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR&#160;&#160;&#160;( 76 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00663">663</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a70d36d980f37d82af6c279119076ca73" name="a70d36d980f37d82af6c279119076ca73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d36d980f37d82af6c279119076ca73">&#9670;&#160;</a></span>SSC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PTCR&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00672">672</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae098fb4b340cd405bc8b64e4a8466d93" name="ae098fb4b340cd405bc8b64e4a8466d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae098fb4b340cd405bc8b64e4a8466d93">&#9670;&#160;</a></span>SSC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PTSR&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00673">673</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a340d3b36fc4244bf799b45439e66c995" name="a340d3b36fc4244bf799b45439e66c995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a340d3b36fc4244bf799b45439e66c995">&#9670;&#160;</a></span>SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR&#160;&#160;&#160;( 16 )         /* Receive Clock ModeRegister */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00652">652</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a63bd8e8d0aa110debdab10aa03370600" name="a63bd8e8d0aa110debdab10aa03370600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63bd8e8d0aa110debdab10aa03370600">&#9670;&#160;</a></span>SSC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCR&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00665">665</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3fb128790d1d6b4e9be45f80e8b201e7" name="a3fb128790d1d6b4e9be45f80e8b201e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb128790d1d6b4e9be45f80e8b201e7">&#9670;&#160;</a></span>SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR&#160;&#160;&#160;( 20 )         /* Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00653">653</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a475d96e9865411e21d337f1dfd56b059" name="a475d96e9865411e21d337f1dfd56b059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475d96e9865411e21d337f1dfd56b059">&#9670;&#160;</a></span>SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR&#160;&#160;&#160;( 32 )         /* Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00656">656</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90982c515d22a956d8759c330c212b07" name="a90982c515d22a956d8759c330c212b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90982c515d22a956d8759c330c212b07">&#9670;&#160;</a></span>SSC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RNCR&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00669">669</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7dfdbdb8d6805210a076a9c64cae28c6" name="a7dfdbdb8d6805210a076a9c64cae28c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfdbdb8d6805210a076a9c64cae28c6">&#9670;&#160;</a></span>SSC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RNPR&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00668">668</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab2d3b46a38e2a7290da46376be6db59b" name="ab2d3b46a38e2a7290da46376be6db59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d3b46a38e2a7290da46376be6db59b">&#9670;&#160;</a></span>SSC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RPR&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00664">664</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a631c19db5d36a13277cc8ba4b757e3e3" name="a631c19db5d36a13277cc8ba4b757e3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631c19db5d36a13277cc8ba4b757e3e3">&#9670;&#160;</a></span>SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR&#160;&#160;&#160;( 48 )         /* Receive Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00658">658</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a90a127c193bd864152a396f6b71218ae" name="a90a127c193bd864152a396f6b71218ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a127c193bd864152a396f6b71218ae">&#9670;&#160;</a></span>SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR&#160;&#160;&#160;( 64 )         /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00660">660</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3ee6649e3943ba66a740c5210e81c40a" name="a3ee6649e3943ba66a740c5210e81c40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee6649e3943ba66a740c5210e81c40a">&#9670;&#160;</a></span>SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR&#160;&#160;&#160;( 24 )         /* Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00654">654</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a368b0ef7321235e9316078e4b725fa63" name="a368b0ef7321235e9316078e4b725fa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368b0ef7321235e9316078e4b725fa63">&#9670;&#160;</a></span>SSC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCR&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00667">667</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa862d4063504db595007b721590dd8a2" name="aa862d4063504db595007b721590dd8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa862d4063504db595007b721590dd8a2">&#9670;&#160;</a></span>SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR&#160;&#160;&#160;( 28 )         /* Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00655">655</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c51880f2cfda70338156a555eed1e16" name="a5c51880f2cfda70338156a555eed1e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c51880f2cfda70338156a555eed1e16">&#9670;&#160;</a></span>SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR&#160;&#160;&#160;( 36 )         /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00657">657</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac95b3208d26eea6e6deb2d04b1151311" name="ac95b3208d26eea6e6deb2d04b1151311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95b3208d26eea6e6deb2d04b1151311">&#9670;&#160;</a></span>SSC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TNCR&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00671">671</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adb2b8483e2a43e20f1922899e3456e03" name="adb2b8483e2a43e20f1922899e3456e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2b8483e2a43e20f1922899e3456e03">&#9670;&#160;</a></span>SSC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TNPR&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00670">670</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4681441f3dca8575f8d989cc4b34154d" name="a4681441f3dca8575f8d989cc4b34154d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4681441f3dca8575f8d989cc4b34154d">&#9670;&#160;</a></span>SSC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TPR&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00666">666</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a48081c1fa5413fd00f11f627fc97eb64" name="a48081c1fa5413fd00f11f627fc97eb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48081c1fa5413fd00f11f627fc97eb64">&#9670;&#160;</a></span>SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR&#160;&#160;&#160;( 52 )         /* Transmit Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00659">659</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a71d406d34e805c71199f5c52834c7653" name="a71d406d34e805c71199f5c52834c7653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d406d34e805c71199f5c52834c7653">&#9670;&#160;</a></span>TC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CCR&#160;&#160;&#160;( 0 )         /* Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00921">921</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af7dbc159512d179e0a5fd0aa428f3951" name="af7dbc159512d179e0a5fd0aa428f3951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7dbc159512d179e0a5fd0aa428f3951">&#9670;&#160;</a></span>TC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CMR&#160;&#160;&#160;( 4 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00922">922</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a81c913378839f7a0f1f081cbbba60a31" name="a81c913378839f7a0f1f081cbbba60a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c913378839f7a0f1f081cbbba60a31">&#9670;&#160;</a></span>TC_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CV&#160;&#160;&#160;( 16 )        /* Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00923">923</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a06653023ddc4b6bbd5ba51f1c314b592" name="a06653023ddc4b6bbd5ba51f1c314b592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06653023ddc4b6bbd5ba51f1c314b592">&#9670;&#160;</a></span>TC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IDR&#160;&#160;&#160;( 40 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00929">929</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab85081339ec947e661845897d34c4e87" name="ab85081339ec947e661845897d34c4e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85081339ec947e661845897d34c4e87">&#9670;&#160;</a></span>TC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IER&#160;&#160;&#160;( 36 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00928">928</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e2f1ea8966581e856ad0eda55650a8b" name="a1e2f1ea8966581e856ad0eda55650a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2f1ea8966581e856ad0eda55650a8b">&#9670;&#160;</a></span>TC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IMR&#160;&#160;&#160;( 44 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00930">930</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1c7785f1caaeb2fcaee737b65073ca57" name="a1c7785f1caaeb2fcaee737b65073ca57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7785f1caaeb2fcaee737b65073ca57">&#9670;&#160;</a></span>TC_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RA&#160;&#160;&#160;( 20 )        /* Register <a class="el" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00924">924</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af113ceccd1e0ef440fc3b5f9237e530a" name="af113ceccd1e0ef440fc3b5f9237e530a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af113ceccd1e0ef440fc3b5f9237e530a">&#9670;&#160;</a></span>TC_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RB&#160;&#160;&#160;( 24 )        /* Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00925">925</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8db28618289fd7cb91d4fd7825d9e55c" name="a8db28618289fd7cb91d4fd7825d9e55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db28618289fd7cb91d4fd7825d9e55c">&#9670;&#160;</a></span>TC_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RC&#160;&#160;&#160;( 28 )        /* Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00926">926</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a988949bd59bf5b18614cba860a19ade5" name="a988949bd59bf5b18614cba860a19ade5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988949bd59bf5b18614cba860a19ade5">&#9670;&#160;</a></span>TC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SR&#160;&#160;&#160;( 32 )        /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00927">927</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0e94c0c067c3b035524a4f084a2d6367" name="a0e94c0c067c3b035524a4f084a2d6367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e94c0c067c3b035524a4f084a2d6367">&#9670;&#160;</a></span>TCB_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_BCR&#160;&#160;&#160;( 192 )      /* TC Block Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01052">1052</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a75ddbc59c2640a4534b0e4966eb422" name="a0a75ddbc59c2640a4534b0e4966eb422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a75ddbc59c2640a4534b0e4966eb422">&#9670;&#160;</a></span>TCB_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_BMR&#160;&#160;&#160;( 196 )      /* TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01053">1053</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2e02987c085b14b430de8a974e73dcf2" name="a2e02987c085b14b430de8a974e73dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e02987c085b14b430de8a974e73dcf2">&#9670;&#160;</a></span>TCB_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC0&#160;&#160;&#160;( 0 )        /* TC Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01049">1049</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa8f4a7047b09a10ca401fa94bc0ada66" name="aa8f4a7047b09a10ca401fa94bc0ada66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f4a7047b09a10ca401fa94bc0ada66">&#9670;&#160;</a></span>TCB_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC1&#160;&#160;&#160;( 64 )       /* TC Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01050">1050</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5bb50140d2cc55fe6f4fc1585535d2f4" name="a5bb50140d2cc55fe6f4fc1585535d2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb50140d2cc55fe6f4fc1585535d2f4">&#9670;&#160;</a></span>TCB_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC2&#160;&#160;&#160;( 128 )      /* TC Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01051">1051</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2bb617b3ad390ef8745f9c95bfd3a04f" name="a2bb617b3ad390ef8745f9c95bfd3a04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb617b3ad390ef8745f9c95bfd3a04f">&#9670;&#160;</a></span>TDES_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_CR&#160;&#160;&#160;( 0 )         /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01533">1533</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a44d6e573803f3fc95609f2342ca2bcda" name="a44d6e573803f3fc95609f2342ca2bcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d6e573803f3fc95609f2342ca2bcda">&#9670;&#160;</a></span>TDES_IDATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_IDATAxR&#160;&#160;&#160;( 64 )        /* Input Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01542">1542</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a7df6b75c1c53b74764c42998e882b876" name="a7df6b75c1c53b74764c42998e882b876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df6b75c1c53b74764c42998e882b876">&#9670;&#160;</a></span>TDES_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_IDR&#160;&#160;&#160;( 20 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01536">1536</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0be2a1fc39b5a4a01f773a0a7c9d55b5" name="a0be2a1fc39b5a4a01f773a0a7c9d55b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be2a1fc39b5a4a01f773a0a7c9d55b5">&#9670;&#160;</a></span>TDES_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_IER&#160;&#160;&#160;( 16 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01535">1535</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1784bd9e0f5bc0caf3b98382c9e0adb1" name="a1784bd9e0f5bc0caf3b98382c9e0adb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1784bd9e0f5bc0caf3b98382c9e0adb1">&#9670;&#160;</a></span>TDES_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_IMR&#160;&#160;&#160;( 24 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01537">1537</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a82fe976ba671fddf706040bbca3114d3" name="a82fe976ba671fddf706040bbca3114d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82fe976ba671fddf706040bbca3114d3">&#9670;&#160;</a></span>TDES_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_ISR&#160;&#160;&#160;( 28 )        /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01538">1538</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a750ede1786dce38197734fa4adcb82b8" name="a750ede1786dce38197734fa4adcb82b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750ede1786dce38197734fa4adcb82b8">&#9670;&#160;</a></span>TDES_IVxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_IVxR&#160;&#160;&#160;( 96 )        /* Initialization Vector x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01544">1544</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adfaa1562dd0d304ff56078b41584b0b2" name="adfaa1562dd0d304ff56078b41584b0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfaa1562dd0d304ff56078b41584b0b2">&#9670;&#160;</a></span>TDES_KEY1WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_KEY1WxR&#160;&#160;&#160;( 32 )        /* Key 1 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01539">1539</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a79ef33d932cd8a624364b911df722aa4" name="a79ef33d932cd8a624364b911df722aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ef33d932cd8a624364b911df722aa4">&#9670;&#160;</a></span>TDES_KEY2WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_KEY2WxR&#160;&#160;&#160;( 40 )        /* Key 2 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01540">1540</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2b4ee998295385115df79693eea0bd4b" name="a2b4ee998295385115df79693eea0bd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4ee998295385115df79693eea0bd4b">&#9670;&#160;</a></span>TDES_KEY3WxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_KEY3WxR&#160;&#160;&#160;( 48 )        /* Key 3 Word x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01541">1541</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af8ac3972b1c83e248a3d10550fb8a90f" name="af8ac3972b1c83e248a3d10550fb8a90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ac3972b1c83e248a3d10550fb8a90f">&#9670;&#160;</a></span>TDES_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_MR&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01534">1534</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="add80c29fd52d1ba3b766ee4b1cb43bba" name="add80c29fd52d1ba3b766ee4b1cb43bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add80c29fd52d1ba3b766ee4b1cb43bba">&#9670;&#160;</a></span>TDES_ODATAxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_ODATAxR&#160;&#160;&#160;( 80 )        /* Output Data x Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01543">1543</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f1b81008b3741bd360eb549748dd57f" name="a1f1b81008b3741bd360eb549748dd57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1b81008b3741bd360eb549748dd57f">&#9670;&#160;</a></span>TDES_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_PTCR&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01554">1554</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adde86a1b6b6468f8fe9bbe25cc6b6c54" name="adde86a1b6b6468f8fe9bbe25cc6b6c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde86a1b6b6468f8fe9bbe25cc6b6c54">&#9670;&#160;</a></span>TDES_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_PTSR&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01555">1555</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a03e344810070cd0b423169b9674c5801" name="a03e344810070cd0b423169b9674c5801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e344810070cd0b423169b9674c5801">&#9670;&#160;</a></span>TDES_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_RCR&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01547">1547</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a91769e32d3a4867eb2fb784f67e29532" name="a91769e32d3a4867eb2fb784f67e29532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91769e32d3a4867eb2fb784f67e29532">&#9670;&#160;</a></span>TDES_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_RNCR&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01551">1551</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a752e3cb515bd282a8099567b10617771" name="a752e3cb515bd282a8099567b10617771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752e3cb515bd282a8099567b10617771">&#9670;&#160;</a></span>TDES_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_RNPR&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01550">1550</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a5c5da7feef38177c9525cdb5f472e47e" name="a5c5da7feef38177c9525cdb5f472e47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5da7feef38177c9525cdb5f472e47e">&#9670;&#160;</a></span>TDES_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_RPR&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01546">1546</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1ee76b356b340111f1ac575c261ca754" name="a1ee76b356b340111f1ac575c261ca754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee76b356b340111f1ac575c261ca754">&#9670;&#160;</a></span>TDES_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_TCR&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01549">1549</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ac297a934321dc6661e68c60f31edc117" name="ac297a934321dc6661e68c60f31edc117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac297a934321dc6661e68c60f31edc117">&#9670;&#160;</a></span>TDES_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_TNCR&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01553">1553</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a85dfdcaa1867453716ebcc432a23202b" name="a85dfdcaa1867453716ebcc432a23202b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dfdcaa1867453716ebcc432a23202b">&#9670;&#160;</a></span>TDES_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_TNPR&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01552">1552</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9683e56a7c3eb83ccbb32067f1de2aa5" name="a9683e56a7c3eb83ccbb32067f1de2aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9683e56a7c3eb83ccbb32067f1de2aa5">&#9670;&#160;</a></span>TDES_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_TPR&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01548">1548</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0a70aa32523c7b4eab10e7e734ca0ea9" name="a0a70aa32523c7b4eab10e7e734ca0ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a70aa32523c7b4eab10e7e734ca0ea9">&#9670;&#160;</a></span>TDES_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDES_VR&#160;&#160;&#160;( 252 )       /* TDES Version Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l01545">1545</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a02b3d1b1a042abb22c9de7bb29298911" name="a02b3d1b1a042abb22c9de7bb29298911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b3d1b1a042abb22c9de7bb29298911">&#9670;&#160;</a></span>TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR&#160;&#160;&#160;( 0 )          /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00741">741</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab596a5d1047574a8e0e6f28af3819bbd" name="ab596a5d1047574a8e0e6f28af3819bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab596a5d1047574a8e0e6f28af3819bbd">&#9670;&#160;</a></span>TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR&#160;&#160;&#160;( 16 )         /* Clock Waveform Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00744">744</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8bead1fd15629dfaa03bcecaed7bd805" name="a8bead1fd15629dfaa03bcecaed7bd805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bead1fd15629dfaa03bcecaed7bd805">&#9670;&#160;</a></span>TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR&#160;&#160;&#160;( 12 )         /* Internal Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00743">743</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a3b24e0af67309bddaf69254fc506d5b3" name="a3b24e0af67309bddaf69254fc506d5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b24e0af67309bddaf69254fc506d5b3">&#9670;&#160;</a></span>TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IDR&#160;&#160;&#160;( 40 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00747">747</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="acd0b43819e666d118cc878ded56bb806" name="acd0b43819e666d118cc878ded56bb806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0b43819e666d118cc878ded56bb806">&#9670;&#160;</a></span>TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IER&#160;&#160;&#160;( 36 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00746">746</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a628dad2c0cd19a9ead7e62d30d5f0468" name="a628dad2c0cd19a9ead7e62d30d5f0468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628dad2c0cd19a9ead7e62d30d5f0468">&#9670;&#160;</a></span>TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IMR&#160;&#160;&#160;( 44 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00748">748</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ad8d84be2df06ad45ecf3542a47af9ba1" name="ad8d84be2df06ad45ecf3542a47af9ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d84be2df06ad45ecf3542a47af9ba1">&#9670;&#160;</a></span>TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR&#160;&#160;&#160;( 4 )          /* Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00742">742</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a10ec126222ab67b1b0d4d45a12bfce86" name="a10ec126222ab67b1b0d4d45a12bfce86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ec126222ab67b1b0d4d45a12bfce86">&#9670;&#160;</a></span>TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR&#160;&#160;&#160;( 48 )         /* Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00749">749</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ace05219303a4d04f60d0667e05cc203a" name="ace05219303a4d04f60d0667e05cc203a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace05219303a4d04f60d0667e05cc203a">&#9670;&#160;</a></span>TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR&#160;&#160;&#160;( 32 )         /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00745">745</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a4b03a7b68ca09ea527c41c27eb79b885" name="a4b03a7b68ca09ea527c41c27eb79b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b03a7b68ca09ea527c41c27eb79b885">&#9670;&#160;</a></span>TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR&#160;&#160;&#160;( 52 )         /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00750">750</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="adeabde67cea5ed0098b9d2c8f3ade1d5" name="adeabde67cea5ed0098b9d2c8f3ade1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeabde67cea5ed0098b9d2c8f3ade1d5">&#9670;&#160;</a></span>UDP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_CSR&#160;&#160;&#160;( 48 )         /* Endpoint Control and Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00853">853</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a52592f8077f321361452d452d2723b02" name="a52592f8077f321361452d452d2723b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52592f8077f321361452d452d2723b02">&#9670;&#160;</a></span>UDP_FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_FADDR&#160;&#160;&#160;( 8 )          /* Function Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00846">846</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a517899d1d05e9c475358e6d40d41e08f" name="a517899d1d05e9c475358e6d40d41e08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517899d1d05e9c475358e6d40d41e08f">&#9670;&#160;</a></span>UDP_FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_FDR&#160;&#160;&#160;( 80 )         /* Endpoint FIFO Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00854">854</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="affc85b88cdcce4495ede1b37136357aa" name="affc85b88cdcce4495ede1b37136357aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc85b88cdcce4495ede1b37136357aa">&#9670;&#160;</a></span>UDP_GLBSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_GLBSTATE&#160;&#160;&#160;( 4 )          /* Global State Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00845">845</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a613322f90ce4686f342e99dfc9777483" name="a613322f90ce4686f342e99dfc9777483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613322f90ce4686f342e99dfc9777483">&#9670;&#160;</a></span>UDP_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_ICR&#160;&#160;&#160;( 32 )         /* Interrupt Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00851">851</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2abda30a7a18b86a0c6477929d679883" name="a2abda30a7a18b86a0c6477929d679883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abda30a7a18b86a0c6477929d679883">&#9670;&#160;</a></span>UDP_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IDR&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00848">848</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a2b63ab7e8b1f4726fb8a211838d941c0" name="a2b63ab7e8b1f4726fb8a211838d941c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b63ab7e8b1f4726fb8a211838d941c0">&#9670;&#160;</a></span>UDP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IER&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00847">847</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="af5e3f9aaceb184fd30e7a932ae660a8c" name="af5e3f9aaceb184fd30e7a932ae660a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e3f9aaceb184fd30e7a932ae660a8c">&#9670;&#160;</a></span>UDP_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IMR&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00849">849</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a9ca9094c349a63d856deba6ece29b9bf" name="a9ca9094c349a63d856deba6ece29b9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca9094c349a63d856deba6ece29b9bf">&#9670;&#160;</a></span>UDP_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_ISR&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00850">850</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a51622153ab12def47cee4fec1481c907" name="a51622153ab12def47cee4fec1481c907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51622153ab12def47cee4fec1481c907">&#9670;&#160;</a></span>UDP_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_NUM&#160;&#160;&#160;( 0 )          /* Frame Number Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00844">844</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1995fa785edfc74696def269afe17e5b" name="a1995fa785edfc74696def269afe17e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1995fa785edfc74696def269afe17e5b">&#9670;&#160;</a></span>UDP_RSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_RSTEP&#160;&#160;&#160;( 40 )         /* Reset Endpoint Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00852">852</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a998ab4ad8028dad7de7a6cd87e40f316" name="a998ab4ad8028dad7de7a6cd87e40f316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998ab4ad8028dad7de7a6cd87e40f316">&#9670;&#160;</a></span>UDP_TXVC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_TXVC&#160;&#160;&#160;( 116 )        /* Transceiver Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00855">855</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae9a286387610d87e35bb5847652fb6ad" name="ae9a286387610d87e35bb5847652fb6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a286387610d87e35bb5847652fb6ad">&#9670;&#160;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_BRGR&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00568">568</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1e167eda2ee18b471b374bcb1a097951" name="a1e167eda2ee18b471b374bcb1a097951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e167eda2ee18b471b374bcb1a097951">&#9670;&#160;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CR&#160;&#160;&#160;( 0 )         /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00560">560</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0f69cf550a56da11e972b20e36271aca" name="a0f69cf550a56da11e972b20e36271aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f69cf550a56da11e972b20e36271aca">&#9670;&#160;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CSR&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00565">565</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aa1b91c9fea1e279fa0365fbfcefd0aa4" name="aa1b91c9fea1e279fa0365fbfcefd0aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b91c9fea1e279fa0365fbfcefd0aa4">&#9670;&#160;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_FIDI&#160;&#160;&#160;( 64 )        /* FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00571">571</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a8b4dfee7087421aa962366899b560e91" name="a8b4dfee7087421aa962366899b560e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4dfee7087421aa962366899b560e91">&#9670;&#160;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IDR&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00563">563</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="affba74cfda7792045b1a473edbe2c1bf" name="affba74cfda7792045b1a473edbe2c1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affba74cfda7792045b1a473edbe2c1bf">&#9670;&#160;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IER&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00562">562</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1d156ebb06a5d68a18cd3780fdbaabaf" name="a1d156ebb06a5d68a18cd3780fdbaabaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d156ebb06a5d68a18cd3780fdbaabaf">&#9670;&#160;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IF&#160;&#160;&#160;( 76 )        /* IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00573">573</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aecb5fc84bc8460871d70435a82959efb" name="aecb5fc84bc8460871d70435a82959efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb5fc84bc8460871d70435a82959efb">&#9670;&#160;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IMR&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00564">564</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a899b8039a83770823199dea65fb57b46" name="a899b8039a83770823199dea65fb57b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899b8039a83770823199dea65fb57b46">&#9670;&#160;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_MR&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00561">561</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ada84a90038c809f27e19a3c105c20e2d" name="ada84a90038c809f27e19a3c105c20e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada84a90038c809f27e19a3c105c20e2d">&#9670;&#160;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NER&#160;&#160;&#160;( 68 )        /* Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00572">572</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aabe9fdc75c730b556f93a3e74db98509" name="aabe9fdc75c730b556f93a3e74db98509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe9fdc75c730b556f93a3e74db98509">&#9670;&#160;</a></span>US_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PTCR&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00582">582</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afa594ea4daade936659cf519753f1fdb" name="afa594ea4daade936659cf519753f1fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa594ea4daade936659cf519753f1fdb">&#9670;&#160;</a></span>US_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PTSR&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00583">583</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ae5ce6d247e18b2b0192005272ad3312d" name="ae5ce6d247e18b2b0192005272ad3312d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ce6d247e18b2b0192005272ad3312d">&#9670;&#160;</a></span>US_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RCR&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00575">575</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="ab3e732c83f7f5f9e16e23354c184e9b7" name="ab3e732c83f7f5f9e16e23354c184e9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e732c83f7f5f9e16e23354c184e9b7">&#9670;&#160;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RHR&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00566">566</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a0380c0bd7654ecbb4811482ff36384ff" name="a0380c0bd7654ecbb4811482ff36384ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0380c0bd7654ecbb4811482ff36384ff">&#9670;&#160;</a></span>US_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RNCR&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00579">579</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a006a5374eeaa2ed9b9aa4b1119f21fad" name="a006a5374eeaa2ed9b9aa4b1119f21fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006a5374eeaa2ed9b9aa4b1119f21fad">&#9670;&#160;</a></span>US_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RNPR&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00578">578</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a68d12f97ad0859499bb78abf865af626" name="a68d12f97ad0859499bb78abf865af626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d12f97ad0859499bb78abf865af626">&#9670;&#160;</a></span>US_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RPR&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00574">574</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="afdaf4c0fe60a3d7d14bf4bc654550cc9" name="afdaf4c0fe60a3d7d14bf4bc654550cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdaf4c0fe60a3d7d14bf4bc654550cc9">&#9670;&#160;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RTOR&#160;&#160;&#160;( 36 )        /* Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00569">569</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a6f92e9b05ffef324bea116d815c74f6c" name="a6f92e9b05ffef324bea116d815c74f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f92e9b05ffef324bea116d815c74f6c">&#9670;&#160;</a></span>US_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TCR&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00577">577</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a54c5ece60eafc031238f8fc9dc4a7d5e" name="a54c5ece60eafc031238f8fc9dc4a7d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c5ece60eafc031238f8fc9dc4a7d5e">&#9670;&#160;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_THR&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00567">567</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a29d749ac4f1714aef984221b3ddd3830" name="a29d749ac4f1714aef984221b3ddd3830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d749ac4f1714aef984221b3ddd3830">&#9670;&#160;</a></span>US_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TNCR&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00581">581</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="aab08d8c7c5c0b01f1f2d6757f14a5771" name="aab08d8c7c5c0b01f1f2d6757f14a5771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab08d8c7c5c0b01f1f2d6757f14a5771">&#9670;&#160;</a></span>US_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TNPR&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00580">580</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a1f6639380d59761cac4f97df90271e9a" name="a1f6639380d59761cac4f97df90271e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6639380d59761cac4f97df90271e9a">&#9670;&#160;</a></span>US_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TPR&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00576">576</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a591f252a22d153ccbaacd94b5b01a012" name="a591f252a22d153ccbaacd94b5b01a012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591f252a22d153ccbaacd94b5b01a012">&#9670;&#160;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TTGR&#160;&#160;&#160;( 40 )        /* Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00570">570</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a58ecb2b8aceae4d67b3dab97272ef8a1" name="a58ecb2b8aceae4d67b3dab97272ef8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ecb2b8aceae4d67b3dab97272ef8a1">&#9670;&#160;</a></span>VREG_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_MR&#160;&#160;&#160;( 0 )        /* Voltage Regulator <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00397">397</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a33bc6fc719a983f3cda4a15533225650" name="a33bc6fc719a983f3cda4a15533225650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bc6fc719a983f3cda4a15533225650">&#9670;&#160;</a></span>WDTC_WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDCR&#160;&#160;&#160;( 0 )           /* Watchdog Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00374">374</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a362479937f85f96a72d3bbbe9aab096c" name="a362479937f85f96a72d3bbbe9aab096c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362479937f85f96a72d3bbbe9aab096c">&#9670;&#160;</a></span>WDTC_WDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDMR&#160;&#160;&#160;( 4 )           /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00375">375</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
<a id="a847fb63add5080e605cedeb4c54f4e50" name="a847fb63add5080e605cedeb4c54f4e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847fb63add5080e605cedeb4c54f4e50">&#9670;&#160;</a></span>WDTC_WDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDSR&#160;&#160;&#160;( 8 )           /* Watchdog Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html#l00376">376</a> of file <a class="el" href="_a_t91_s_a_m7_x256__inc_8h_source.html">AT91SAM7X256_inc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_4a0bb1d3edd3cd3470ff45ba93d7cb46.html">pico_freertos</a></li><li class="navelem"><a href="dir_5270f1867b04849f6c4cddceb76c0650.html">FreeRTOS-Kernel</a></li><li class="navelem"><a href="dir_2901950e674b11bd625d37cd8c5cecca.html">portable</a></li><li class="navelem"><a href="dir_851539efac741596f3f7b2413a3fb940.html">IAR</a></li><li class="navelem"><a href="dir_23d02d717b0f5591dbb15a98275f82fc.html">AtmelSAM7S64</a></li><li class="navelem"><a href="_a_t91_s_a_m7_x256__inc_8h.html">AT91SAM7X256_inc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
