// Seed: 1135355842
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wor id_6
);
  assign id_5 = 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3
    , id_25,
    output wor id_4,
    output uwire id_5,
    output tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    output wor id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply0 id_18,
    output wand id_19,
    input tri id_20,
    output wand id_21,
    output tri1 id_22,
    input wand id_23
);
  wire id_26;
  assign id_4 = id_13 - id_1 > id_13 ? -1 : -1;
  module_0 modCall_1 (
      id_14,
      id_2,
      id_20,
      id_9,
      id_8,
      id_2,
      id_2
  );
  assign id_22 = 1;
  assign id_25[1 : 1<<1'h0] = id_26;
endmodule
