{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528294626749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528294626751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:17:06 2018 " "Processing started: Wed Jun  6 16:17:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528294626751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528294626751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528294626752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_85c_slow.vho /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_85c_slow.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294627573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_0c_slow.vho /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_0c_slow.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294627807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_min_1200mv_0c_fast.vho /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_min_1200mv_0c_fast.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control.vho /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_85c_vhd_slow.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_85c_vhd_slow.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_0c_vhd_slow.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_0c_vhd_slow.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_min_1200mv_0c_vhd_fast.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_min_1200mv_0c_vhd_fast.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_vhd.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/ simulation " "Generated file setup_control_vhd.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1528294628920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528294628981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:17:08 2018 " "Processing ended: Wed Jun  6 16:17:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528294628981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528294628981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528294628981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528294628981 ""}
