<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p152" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_152{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_152{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_152{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_152{left:69px;bottom:1084px;}
#t5_152{left:95px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t6_152{left:174px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_152{left:95px;bottom:1063px;}
#t8_152{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t9_152{left:121px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#ta_152{left:95px;bottom:1022px;}
#tb_152{left:121px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tc_152{left:121px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#td_152{left:95px;bottom:981px;}
#te_152{left:121px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tf_152{left:121px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#tg_152{left:95px;bottom:940px;}
#th_152{left:121px;bottom:940px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#ti_152{left:121px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#tj_152{left:95px;bottom:900px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tk_152{left:95px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_152{left:95px;bottom:866px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tm_152{left:95px;bottom:842px;}
#tn_152{left:121px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_152{left:121px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_152{left:95px;bottom:800px;}
#tq_152{left:121px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_152{left:95px;bottom:776px;}
#ts_152{left:121px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_152{left:95px;bottom:752px;}
#tu_152{left:121px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_152{left:95px;bottom:727px;}
#tw_152{left:121px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_152{left:95px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#ty_152{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_152{left:95px;bottom:663px;}
#t10_152{left:121px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_152{left:121px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_152{left:95px;bottom:622px;}
#t13_152{left:121px;bottom:622px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t14_152{left:121px;bottom:605px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t15_152{left:95px;bottom:580px;}
#t16_152{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t17_152{left:121px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_152{left:121px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t19_152{left:95px;bottom:522px;}
#t1a_152{left:121px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_152{left:121px;bottom:506px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#t1c_152{left:95px;bottom:481px;}
#t1d_152{left:121px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1e_152{left:121px;bottom:464px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1f_152{left:69px;bottom:440px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1g_152{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#t1h_152{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_152{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_152{left:69px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1k_152{left:69px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_152{left:69px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1m_152{left:69px;bottom:315px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t1n_152{left:69px;bottom:298px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1o_152{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1p_152{left:69px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1q_152{left:69px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1r_152{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_152{left:69px;bottom:199px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1t_152{left:69px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_152{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_152{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_152{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_152{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_152{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_152{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_152{font-size:14px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts152" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg152Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg152" style="-webkit-user-select: none;"><object width="935" height="1210" data="152/152.svg" type="image/svg+xml" id="pdf152" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_152" class="t s1_152">4-46 </span><span id="t2_152" class="t s1_152">Vol. 3A </span>
<span id="t3_152" class="t s2_152">PAGING </span>
<span id="t4_152" class="t s3_152">• </span><span id="t5_152" class="t s4_152">PDE cache</span><span id="t6_152" class="t s5_152">. The use of the PDE cache depends on the paging mode: </span>
<span id="t7_152" class="t s5_152">— </span><span id="t8_152" class="t s5_152">For 32-bit paging, each PDE-cache entry is referenced by a 10-bit value and is used for linear addresses for </span>
<span id="t9_152" class="t s5_152">which bits 31:22 have that value. </span>
<span id="ta_152" class="t s5_152">— </span><span id="tb_152" class="t s5_152">For PAE paging, each PDE-cache entry is referenced by an 11-bit value and is used for linear addresses for </span>
<span id="tc_152" class="t s5_152">which bits 31:21 have that value. </span>
<span id="td_152" class="t s5_152">— </span><span id="te_152" class="t s5_152">For 4-level paging, each PDE-cache entry is referenced by a 27-bit value and is used for linear addresses for </span>
<span id="tf_152" class="t s5_152">which bits 47:21 have that value. </span>
<span id="tg_152" class="t s5_152">— </span><span id="th_152" class="t s5_152">For 5-level paging, each PDE-cache entry is referenced by a 36-bit value and is used for linear addresses for </span>
<span id="ti_152" class="t s5_152">which bits 56:21 have that value. </span>
<span id="tj_152" class="t s5_152">A PDE-cache entry contains information from the PML5E, PML4E, PDPTE, and PDE used to translate the relevant </span>
<span id="tk_152" class="t s5_152">linear addresses (for 32-bit paging and PAE paging, only the PDE applies; for 4-level paging, the PML5E does </span>
<span id="tl_152" class="t s5_152">not apply): </span>
<span id="tm_152" class="t s5_152">— </span><span id="tn_152" class="t s5_152">The physical address from the PDE (the address of the page table). (No PDE-cache entry is created for a </span>
<span id="to_152" class="t s5_152">PDE that maps a page.) </span>
<span id="tp_152" class="t s5_152">— </span><span id="tq_152" class="t s5_152">The logical-AND of the R/W flags in the PML5E, PML4E, PDPTE, and PDE. </span>
<span id="tr_152" class="t s5_152">— </span><span id="ts_152" class="t s5_152">The logical-AND of the U/S flags in the PML5E, PML4E, PDPTE, and PDE. </span>
<span id="tt_152" class="t s5_152">— </span><span id="tu_152" class="t s5_152">The logical-OR of the XD flags in the PML5E, PML4E, PDPTE, and PDE. </span>
<span id="tv_152" class="t s5_152">— </span><span id="tw_152" class="t s5_152">The values of the PCD and PWT flags of the PDE. </span>
<span id="tx_152" class="t s5_152">The following items detail how a processor may use the PDE cache (references below to PML5Es, PML4Es, and </span>
<span id="ty_152" class="t s5_152">PDPTEs apply only to 4-level paging and to 5-level paging, as appropriate): </span>
<span id="tz_152" class="t s5_152">— </span><span id="t10_152" class="t s5_152">If the processor has a PDE-cache entry for a linear address, it may use that entry when translating the </span>
<span id="t11_152" class="t s5_152">linear address (instead of the PML5E, PML4E, PDPTE, and PDE in memory). </span>
<span id="t12_152" class="t s5_152">— </span><span id="t13_152" class="t s5_152">The processor does not create a PDE-cache entry unless the P flags are 1, the PS flags are 0, and the </span>
<span id="t14_152" class="t s5_152">reserved bits are 0 in the PML5E, PML4E, PDPTE, and PDE in memory. </span>
<span id="t15_152" class="t s5_152">— </span><span id="t16_152" class="t s5_152">The processor does not create a PDE-cache entry unless the accessed flag is 1 in the PML5E, PML4E, PDPTE, </span>
<span id="t17_152" class="t s5_152">and PDE in memory; before caching a translation, the processor sets any accessed flags that are not </span>
<span id="t18_152" class="t s5_152">already 1. </span>
<span id="t19_152" class="t s5_152">— </span><span id="t1a_152" class="t s5_152">The processor may create a PDE-cache entry even if there are no translations for any linear address that </span>
<span id="t1b_152" class="t s5_152">might use that entry. </span>
<span id="t1c_152" class="t s5_152">— </span><span id="t1d_152" class="t s5_152">If the processor creates a PDE-cache entry, the processor may retain it unmodified even if software subse- </span>
<span id="t1e_152" class="t s5_152">quently modifies the corresponding PML5E, PML4E, PDPTE, or PDE in memory. </span>
<span id="t1f_152" class="t s5_152">Information from a paging-structure entry can be included in entries in the paging-structure caches for other </span>
<span id="t1g_152" class="t s5_152">paging-structure entries referenced by the original entry. For example, if the R/W flag is 0 in a PML4E, then the R/W </span>
<span id="t1h_152" class="t s5_152">flag will be 0 in any PDPTE-cache entry for a PDPTE from the page-directory-pointer table referenced by that </span>
<span id="t1i_152" class="t s5_152">PML4E. This is because the R/W flag of each such PDPTE-cache entry is the logical-AND of the R/W flags in the </span>
<span id="t1j_152" class="t s5_152">appropriate PML4E and PDPTE. </span>
<span id="t1k_152" class="t s5_152">On processors that support HLAT paging (see Section 4.5.1), each entry in a paging-structure cache indicates </span>
<span id="t1l_152" class="t s5_152">whether the entry was cached during ordinary paging or HLAT paging. When the processor commences linear- </span>
<span id="t1m_152" class="t s5_152">address translation using ordinary paging (respectively, HLAT paging), it will use only entries that indicate that they </span>
<span id="t1n_152" class="t s5_152">were cached during ordinary paging (respectively, HLAT paging). </span>
<span id="t1o_152" class="t s5_152">Entries that were cached during HLAT paging also include the restart flag (bit 11) of the original paging-structure </span>
<span id="t1p_152" class="t s5_152">entry. When the processor commences HLAT paging using such an entry, it immediately restarts (using ordinary </span>
<span id="t1q_152" class="t s5_152">paging) if this cached restart flag is 1. </span>
<span id="t1r_152" class="t s5_152">The paging-structure caches contain information only from paging-structure entries that reference other paging </span>
<span id="t1s_152" class="t s5_152">structures (and not those that map pages). Because the G flag is not used in such paging-structure entries, the </span>
<span id="t1t_152" class="t s5_152">global-page feature does not affect the behavior of the paging-structure caches. </span>
<span id="t1u_152" class="t s5_152">The processor may create entries in paging-structure caches for translations required for prefetches and for </span>
<span id="t1v_152" class="t s5_152">accesses that are a result of speculative execution that would never actually occur in the executed code path. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
