

================================================================
== Vitis HLS Report for 'modp_montymul'
================================================================
* Date:           Mon Mar  4 11:09:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  33.863 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|       0|    244|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_32ns_62_1_1_U171  |mul_31ns_32ns_62_1_1  |        0|   3|  0|  20|    0|
    |mul_31s_31s_31_1_1_U170    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_32ns_32ns_63_1_1_U169  |mul_32ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   9|  0|  63|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln723_fu_96_p2      |         +|   0|  0|  70|          63|          63|
    |ap_return               |         +|   0|  0|  39|          32|          32|
    |d_fu_112_p2             |         -|   0|  0|  39|          32|          32|
    |and_ln724_fu_134_p2     |       and|   0|  0|  31|          31|          31|
    |select_ln724_fu_126_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 181|         159|         160|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  modp_montymul|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  modp_montymul|  return value|
|a          |   in|   32|     ap_none|              a|        scalar|
|b          |   in|   32|     ap_none|              b|        scalar|
|p          |   in|   32|     ap_none|              p|        scalar|
|p0i        |   in|   32|     ap_none|            p0i|        scalar|
+-----------+-----+-----+------------+---------------+--------------+

