MODULE main
VAR
  state : {s_A, s_B, s_C};

ASSIGN
  init(state) := s_A;
  next(state) := case
    state = s_A : s_B;
    state = s_B : s_C;
    state = s_C : s_A;
    TRUE : state;
  esac;

LTLSPEC G (state = s_A -> X state = s_B)
LTLSPEC G (state = s_A -> X state = s_C)
