Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Jul  9 21:31:13 2022
| Host         : Saturn running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SanbaCPU_control_sets_placed.rpt
| Design       : SanbaCPU
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              48 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|       Clock Signal      |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  r_vga_clk_BUFG         |                                  | vu/vga_ctrl/o_vga_hsync_i_1_n_0 |                1 |              1 |         1.00 |
|  r_vga_clk_BUFG         |                                  | vu/vga_ctrl/o_vga_vsync_i_1_n_0 |                1 |              1 |         1.00 |
|  vu/vga_ctrl/r_half_clk |                                  |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | vu/vga_ctrl/r_vcount_reg[1]_0[0] |                                 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG          | vu/vga_ctrl/r_hcount_reg[1]_0[0] |                                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG          |                                  |                                 |                3 |             10 |         3.33 |
|  r_vga_clk_BUFG         | vu/vga_ctrl/r_vcount             |                                 |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG          | vu/vga_ctrl/E[0]                 |                                 |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG          | r_we_reg_n_0                     |                                 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG          | vu/vga_ctrl/o_draw_en_reg_0[0]   |                                 |                3 |             13 |         4.33 |
|  r_vga_clk_BUFG         |                                  |                                 |                6 |             14 |         2.33 |
|  r_vga_clk_BUFG         |                                  | vu/vga_ctrl/o_x[9]_i_1_n_0      |                4 |             19 |         4.75 |
+-------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+


