Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 10 14:49:22 2022
| Host         : AndysLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainpt2_timing_summary_routed.rpt -pb mainpt2_timing_summary_routed.pb -rpx mainpt2_timing_summary_routed.rpx -warn_on_violation
| Design       : mainpt2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     58          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: Code_in[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Code_in[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Code_in[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Code_in[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Code_in[4] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: db/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: refresh_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: refresh_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  133          inf        0.000                      0                  133           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.993ns  (logic 3.639ns (30.344%)  route 8.354ns (69.656%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.193 r  B0_reg[7]_i_20/CO[2]
                         net (fo=2, routed)           0.812     6.005    B0_reg[7]_i_20_n_1
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.343     6.348 f  A0[6]_i_32/O
                         net (fo=2, routed)           0.831     7.179    A0[6]_i_32_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.327     7.506 r  A0[6]_i_24/O
                         net (fo=2, routed)           0.797     8.303    A0[6]_i_24_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.427 r  A0[6]_i_28/O
                         net (fo=1, routed)           0.000     8.427    A0[6]_i_28_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.977 r  A0_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.977    A0_reg[6]_i_18_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.199 r  A0_reg[7]_i_14/O[0]
                         net (fo=1, routed)           0.662     9.861    data9[7]
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.160 f  A0[7]_i_9/O
                         net (fo=1, routed)           0.782    10.942    A0[7]_i_9_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.066 f  A0[7]_i_5/O
                         net (fo=1, routed)           0.802    11.869    A0[7]_i_5_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I3_O)        0.124    11.993 r  A0[7]_i_2/O
                         net (fo=1, routed)           0.000    11.993    A0[7]_i_2_n_0
    SLICE_X62Y9          FDRE                                         r  A0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.805ns  (logic 3.831ns (32.452%)  route 7.974ns (67.548%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.193 r  B0_reg[7]_i_20/CO[2]
                         net (fo=2, routed)           0.812     6.005    B0_reg[7]_i_20_n_1
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.343     6.348 f  A0[6]_i_32/O
                         net (fo=2, routed)           0.831     7.179    A0[6]_i_32_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.327     7.506 r  A0[6]_i_24/O
                         net (fo=2, routed)           0.797     8.303    A0[6]_i_24_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.427 r  A0[6]_i_28/O
                         net (fo=1, routed)           0.000     8.427    A0[6]_i_28_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.007 r  A0_reg[6]_i_18/O[2]
                         net (fo=1, routed)           0.669     9.676    data9[5]
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.302     9.978 f  A0[5]_i_13/O
                         net (fo=1, routed)           0.000     9.978    A0[5]_i_13_n_0
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214    10.192 f  A0_reg[5]_i_7/O
                         net (fo=1, routed)           0.729    10.921    A0_reg[5]_i_7_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.297    11.218 r  A0[5]_i_3/O
                         net (fo=1, routed)           0.469    11.687    A0[5]_i_3_n_0
    SLICE_X61Y11         LUT3 (Prop_lut3_I2_O)        0.118    11.805 r  A0[5]_i_1/O
                         net (fo=1, routed)           0.000    11.805    A0[5]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  A0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.573ns  (logic 3.580ns (30.934%)  route 7.993ns (69.066%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.187 r  B0_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.904     6.091    B0_reg[7]_i_20_n_7
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.327     6.418 r  B0[7]_i_15/O
                         net (fo=2, routed)           0.169     6.587    B0[7]_i_15_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326     6.913 r  B0[7]_i_6/O
                         net (fo=2, routed)           1.285     8.199    B0[7]_i_6_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  B0[7]_i_10/O
                         net (fo=1, routed)           0.000     8.323    B0[7]_i_10_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.721 r  B0_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.721    B0_reg[7]_i_3_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  A0_reg[6]_i_18/O[1]
                         net (fo=1, routed)           0.799     9.853    data9[4]
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.156 f  A0[4]_i_6/O
                         net (fo=1, routed)           0.292    10.449    A0[4]_i_6_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.573 r  A0[4]_i_3/O
                         net (fo=1, routed)           0.877    11.449    A0[4]_i_3_n_0
    SLICE_X61Y11         LUT3 (Prop_lut3_I2_O)        0.124    11.573 r  A0[4]_i_1/O
                         net (fo=1, routed)           0.000    11.573    A0[4]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  A0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 3.514ns (31.047%)  route 7.804ns (68.953%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.193 r  B0_reg[7]_i_20/CO[2]
                         net (fo=2, routed)           0.812     6.005    B0_reg[7]_i_20_n_1
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.343     6.348 f  A0[6]_i_32/O
                         net (fo=2, routed)           0.831     7.179    A0[6]_i_32_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.327     7.506 r  A0[6]_i_24/O
                         net (fo=2, routed)           0.797     8.303    A0[6]_i_24_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.427 r  A0[6]_i_28/O
                         net (fo=1, routed)           0.000     8.427    A0[6]_i_28_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.067 r  A0_reg[6]_i_18/O[3]
                         net (fo=1, routed)           0.816     9.883    data9[6]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.306    10.189 f  A0[6]_i_8/O
                         net (fo=1, routed)           0.575    10.764    A0[6]_i_8_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.888 f  A0[6]_i_4/O
                         net (fo=1, routed)           0.306    11.194    A0[6]_i_4_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.318 r  A0[6]_i_1/O
                         net (fo=1, routed)           0.000    11.318    A0[6]_i_1_n_0
    SLICE_X62Y11         FDRE                                         r  A0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 3.588ns (32.223%)  route 7.547ns (67.777%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.187 r  B0_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.904     6.091    B0_reg[7]_i_20_n_7
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.327     6.418 r  B0[7]_i_15/O
                         net (fo=2, routed)           0.169     6.587    B0[7]_i_15_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326     6.913 r  B0[7]_i_6/O
                         net (fo=2, routed)           1.285     8.199    B0[7]_i_6_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  B0[7]_i_10/O
                         net (fo=1, routed)           0.000     8.323    B0[7]_i_10_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.721 r  B0_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.721    B0_reg[7]_i_3_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.943 r  A0_reg[6]_i_18/O[0]
                         net (fo=1, routed)           0.590     9.532    data9[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.299     9.831 r  A0[3]_i_16/O
                         net (fo=1, routed)           0.448    10.279    A0[3]_i_16_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.403 f  A0[3]_i_7/O
                         net (fo=1, routed)           0.322    10.725    A0[3]_i_7_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.849 f  A0[3]_i_4/O
                         net (fo=1, routed)           0.162    11.011    A0[3]_i_4_n_0
    SLICE_X62Y10         LUT4 (Prop_lut4_I3_O)        0.124    11.135 r  A0[3]_i_1/O
                         net (fo=1, routed)           0.000    11.135    A0[3]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  A0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 3.203ns (29.406%)  route 7.689ns (70.594%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.187 r  B0_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.904     6.091    B0_reg[7]_i_20_n_7
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.327     6.418 r  B0[7]_i_15/O
                         net (fo=2, routed)           0.169     6.587    B0[7]_i_15_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326     6.913 r  B0[7]_i_6/O
                         net (fo=2, routed)           1.285     8.199    B0[7]_i_6_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  B0[7]_i_10/O
                         net (fo=1, routed)           0.000     8.323    B0[7]_i_10_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.675 r  B0_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.545     9.220    data9[2]
    SLICE_X61Y9          LUT6 (Prop_lut6_I1_O)        0.306     9.526 f  A0[2]_i_7/O
                         net (fo=1, routed)           0.306     9.832    A0[2]_i_7_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.956 f  A0[2]_i_4/O
                         net (fo=1, routed)           0.812    10.768    A0[2]_i_4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.124    10.892 r  A0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.892    A0[2]_i_1_n_0
    SLICE_X64Y9          FDRE                                         r  A0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 2.971ns (28.663%)  route 7.394ns (71.337%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.187 r  B0_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.904     6.091    B0_reg[7]_i_20_n_7
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.327     6.418 r  B0[7]_i_15/O
                         net (fo=2, routed)           0.169     6.587    B0[7]_i_15_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326     6.913 r  B0[7]_i_6/O
                         net (fo=2, routed)           1.285     8.199    B0[7]_i_6_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  B0[7]_i_10/O
                         net (fo=1, routed)           0.000     8.323    B0[7]_i_10_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.571 r  B0_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.563     9.133    data9[1]
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.302     9.435 r  A0[1]_i_3/O
                         net (fo=1, routed)           0.806    10.241    A0[1]_i_3_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124    10.365 r  A0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.365    A0[1]_i_1_n_0
    SLICE_X63Y12         FDRE                                         r  A0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A0_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.258ns  (logic 3.075ns (29.978%)  route 7.183ns (70.022%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.965 r  B0_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.965    B0_reg[6]_i_4_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.187 r  B0_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.904     6.091    B0_reg[7]_i_20_n_7
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.327     6.418 r  B0[7]_i_15/O
                         net (fo=2, routed)           0.448     6.866    B0[7]_i_15_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.326     7.192 r  B0[7]_i_7/O
                         net (fo=2, routed)           0.396     7.589    B0[7]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     7.713 r  B0[7]_i_11/O
                         net (fo=1, routed)           0.000     7.713    B0[7]_i_11_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.940 r  B0_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.451     8.390    data9[0]
    SLICE_X64Y11         LUT6 (Prop_lut6_I2_O)        0.303     8.693 f  A0[0]_i_4/O
                         net (fo=1, routed)           0.660     9.354    A0[0]_i_4_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.478 f  A0[0]_i_2/O
                         net (fo=1, routed)           0.656    10.134    A0[0]_i_2_n_0
    SLICE_X65Y10         LUT3 (Prop_lut3_I0_O)        0.124    10.258 r  A0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.258    A0[0]_i_1_n_0
    SLICE_X65Y10         FDRE                                         r  A0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B0_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 2.376ns (26.260%)  route 6.672ns (73.740%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE                         0.000     0.000 r  B0_reg[0]/C
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  B0_reg[0]/Q
                         net (fo=75, routed)          2.867     3.385    B0_reg_n_0_[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.509 r  B0[6]_i_20/O
                         net (fo=1, routed)           0.800     4.309    B0[6]_i_20_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  B0[6]_i_16/O
                         net (fo=1, routed)           0.000     4.433    B0[6]_i_16_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.039 r  B0_reg[6]_i_4/O[3]
                         net (fo=2, routed)           1.195     6.235    B0_reg[6]_i_4_n_4
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.306     6.541 r  B0[7]_i_8/O
                         net (fo=2, routed)           0.798     7.339    B0[7]_i_8_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124     7.463 r  B0[7]_i_12/O
                         net (fo=1, routed)           0.000     7.463    B0[7]_i_12_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.710 r  B0_reg[7]_i_3/O[0]
                         net (fo=1, routed)           1.011     8.721    B0_reg[7]_i_3_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.327     9.048 r  B0[7]_i_2/O
                         net (fo=1, routed)           0.000     9.048    p_1_in[7]
    SLICE_X60Y10         FDRE                                         r  B0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_out_reg/G
                            (positive level-sensitive latch)
  Destination:            sign_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.080ns (52.995%)  route 3.619ns (47.005%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  sign_out_reg/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sign_out_reg/Q
                         net (fo=1, routed)           3.619     4.178    sign_out_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.700 r  sign_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.700    sign_out
    L1                                                                r  sign_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE                         0.000     0.000 r  db/flipflops_reg[1]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  db/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.074     0.222    db/p_0_in
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.098     0.320 r  db/result_i_1/O
                         net (fo=1, routed)           0.000     0.320    db/result_i_1_n_0
    SLICE_X52Y13         FDRE                                         r  db/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE                         0.000     0.000 r  db/count_reg[3]/C
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    db/count_reg_n_0_[3]
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  db/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.357    db/count_reg[0]_i_3_n_4
    SLICE_X53Y12         FDRE                                         r  db/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE                         0.000     0.000 r  db/count_reg[4]/C
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    db/count_reg_n_0_[4]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  db/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    db/count_reg[4]_i_1_n_7
    SLICE_X53Y13         FDRE                                         r  db/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE                         0.000     0.000 r  db/count_reg[2]/C
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    db/count_reg_n_0_[2]
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  db/count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.361    db/count_reg[0]_i_3_n_5
    SLICE_X53Y12         FDRE                                         r  db/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  db/count_reg[15]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    db/count_reg[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  db/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    db/count_reg[12]_i_1_n_4
    SLICE_X53Y15         FDRE                                         r  db/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  db/count_reg[11]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    db/count_reg[11]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  db/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    db/count_reg[8]_i_1_n_4
    SLICE_X53Y14         FDRE                                         r  db/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE                         0.000     0.000 r  db/count_reg[7]/C
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    db/count_reg[7]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  db/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    db/count_reg[4]_i_1_n_4
    SLICE_X53Y13         FDRE                                         r  db/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  db/count_reg[8]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[8]/Q
                         net (fo=2, routed)           0.114     0.255    db/count_reg[8]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  db/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    db/count_reg[8]_i_1_n_7
    SLICE_X53Y14         FDRE                                         r  db/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  db/count_reg[10]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[10]/Q
                         net (fo=2, routed)           0.121     0.262    db/count_reg[10]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  db/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    db/count_reg[8]_i_1_n_5
    SLICE_X53Y14         FDRE                                         r  db/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  db/count_reg[14]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/count_reg[14]/Q
                         net (fo=2, routed)           0.121     0.262    db/count_reg[14]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  db/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    db/count_reg[12]_i_1_n_5
    SLICE_X53Y15         FDRE                                         r  db/count_reg[14]/D
  -------------------------------------------------------------------    -------------------





