FIRRTL version 1.2.0
circuit DataWidthValidFramer :
  module DataWidthValidFramer : @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 132:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 132:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 132:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    input io_in_bits : UInt<4> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    input io_out_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_data : UInt<16> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]
    output io_out_bits_valid_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 134:14]

    reg currentState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 142:37]
    reg inSliceCounter : UInt<2>, clock with :
      reset => (UInt<1>("h0"), inSliceCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 165:31]
    reg inData_0_data : UInt<4>, clock with :
      reset => (UInt<1>("h0"), inData_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_0_valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_0_valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_0_valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_0_valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_1_data : UInt<4>, clock with :
      reset => (UInt<1>("h0"), inData_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_1_valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_1_valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_1_valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_1_valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_2_data : UInt<4>, clock with :
      reset => (UInt<1>("h0"), inData_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_2_valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_2_valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_2_valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_2_valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_3_data : UInt<4>, clock with :
      reset => (UInt<1>("h0"), inData_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_3_valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_3_valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_3_valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    reg inData_3_valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inData_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:12]
    node _T = eq(reset, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 181:9]
    node _T_1 = eq(currentState, UInt<1>("h0"))
    node _GEN_0 = mux(_T_1, UInt<6>("h20"), UInt<6>("h3f"))
    node _GEN_1 = mux(_T_1, UInt<7>("h49"), UInt<6>("h3f"))
    node _GEN_2 = mux(_T_1, UInt<7>("h44"), UInt<6>("h3f"))
    node _GEN_3 = mux(_T_1, UInt<7>("h4c"), UInt<6>("h3f"))
    node _GEN_4 = mux(_T_1, UInt<7>("h45"), UInt<6>("h3f"))
    node _T_2 = eq(currentState, UInt<1>("h1"))
    node _GEN_5 = mux(_T_2, UInt<7>("h43"), _GEN_0)
    node _GEN_6 = mux(_T_2, UInt<7>("h4f"), _GEN_0)
    node _GEN_7 = mux(_T_2, UInt<7>("h4c"), _GEN_0)
    node _GEN_8 = mux(_T_2, UInt<7>("h4c"), _GEN_1)
    node _GEN_9 = mux(_T_2, UInt<7>("h45"), _GEN_2)
    node _GEN_10 = mux(_T_2, UInt<7>("h43"), _GEN_3)
    node _GEN_11 = mux(_T_2, UInt<7>("h54"), _GEN_4)
    node _T_3 = eq(currentState, UInt<2>("h2"))
    node _GEN_12 = mux(_T_3, UInt<6>("h20"), _GEN_5)
    node _GEN_13 = mux(_T_3, UInt<6>("h20"), _GEN_6)
    node _GEN_14 = mux(_T_3, UInt<6>("h20"), _GEN_7)
    node _GEN_15 = mux(_T_3, UInt<7>("h46"), _GEN_8)
    node _GEN_16 = mux(_T_3, UInt<7>("h55"), _GEN_9)
    node _GEN_17 = mux(_T_3, UInt<7>("h4c"), _GEN_10)
    node _GEN_18 = mux(_T_3, UInt<7>("h4c"), _GEN_11)
    node _T_4 = eq(reset, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 182:9]
    node _T_5 = eq(reset, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 183:9]
    node _T_27 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_28 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_29 = eq(_T_27, _T_28) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_33 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_34 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_35 = eq(_T_33, _T_34) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_36 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node newData_1_data = io_in_bits @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 212:27 213:22]
    node _inDataWire_inSliceCounter_data = newData_1_data @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 218:{36,36}]
    node _GEN_70 = mux(eq(UInt<1>("h1"), inSliceCounter), _inDataWire_inSliceCounter_data, inData_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_92 = mux(_T_36, _GEN_70, inData_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_180 = mux(_T_35, _GEN_92, inData_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_250 = mux(_T_29, inData_1_data, _GEN_180) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_1_data = _GEN_250 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _io_out_bits_data_WIRE_1 = inDataWire_1_data @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:{30,30}]
    node _T_30 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node newData_data = io_in_bits @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 192:27 193:22]
    node _GEN_41 = mux(_T_30, newData_data, inData_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 191:24 198:23]
    node _GEN_69 = mux(eq(UInt<1>("h0"), inSliceCounter), _inDataWire_inSliceCounter_data, inData_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_91 = mux(_T_36, _GEN_69, inData_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_179 = mux(_T_35, _GEN_91, inData_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_222 = mux(_T_29, _GEN_41, _GEN_179) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node inDataWire_0_data = _GEN_222 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _io_out_bits_data_WIRE_0 = inDataWire_0_data @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:{30,30}]
    node io_out_bits_data_lo = cat(_io_out_bits_data_WIRE_1, _io_out_bits_data_WIRE_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:55]
    node _GEN_72 = mux(eq(UInt<2>("h3"), inSliceCounter), _inDataWire_inSliceCounter_data, inData_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_94 = mux(_T_36, _GEN_72, inData_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_182 = mux(_T_35, _GEN_94, inData_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_252 = mux(_T_29, inData_3_data, _GEN_182) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_3_data = _GEN_252 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _io_out_bits_data_WIRE_3 = inDataWire_3_data @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:{30,30}]
    node _GEN_71 = mux(eq(UInt<2>("h2"), inSliceCounter), _inDataWire_inSliceCounter_data, inData_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_93 = mux(_T_36, _GEN_71, inData_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_181 = mux(_T_35, _GEN_93, inData_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_251 = mux(_T_29, inData_2_data, _GEN_181) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_2_data = _GEN_251 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _io_out_bits_data_WIRE_2 = inDataWire_2_data @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:{30,30}]
    node io_out_bits_data_hi = cat(_io_out_bits_data_WIRE_3, _io_out_bits_data_WIRE_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:55]
    node _io_out_bits_data_T = cat(io_out_bits_data_hi, io_out_bits_data_lo) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:55]
    node newData_valid_1 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 192:27 194:23]
    node _GEN_43 = mux(_T_30, newData_valid_1, inData_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 191:24 198:23]
    node newData_1_valid_1 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 212:27 214:23]
    node _inDataWire_inSliceCounter_valid_1 = newData_1_valid_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 218:{36,36}]
    node _GEN_77 = mux(eq(UInt<1>("h0"), inSliceCounter), _inDataWire_inSliceCounter_valid_1, inData_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_99 = mux(_T_36, _GEN_77, inData_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_187 = mux(_T_35, _GEN_99, inData_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_224 = mux(_T_29, _GEN_43, _GEN_187) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node inDataWire_0_valid_1 = _GEN_224 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__0_1 = inDataWire_0_valid_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node newData_valid_0 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 192:27 194:23]
    node _GEN_42 = mux(_T_30, newData_valid_0, inData_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 191:24 198:23]
    node newData_1_valid_0 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 212:27 214:23]
    node _inDataWire_inSliceCounter_valid_0 = newData_1_valid_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 218:{36,36}]
    node _GEN_73 = mux(eq(UInt<1>("h0"), inSliceCounter), _inDataWire_inSliceCounter_valid_0, inData_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_95 = mux(_T_36, _GEN_73, inData_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_183 = mux(_T_35, _GEN_95, inData_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_223 = mux(_T_29, _GEN_42, _GEN_183) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node inDataWire_0_valid_0 = _GEN_223 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__0_0 = inDataWire_0_valid_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node lo = cat(_WIRE__0_1, _WIRE__0_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node newData_valid_3 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 192:27 194:23]
    node _GEN_45 = mux(_T_30, newData_valid_3, inData_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 191:24 198:23]
    node newData_1_valid_3 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 212:27 214:23]
    node _inDataWire_inSliceCounter_valid_3 = newData_1_valid_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 218:{36,36}]
    node _GEN_85 = mux(eq(UInt<1>("h0"), inSliceCounter), _inDataWire_inSliceCounter_valid_3, inData_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_107 = mux(_T_36, _GEN_85, inData_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_195 = mux(_T_35, _GEN_107, inData_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_226 = mux(_T_29, _GEN_45, _GEN_195) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node inDataWire_0_valid_3 = _GEN_226 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__0_3 = inDataWire_0_valid_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node newData_valid_2 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 192:27 194:23]
    node _GEN_44 = mux(_T_30, newData_valid_2, inData_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 191:24 198:23]
    node newData_1_valid_2 = UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 212:27 214:23]
    node _inDataWire_inSliceCounter_valid_2 = newData_1_valid_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 218:{36,36}]
    node _GEN_81 = mux(eq(UInt<1>("h0"), inSliceCounter), _inDataWire_inSliceCounter_valid_2, inData_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_103 = mux(_T_36, _GEN_81, inData_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_191 = mux(_T_35, _GEN_103, inData_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_225 = mux(_T_29, _GEN_44, _GEN_191) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node inDataWire_0_valid_2 = _GEN_225 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__0_2 = inDataWire_0_valid_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node hi = cat(_WIRE__0_3, _WIRE__0_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_6 = cat(hi, lo) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_78 = mux(eq(UInt<1>("h1"), inSliceCounter), _inDataWire_inSliceCounter_valid_1, inData_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_100 = mux(_T_36, _GEN_78, inData_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_188 = mux(_T_35, _GEN_100, inData_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_256 = mux(_T_29, inData_1_valid_1, _GEN_188) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_1_valid_1 = _GEN_256 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__1_1 = inDataWire_1_valid_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_74 = mux(eq(UInt<1>("h1"), inSliceCounter), _inDataWire_inSliceCounter_valid_0, inData_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_96 = mux(_T_36, _GEN_74, inData_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_184 = mux(_T_35, _GEN_96, inData_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_253 = mux(_T_29, inData_1_valid_0, _GEN_184) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_1_valid_0 = _GEN_253 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__1_0 = inDataWire_1_valid_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node lo_1 = cat(_WIRE__1_1, _WIRE__1_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_86 = mux(eq(UInt<1>("h1"), inSliceCounter), _inDataWire_inSliceCounter_valid_3, inData_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_108 = mux(_T_36, _GEN_86, inData_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_196 = mux(_T_35, _GEN_108, inData_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_262 = mux(_T_29, inData_1_valid_3, _GEN_196) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_1_valid_3 = _GEN_262 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__1_3 = inDataWire_1_valid_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_82 = mux(eq(UInt<1>("h1"), inSliceCounter), _inDataWire_inSliceCounter_valid_2, inData_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_104 = mux(_T_36, _GEN_82, inData_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_192 = mux(_T_35, _GEN_104, inData_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_259 = mux(_T_29, inData_1_valid_2, _GEN_192) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_1_valid_2 = _GEN_259 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__1_2 = inDataWire_1_valid_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node hi_1 = cat(_WIRE__1_3, _WIRE__1_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_7 = cat(hi_1, lo_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_79 = mux(eq(UInt<2>("h2"), inSliceCounter), _inDataWire_inSliceCounter_valid_1, inData_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_101 = mux(_T_36, _GEN_79, inData_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_189 = mux(_T_35, _GEN_101, inData_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_257 = mux(_T_29, inData_2_valid_1, _GEN_189) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_2_valid_1 = _GEN_257 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__2_1 = inDataWire_2_valid_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_75 = mux(eq(UInt<2>("h2"), inSliceCounter), _inDataWire_inSliceCounter_valid_0, inData_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_97 = mux(_T_36, _GEN_75, inData_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_185 = mux(_T_35, _GEN_97, inData_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_254 = mux(_T_29, inData_2_valid_0, _GEN_185) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_2_valid_0 = _GEN_254 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__2_0 = inDataWire_2_valid_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node lo_2 = cat(_WIRE__2_1, _WIRE__2_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_87 = mux(eq(UInt<2>("h2"), inSliceCounter), _inDataWire_inSliceCounter_valid_3, inData_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_109 = mux(_T_36, _GEN_87, inData_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_197 = mux(_T_35, _GEN_109, inData_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_263 = mux(_T_29, inData_2_valid_3, _GEN_197) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_2_valid_3 = _GEN_263 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__2_3 = inDataWire_2_valid_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_83 = mux(eq(UInt<2>("h2"), inSliceCounter), _inDataWire_inSliceCounter_valid_2, inData_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_105 = mux(_T_36, _GEN_83, inData_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_193 = mux(_T_35, _GEN_105, inData_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_260 = mux(_T_29, inData_2_valid_2, _GEN_193) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_2_valid_2 = _GEN_260 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__2_2 = inDataWire_2_valid_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node hi_2 = cat(_WIRE__2_3, _WIRE__2_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_8 = cat(hi_2, lo_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_80 = mux(eq(UInt<2>("h3"), inSliceCounter), _inDataWire_inSliceCounter_valid_1, inData_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_102 = mux(_T_36, _GEN_80, inData_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_190 = mux(_T_35, _GEN_102, inData_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_258 = mux(_T_29, inData_3_valid_1, _GEN_190) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_3_valid_1 = _GEN_258 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__3_1 = inDataWire_3_valid_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_76 = mux(eq(UInt<2>("h3"), inSliceCounter), _inDataWire_inSliceCounter_valid_0, inData_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_98 = mux(_T_36, _GEN_76, inData_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_186 = mux(_T_35, _GEN_98, inData_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_255 = mux(_T_29, inData_3_valid_0, _GEN_186) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_3_valid_0 = _GEN_255 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__3_0 = inDataWire_3_valid_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node lo_3 = cat(_WIRE__3_1, _WIRE__3_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _GEN_88 = mux(eq(UInt<2>("h3"), inSliceCounter), _inDataWire_inSliceCounter_valid_3, inData_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_110 = mux(_T_36, _GEN_88, inData_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_198 = mux(_T_35, _GEN_110, inData_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_264 = mux(_T_29, inData_3_valid_3, _GEN_198) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_3_valid_3 = _GEN_264 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__3_3 = inDataWire_3_valid_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node _GEN_84 = mux(eq(UInt<2>("h3"), inSliceCounter), _inDataWire_inSliceCounter_valid_2, inData_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 218:{36,36}]
    node _GEN_106 = mux(_T_36, _GEN_84, inData_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 211:24]
    node _GEN_194 = mux(_T_35, _GEN_106, inData_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node _GEN_261 = mux(_T_29, inData_3_valid_2, _GEN_194) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 178:14 188:24]
    node inDataWire_3_valid_2 = _GEN_261 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 171:32]
    node _WIRE__3_2 = inDataWire_3_valid_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:{31,31}]
    node hi_3 = cat(_WIRE__3_3, _WIRE__3_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_9 = cat(hi_3, lo_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node lo_4 = cat(_T_7, _T_6) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node hi_4 = cat(_T_9, _T_8) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_10 = cat(hi_4, lo_4) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _WIRE_2 = _T_10 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _T_11 = bits(_WIRE_2, 0, 0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_12 = bits(_WIRE_2, 1, 1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_13 = bits(_WIRE_2, 2, 2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_14 = bits(_WIRE_2, 3, 3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_15 = bits(_WIRE_2, 4, 4) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_16 = bits(_WIRE_2, 5, 5) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_17 = bits(_WIRE_2, 6, 6) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_18 = bits(_WIRE_2, 7, 7) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_19 = bits(_WIRE_2, 8, 8) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_20 = bits(_WIRE_2, 9, 9) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_21 = bits(_WIRE_2, 10, 10) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_22 = bits(_WIRE_2, 11, 11) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_23 = bits(_WIRE_2, 12, 12) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_24 = bits(_WIRE_2, 13, 13) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_25 = bits(_WIRE_2, 14, 14) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_26 = bits(_WIRE_2, 15, 15) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:14]
    node _T_31 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 200:14]
    node _GEN_19 = mux(_T_32, UInt<1>("h1"), inSliceCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 200:28 201:26 165:31]
    node _GEN_20 = mux(_T_32, UInt<1>("h1"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 200:28 202:24 142:37]
    node _WIRE_3_0_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_21 = mux(_T_32, inDataWire_0_data, _WIRE_3_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_0_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_22 = mux(_T_32, inDataWire_0_valid_0, _WIRE_3_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_0_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_23 = mux(_T_32, inDataWire_0_valid_1, _WIRE_3_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_0_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_24 = mux(_T_32, inDataWire_0_valid_2, _WIRE_3_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_0_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_25 = mux(_T_32, inDataWire_0_valid_3, _WIRE_3_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_1_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_26 = mux(_T_32, inDataWire_1_data, _WIRE_3_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_1_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_27 = mux(_T_32, inDataWire_1_valid_0, _WIRE_3_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_1_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_28 = mux(_T_32, inDataWire_1_valid_1, _WIRE_3_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_1_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_29 = mux(_T_32, inDataWire_1_valid_2, _WIRE_3_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_1_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_30 = mux(_T_32, inDataWire_1_valid_3, _WIRE_3_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_2_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_31 = mux(_T_32, inDataWire_2_data, _WIRE_3_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_2_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_32 = mux(_T_32, inDataWire_2_valid_0, _WIRE_3_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_2_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_33 = mux(_T_32, inDataWire_2_valid_1, _WIRE_3_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_2_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_34 = mux(_T_32, inDataWire_2_valid_2, _WIRE_3_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_2_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_35 = mux(_T_32, inDataWire_2_valid_3, _WIRE_3_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_3_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_36 = mux(_T_32, inDataWire_3_data, _WIRE_3_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_3_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_37 = mux(_T_32, inDataWire_3_valid_0, _WIRE_3_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_3_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_38 = mux(_T_32, inDataWire_3_valid_1, _WIRE_3_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_3_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_39 = mux(_T_32, inDataWire_3_valid_2, _WIRE_3_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _WIRE_3_3_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 204:{28,28}]
    node _GEN_40 = mux(_T_32, inDataWire_3_valid_3, _WIRE_3_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 200:28 204:18]
    node _GEN_46 = mux(_T_30, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 191:24 199:22 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_47 = mux(_T_30, _GEN_19, inSliceCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 191:24 165:31]
    node _GEN_48 = mux(_T_30, _GEN_20, currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 191:24 142:37]
    node _GEN_49 = mux(_T_30, _GEN_21, inDataWire_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_50 = mux(_T_30, _GEN_22, inDataWire_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_51 = mux(_T_30, _GEN_23, inDataWire_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_52 = mux(_T_30, _GEN_24, inDataWire_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_53 = mux(_T_30, _GEN_25, inDataWire_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_54 = mux(_T_30, _GEN_26, inDataWire_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_55 = mux(_T_30, _GEN_27, inDataWire_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_56 = mux(_T_30, _GEN_28, inDataWire_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_57 = mux(_T_30, _GEN_29, inDataWire_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_58 = mux(_T_30, _GEN_30, inDataWire_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_59 = mux(_T_30, _GEN_31, inDataWire_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_60 = mux(_T_30, _GEN_32, inDataWire_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_61 = mux(_T_30, _GEN_33, inDataWire_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_62 = mux(_T_30, _GEN_34, inDataWire_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_63 = mux(_T_30, _GEN_35, inDataWire_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_64 = mux(_T_30, _GEN_36, inDataWire_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_65 = mux(_T_30, _GEN_37, inDataWire_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_66 = mux(_T_30, _GEN_38, inDataWire_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_67 = mux(_T_30, _GEN_39, inDataWire_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _GEN_68 = mux(_T_30, _GEN_40, inDataWire_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 191:24]
    node _inSliceCounter_T = add(inSliceCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 219:42]
    node _inSliceCounter_T_1 = tail(_inSliceCounter_T, 1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 219:42]
    node _T_37 = eq(inSliceCounter, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 220:29]
    node _GEN_89 = mux(_T_37, UInt<1>("h0"), _inSliceCounter_T_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 219:24 220:48 221:26]
    node _GEN_90 = mux(_T_37, UInt<2>("h2"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 220:48 222:24 142:37]
    node _GEN_111 = mux(_T_36, _GEN_89, inSliceCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 211:24 165:31]
    node _GEN_112 = mux(_T_36, _GEN_90, currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 211:24 142:37]
    node _T_38 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _WIRE_4_0_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_113 = mux(_T_38, _WIRE_4_0_data, inDataWire_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_0_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_114 = mux(_T_38, _WIRE_4_0_valid_0, inDataWire_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_0_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_115 = mux(_T_38, _WIRE_4_0_valid_1, inDataWire_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_0_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_116 = mux(_T_38, _WIRE_4_0_valid_2, inDataWire_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_0_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_117 = mux(_T_38, _WIRE_4_0_valid_3, inDataWire_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_1_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_118 = mux(_T_38, _WIRE_4_1_data, inDataWire_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_1_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_119 = mux(_T_38, _WIRE_4_1_valid_0, inDataWire_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_1_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_120 = mux(_T_38, _WIRE_4_1_valid_1, inDataWire_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_1_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_121 = mux(_T_38, _WIRE_4_1_valid_2, inDataWire_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_1_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_122 = mux(_T_38, _WIRE_4_1_valid_3, inDataWire_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_2_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_123 = mux(_T_38, _WIRE_4_2_data, inDataWire_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_2_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_124 = mux(_T_38, _WIRE_4_2_valid_0, inDataWire_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_2_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_125 = mux(_T_38, _WIRE_4_2_valid_1, inDataWire_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_2_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_126 = mux(_T_38, _WIRE_4_2_valid_2, inDataWire_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_2_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_127 = mux(_T_38, _WIRE_4_2_valid_3, inDataWire_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_3_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_128 = mux(_T_38, _WIRE_4_3_data, inDataWire_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_3_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_129 = mux(_T_38, _WIRE_4_3_valid_0, inDataWire_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_3_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_130 = mux(_T_38, _WIRE_4_3_valid_1, inDataWire_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_3_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_131 = mux(_T_38, _WIRE_4_3_valid_2, inDataWire_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _WIRE_4_3_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 226:{26,26}]
    node _GEN_132 = mux(_T_38, _WIRE_4_3_valid_3, inDataWire_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 225:25 226:16]
    node _GEN_133 = mux(_T_38, UInt<1>("h0"), _GEN_112) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 225:25 227:22]
    node _T_39 = eq(reset, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 229:13]
    node _T_40 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_41 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_42 = eq(_T_40, _T_41) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _T_43 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _WIRE_5_0_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_134 = mux(_T_43, _WIRE_5_0_data, inDataWire_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_0_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_135 = mux(_T_43, _WIRE_5_0_valid_0, inDataWire_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_0_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_136 = mux(_T_43, _WIRE_5_0_valid_1, inDataWire_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_0_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_137 = mux(_T_43, _WIRE_5_0_valid_2, inDataWire_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_0_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_138 = mux(_T_43, _WIRE_5_0_valid_3, inDataWire_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_1_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_139 = mux(_T_43, _WIRE_5_1_data, inDataWire_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_1_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_140 = mux(_T_43, _WIRE_5_1_valid_0, inDataWire_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_1_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_141 = mux(_T_43, _WIRE_5_1_valid_1, inDataWire_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_1_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_142 = mux(_T_43, _WIRE_5_1_valid_2, inDataWire_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_1_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_143 = mux(_T_43, _WIRE_5_1_valid_3, inDataWire_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_2_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_144 = mux(_T_43, _WIRE_5_2_data, inDataWire_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_2_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_145 = mux(_T_43, _WIRE_5_2_valid_0, inDataWire_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_2_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_146 = mux(_T_43, _WIRE_5_2_valid_1, inDataWire_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_2_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_147 = mux(_T_43, _WIRE_5_2_valid_2, inDataWire_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_2_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_148 = mux(_T_43, _WIRE_5_2_valid_3, inDataWire_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_3_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_149 = mux(_T_43, _WIRE_5_3_data, inDataWire_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_3_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_150 = mux(_T_43, _WIRE_5_3_valid_0, inDataWire_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_3_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_151 = mux(_T_43, _WIRE_5_3_valid_1, inDataWire_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_3_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_152 = mux(_T_43, _WIRE_5_3_valid_2, inDataWire_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _WIRE_5_3_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 234:{26,26}]
    node _GEN_153 = mux(_T_43, _WIRE_5_3_valid_3, inDataWire_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 233:25 234:16]
    node _GEN_154 = mux(_T_43, UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 233:25 235:22 142:37]
    node _GEN_155 = mux(_T_42, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 232:20 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_156 = mux(_T_42, _GEN_134, inDataWire_0_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_157 = mux(_T_42, _GEN_135, inDataWire_0_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_158 = mux(_T_42, _GEN_136, inDataWire_0_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_159 = mux(_T_42, _GEN_137, inDataWire_0_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_160 = mux(_T_42, _GEN_138, inDataWire_0_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_161 = mux(_T_42, _GEN_139, inDataWire_1_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_162 = mux(_T_42, _GEN_140, inDataWire_1_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_163 = mux(_T_42, _GEN_141, inDataWire_1_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_164 = mux(_T_42, _GEN_142, inDataWire_1_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_165 = mux(_T_42, _GEN_143, inDataWire_1_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_166 = mux(_T_42, _GEN_144, inDataWire_2_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_167 = mux(_T_42, _GEN_145, inDataWire_2_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_168 = mux(_T_42, _GEN_146, inDataWire_2_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_169 = mux(_T_42, _GEN_147, inDataWire_2_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_170 = mux(_T_42, _GEN_148, inDataWire_2_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_171 = mux(_T_42, _GEN_149, inDataWire_3_data) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_172 = mux(_T_42, _GEN_150, inDataWire_3_valid_0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_173 = mux(_T_42, _GEN_151, inDataWire_3_valid_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_174 = mux(_T_42, _GEN_152, inDataWire_3_valid_2) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_175 = mux(_T_42, _GEN_153, inDataWire_3_valid_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 179:10 188:24]
    node _GEN_176 = mux(_T_42, _GEN_154, currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 142:37]
    node _GEN_177 = mux(_T_35, UInt<1>("h1"), _GEN_155) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 209:20]
    node _GEN_178 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 210:19 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_199 = mux(_T_35, _GEN_111, inSliceCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 165:31]
    node _GEN_200 = mux(_T_35, _GEN_133, _GEN_176) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_201 = mux(_T_35, _GEN_113, _GEN_156) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_202 = mux(_T_35, _GEN_114, _GEN_157) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_203 = mux(_T_35, _GEN_115, _GEN_158) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_204 = mux(_T_35, _GEN_116, _GEN_159) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_205 = mux(_T_35, _GEN_117, _GEN_160) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_206 = mux(_T_35, _GEN_118, _GEN_161) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_207 = mux(_T_35, _GEN_119, _GEN_162) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_208 = mux(_T_35, _GEN_120, _GEN_163) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_209 = mux(_T_35, _GEN_121, _GEN_164) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_210 = mux(_T_35, _GEN_122, _GEN_165) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_211 = mux(_T_35, _GEN_123, _GEN_166) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_212 = mux(_T_35, _GEN_124, _GEN_167) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_213 = mux(_T_35, _GEN_125, _GEN_168) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_214 = mux(_T_35, _GEN_126, _GEN_169) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_215 = mux(_T_35, _GEN_127, _GEN_170) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_216 = mux(_T_35, _GEN_128, _GEN_171) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_217 = mux(_T_35, _GEN_129, _GEN_172) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_218 = mux(_T_35, _GEN_130, _GEN_173) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_219 = mux(_T_35, _GEN_131, _GEN_174) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_220 = mux(_T_35, _GEN_132, _GEN_175) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_221 = mux(_T_29, UInt<1>("h1"), _GEN_178) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24 190:19]
    node _GEN_227 = mux(_T_29, _GEN_46, _GEN_177) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_228 = mux(_T_29, _GEN_47, _GEN_199) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_229 = mux(_T_29, _GEN_48, _GEN_200) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_230 = mux(_T_29, _GEN_49, _GEN_201) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_231 = mux(_T_29, _GEN_50, _GEN_202) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_232 = mux(_T_29, _GEN_51, _GEN_203) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_233 = mux(_T_29, _GEN_52, _GEN_204) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_234 = mux(_T_29, _GEN_53, _GEN_205) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_235 = mux(_T_29, _GEN_54, _GEN_206) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_236 = mux(_T_29, _GEN_55, _GEN_207) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_237 = mux(_T_29, _GEN_56, _GEN_208) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_238 = mux(_T_29, _GEN_57, _GEN_209) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_239 = mux(_T_29, _GEN_58, _GEN_210) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_240 = mux(_T_29, _GEN_59, _GEN_211) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_241 = mux(_T_29, _GEN_60, _GEN_212) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_242 = mux(_T_29, _GEN_61, _GEN_213) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_243 = mux(_T_29, _GEN_62, _GEN_214) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_244 = mux(_T_29, _GEN_63, _GEN_215) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_245 = mux(_T_29, _GEN_64, _GEN_216) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_246 = mux(_T_29, _GEN_65, _GEN_217) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_247 = mux(_T_29, _GEN_66, _GEN_218) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_248 = mux(_T_29, _GEN_67, _GEN_219) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _GEN_249 = mux(_T_29, _GEN_68, _GEN_220) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 188:24]
    node _inData_WIRE_0_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_0_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_0_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_0_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_0_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_1_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_1_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_1_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_1_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_1_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_2_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_2_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_2_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_2_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_2_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_3_data = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_3_valid_0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_3_valid_1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_3_valid_2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _inData_WIRE_3_valid_3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 174:{14,14}]
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_0 = pad(_GEN_12, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_1 = pad(_GEN_13, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_2 = pad(_GEN_14, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_3 = pad(_GEN_15, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_4 = pad(_GEN_16, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_5 = pad(_GEN_17, 8)
    node _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_6 = pad(_GEN_18, 8)
    node _WIRE_1_0 = _T_11 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_1 = _T_12 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_2 = _T_13 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_3 = _T_14 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_4 = _T_15 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_5 = _T_16 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_6 = _T_17 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_7 = _T_18 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_8 = _T_19 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_9 = _T_20 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_10 = _T_21 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_11 = _T_22 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_12 = _T_23 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_13 = _T_24 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_14 = _T_25 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    node _WIRE_1_15 = _T_26 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 187:{14,14}]
    io_in_ready <= _GEN_221
    io_out_valid <= _GEN_227
    io_out_bits_data <= _io_out_bits_data_T @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 185:20]
    io_out_bits_valid_0 <= _WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_1 <= _WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_2 <= _WIRE_1_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_3 <= _WIRE_1_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_4 <= _WIRE_1_4 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_5 <= _WIRE_1_5 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_6 <= _WIRE_1_6 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_7 <= _WIRE_1_7 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_8 <= _WIRE_1_8 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_9 <= _WIRE_1_9 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_10 <= _WIRE_1_10 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_11 <= _WIRE_1_11 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_12 <= _WIRE_1_12 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_13 <= _WIRE_1_13 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_14 <= _WIRE_1_14 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    io_out_bits_valid_15 <= _WIRE_1_15 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 186:21]
    currentState <= mux(reset, UInt<1>("h0"), _GEN_229) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 142:{37,37}]
    inSliceCounter <= mux(reset, UInt<2>("h0"), _GEN_228) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 165:{31,31}]
    inData_0_data <= mux(reset, _inData_WIRE_0_data, _GEN_230) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_0_valid_0 <= mux(reset, _inData_WIRE_0_valid_0, _GEN_231) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_0_valid_1 <= mux(reset, _inData_WIRE_0_valid_1, _GEN_232) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_0_valid_2 <= mux(reset, _inData_WIRE_0_valid_2, _GEN_233) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_0_valid_3 <= mux(reset, _inData_WIRE_0_valid_3, _GEN_234) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_1_data <= mux(reset, _inData_WIRE_1_data, _GEN_235) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_1_valid_0 <= mux(reset, _inData_WIRE_1_valid_0, _GEN_236) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_1_valid_1 <= mux(reset, _inData_WIRE_1_valid_1, _GEN_237) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_1_valid_2 <= mux(reset, _inData_WIRE_1_valid_2, _GEN_238) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_1_valid_3 <= mux(reset, _inData_WIRE_1_valid_3, _GEN_239) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_2_data <= mux(reset, _inData_WIRE_2_data, _GEN_240) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_2_valid_0 <= mux(reset, _inData_WIRE_2_valid_0, _GEN_241) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_2_valid_1 <= mux(reset, _inData_WIRE_2_valid_1, _GEN_242) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_2_valid_2 <= mux(reset, _inData_WIRE_2_valid_2, _GEN_243) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_2_valid_3 <= mux(reset, _inData_WIRE_2_valid_3, _GEN_244) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_3_data <= mux(reset, _inData_WIRE_3_data, _GEN_245) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_3_valid_0 <= mux(reset, _inData_WIRE_3_valid_0, _GEN_246) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_3_valid_1 <= mux(reset, _inData_WIRE_3_valid_1, _GEN_247) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_3_valid_2 <= mux(reset, _inData_WIRE_3_valid_2, _GEN_248) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    inData_3_valid_3 <= mux(reset, _inData_WIRE_3_valid_3, _GEN_249) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 173:{12,12}]
    printf(clock, and(and(UInt<1>("h1"), _T), UInt<1>("h1")), "inSliceCounter: %d\n", inSliceCounter) : printf @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 181:9]
    printf(clock, and(and(UInt<1>("h1"), _T_4), UInt<1>("h1")), "currentState: %c%c%c%c%c%c%c\n", _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_0, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_1, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_2, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_3, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_4, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_5, _eduberkeleycsuciedigitallogphyDataWidthValidFramerStatePrintable_6) : printf_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 182:9]
    printf(clock, and(and(UInt<1>("h1"), _T_5), UInt<1>("h1")), "io.out.bits.valid: Vec(%d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d)\n", io_out_bits_valid_0, io_out_bits_valid_1, io_out_bits_valid_2, io_out_bits_valid_3, io_out_bits_valid_4, io_out_bits_valid_5, io_out_bits_valid_6, io_out_bits_valid_7, io_out_bits_valid_8, io_out_bits_valid_9, io_out_bits_valid_10, io_out_bits_valid_11, io_out_bits_valid_12, io_out_bits_valid_13, io_out_bits_valid_14, io_out_bits_valid_15) : printf_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 183:9]
    printf(clock, and(and(and(and(UInt<1>("h1"), eq(_T_29, UInt<1>("h0"))), _T_35), _T_39), UInt<1>("h1")), "inDataWire: Vec(DataValid(data -> %d, valid -> Vec(%d, %d, %d, %d)), DataValid(data -> %d, valid -> Vec(%d, %d, %d, %d)), DataValid(data -> %d, valid -> Vec(%d, %d, %d, %d)), DataValid(data -> %d, valid -> Vec(%d, %d, %d, %d)))\n", inDataWire_0_data, inDataWire_0_valid_0, inDataWire_0_valid_1, inDataWire_0_valid_2, inDataWire_0_valid_3, inDataWire_1_data, inDataWire_1_valid_0, inDataWire_1_valid_1, inDataWire_1_valid_2, inDataWire_1_valid_3, inDataWire_2_data, inDataWire_2_valid_0, inDataWire_2_valid_1, inDataWire_2_valid_2, inDataWire_2_valid_3, inDataWire_3_data, inDataWire_3_valid_0, inDataWire_3_valid_1, inDataWire_3_valid_2, inDataWire_3_valid_3) : printf_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 229:13]
