
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Work/Sokolov_SDR_TX_v2/pa.fromHdl.tcl
# create_project -name Sokolov_SDR_TX_v2 -dir "C:/Work/Sokolov_SDR_TX_v2/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Work/Sokolov_SDR_TX_v2/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/dcm1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/dds1.ngc}]
# add_files [list {ipcore_dir/fifo.ngc}]
# set hdlfile [add_files [list {uart_send.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo_uart_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dds_fm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tst_led.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sram_upr.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rst.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {master_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/fifo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/dds1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fm_modulator_resise.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo_uart_upr.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dma_sram_dds.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dds_out.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {convertor_8_to_16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dds1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/uart_send.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/uart4.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/fifo_uart_control.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/dds_fm.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/tst_led.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/sram_upr.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/rst.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/master_control.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/ipcore_dir/fifo.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/ipcore_dir/dds1.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/ipcore_dir/dcm1.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/fm_modulator_resise.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/fifo_uart_upr.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/dma_sram_dds.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/dds_out.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/convertor_8_to_16.v" into library work
Analyzing Verilog file "C:/Work/Sokolov_SDR_TX_v2/top.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 79272 kilobytes

Reading core file 'C:/Work/Sokolov_SDR_TX_v2/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.v')
Parsing EDIF File [./.Xil/PlanAhead-4500-lmx2315/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4500-lmx2315/ngc2edif/fifo.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dds1.ngc ...
WARNING:NetListWriters:298 - No output is written to dds1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dds1.edif ...
ngc2edif: Total memory usage is 79336 kilobytes

Reading core file 'C:/Work/Sokolov_SDR_TX_v2/ipcore_dir/dds1.ngc' for (cell view 'dds1', library 'work', file 'dds1.v')
Parsing EDIF File [./.Xil/PlanAhead-4500-lmx2315/ngc2edif/dds1.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4500-lmx2315/ngc2edif/dds1.edif]
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Work/Sokolov_SDR_TX_v2/top.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'sram_we' at site P115, Site P115 already occupied [C:/Work/Sokolov_SDR_TX_v2/top.ucf:128]
Finished Parsing UCF File [C:/Work/Sokolov_SDR_TX_v2/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 15 instances

Phase 0 | Netlist Checksum: be375ce8
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 708.387 ; gain = 186.258
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 25 15:30:23 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
