<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html lang="en" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2010"/>
<meta name="DC.rights.owner" content="(C) Copyright 2010"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="Remapping Cache Attributes and Access Permissions on ARMv6K and ARMv7 Platforms"/>
<meta name="abstract" content="Describes the behavior change brought about by remapping the cache attributes and the access permissions on the ARMv6K (ARM1176 &amp; ARM11MPCore), ARMv7 (Cortex-8N), and future platforms."/>
<meta name="description" content="Describes the behavior change brought about by remapping the cache attributes and the access permissions on the ARMv6K (ARM1176 &amp; ARM11MPCore), ARMv7 (Cortex-8N), and future platforms."/>
<meta name="DC.Relation" scheme="URI" content="GUID-DC8D3736-EDCF-54CB-A614-2AAC4664F1CA.html"/>
<meta name="DC.Relation" scheme="URI" content="index.html"/>
<meta name="DC.Relation" scheme="URI" content="GUID-32E29020-1956-461A-B79A-1492E06049E7.html"/>
<meta name="DC.Relation" scheme="URI" content="GUID-C14B2552-43A7-4499-ABFE-1725128DA6EF.html"/>
<meta name="DC.Relation" scheme="URI" content="GUID-F78B7BF9-5FDD-4EF8-A921-71CCBB830A99.html"/>
<meta name="DC.Relation" scheme="URI" content="GUID-DC8D3736-EDCF-54CB-A614-2AAC4664F1CA.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC"/>
<meta name="DC.Language" content="en"/>
<link rel="stylesheet" type="text/css" href="commonltr.css"/>
<title>Remapping Cache Attributes and Access Permissions on ARMv6K and ARMv7 Platforms</title>

     
<link type="text/css" rel="stylesheet" href="css/common.css" media="screen"/>
<link type="text/css" rel="stylesheet" href="css/sdl.css" media="screen"/>

<!--[if IE]>
<link href="css/iefix.css" rel="stylesheet" type="text/css" media="screen" />
<![endif]-->



     <link rel="stylesheet" type="text/css" href="nokiacxxref.css"/></head>
<body id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC"><!-- --></a>


<?php include_once (CURRENT_SKIN_PATH.'/sdl_header.html'); ?>
<div id="sdl_container">
   <div id="leftMenu">  
 <div id="expandcontractdiv">
    <a id="collapseTree" href="javascript:tree.collapseAll()">Collapse all</a>
    <a id="index" href="index.html">Symbian^3 Product Developer Library</a>        
</div>
     <iframe style="border:none" height="800" width="300" src="index-toc.html"></iframe>
<div id="treeDiv1">&#160;</div>
     <script type="text/javascript">
	var currentIconMode = 0; window.name="id2563754 id2387835 id2387995 id2388473 ";
	YAHOO.util.Event.onDOMReady(buildTree, this,true);
    </script>
     
</div>

<div id="sdl_content">


<div class="breadcrumb"><a href="index.html" title="Symbian^3 Product Developer Library">Symbian^3 Product Developer Library</a> &gt; <a href="GUID-32E29020-1956-461A-B79A-1492E06049E7.html" title="The Symbian Guide describes the architecture and functionality of the platform, and provides guides on using its APIs.">Symbian Guide</a> &gt; <a href="GUID-C14B2552-43A7-4499-ABFE-1725128DA6EF.html" title="Kernel and Hardware Services performs the fundamental operating system tasks of managing access to device resources.">Kernel and Hardware Services Guide</a> &gt; <a href="GUID-F78B7BF9-5FDD-4EF8-A921-71CCBB830A99.html" title="The device driver framework and how to implement a device driver.">Device Driver Guide</a> &gt; <a href="GUID-DC8D3736-EDCF-54CB-A614-2AAC4664F1CA.html" title="This section describes how device drivers can use the services that the Kernel provides.">Kernel-Side Services</a> &gt; </div>
<h1 class="topictitle1">Remapping
Cache Attributes and Access Permissions on ARMv6K and ARMv7 Platforms</h1>
<div><p>Describes the behavior change brought about by remapping the cache
attributes and the access permissions on the ARMv6K (ARM1176 &amp; ARM11MPCore),
ARMv7 (Cortex-8N), and future platforms.</p>

<ul>
<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-50632F8E-91A0-597C-8176-9FE352A8B9ED"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-50632F8E-91A0-597C-8176-9FE352A8B9ED"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-B8EA1997-C922-5E98-A32E-A77D641D11BC">Reduced set access permissions</a>  </p>
 <ul>
<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9225B023-192F-5D04-92BA-0278768872FF"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9225B023-192F-5D04-92BA-0278768872FF"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-ABBF3854-B8B8-52A0-B3F6-1DF44A37194A">Affected kernel interface</a>  </p>
 </li>

</ul>
 </li>

<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9851FDDF-8F0E-5AF1-AF7F-9C6273E9B0A8"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9851FDDF-8F0E-5AF1-AF7F-9C6273E9B0A8"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-E137E4E9-AADA-5BCE-8FC8-504ACD486394">Remapping cache attributes</a>  </p>
 <ul>
<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-6B59981E-754F-5E9B-80F1-99D53D464B70"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-6B59981E-754F-5E9B-80F1-99D53D464B70"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-EDFD1FE0-ACD7-54B4-9633-0149E3FDF551">Types of memory supported</a>  </p>
 </li>

<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-057483C0-F40F-503D-82D7-B2CC199AC9F9"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-057483C0-F40F-503D-82D7-B2CC199AC9F9"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-548E9689-F7AB-5F61-A8AE-EA2043E70D34">Mapping existing memory types</a>  </p>
 </li>

<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-4D7899BC-B6AD-5C9F-9135-7E37F2CFC21E"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-4D7899BC-B6AD-5C9F-9135-7E37F2CFC21E"><!-- --></a><p> <a href="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC.html#GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-F90E6B00-6492-5471-975F-3C078046627A">Mapping ARMv6K or ARMv7 onto TMappingAttributes</a>. </p>
 </li>

</ul>
 </li>

</ul>

<div class="section" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-B8EA1997-C922-5E98-A32E-A77D641D11BC"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-B8EA1997-C922-5E98-A32E-A77D641D11BC"><!-- --></a><h2 class="sectiontitle">Reduced set
access permissions</h2> <p>The ARMv6-style page table reserves three bits
in the page/directory table for access permission, so eight possible values
are available. The use of four possible access permissions is sufficient.
Therefore, removing the surplus access permissions frees up one page table
bit that is used by Symbian platform internally. </p>
 <p id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-ABBF3854-B8B8-52A0-B3F6-1DF44A37194A"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-ABBF3854-B8B8-52A0-B3F6-1DF44A37194A"><!-- --></a><strong>Affected kernel interface</strong> </p>
 <p>The
shadow pages kernel interface is valid on all platforms except for the emulator.
On ARMv6 and previous platforms, shadow pages are created using access permission <samp class="codeph">PrivilegedRW/UserRO</samp>,
this is not supported by the limited set of encoding. Shadow pages are now
mapped as <samp class="codeph">PrivilegedRO/UserRO</samp>, instead. </p>
 <pre class="codeblock" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9197EF7D-F549-5144-A322-4C04CD80CFCC"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-9197EF7D-F549-5144-A322-4C04CD80CFCC"><!-- --></a>class Epoc
    {
public:
    ...
    IMPORT_C static TInt AllocShadowPage(TLinAddr aRomAddr);
    IMPORT_C static TInt FreeShadowPage(TLinAddr aRomAddr);
    IMPORT_C static TInt FreezeShadowPage(TLinAddr aRomAddr);
    ...
    };</pre>
 <p>This represents a serious behaviour break in the kernel
interface. A device driver (running on ARMv7) that creates a shadow page and
then attempts to alter the content of the page now panics. </p>
 <p>This is
a common use case for run-mode debuggers. However, a debugging interface is
already provided, see <a href="GUID-E91A8060-77E3-35F0-A945-7081406C79CE.html"><span class="apiname">DebugSupport</span></a> in <span class="filepath">...\memmodel\epoc\platform.h</span>,
where breakpoints are managed internally by the kernel. Therefore, it is believed
that a run-time debugger that uses the <samp class="codeph">CodeModifier</samp> implementation
in the kernel should not be affected by this change. </p>
 <p>After a shadow
page is created using <a href="GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680.html#GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680__GUID-4FA10D18-3BA2-3307-B2E1-77C9CD8D2B6B"><span class="apiname">Epoc::AllocShadowPage()</span></a>, the kernel
allows the device driver to alter its content using <a href="GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680.html#GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680__GUID-5B889008-BC18-3127-89EF-B8EAB0834190"><span class="apiname">Epoc::CopyToShadowMemory()</span></a>. </p>
 <div class="p"><div class="note"><span class="notetitle">Note:</span>  <a href="GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680.html#GUID-3DC7B5F2-512E-3FF3-BC08-945DDE2AE680__GUID-EF014DA2-EE35-3DBD-A325-C5648AD27C36"><span class="apiname">Epoc::FreezeShadowPage()</span></a> is obsolete for platforms that use the reduced set of access permissions,
as the shadow memory is always in a “frozen” state, because it can only be
changed through the kernel interface.</div>
 </div>
 </div>

<div class="section" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-E137E4E9-AADA-5BCE-8FC8-504ACD486394"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-E137E4E9-AADA-5BCE-8FC8-504ACD486394"><!-- --></a><h2 class="sectiontitle">Remapping cache
attributes </h2> <p>ARMv6 architecture uses a large number of bits in the
page table to describe all of the options for inner and outer cachability.
No applications use all of these options simultaneously so a smaller number
of configurable options has been implemented to meet the needs of the system. </p>
 <p>This
alternative cache mapping allows up to eight different mappings in page tables.
The Symbian platform kernel and device drivers do not need more
than four or five different cache mappings. </p>
 <p>Cache mapping cannot be
altered during run-time. It must be configured before the MMU is initialised. </p>
 <p>See
the Bootstrap <a href="GUID-5EB03086-A87D-5588-8927-7A7F8DB38366.html" title="This section describes how to implement a port of the bootstrap.">Port
Implementation Tutorial</a>. </p>
 <p id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-EDFD1FE0-ACD7-54B4-9633-0149E3FDF551"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-EDFD1FE0-ACD7-54B4-9633-0149E3FDF551"><!-- --></a><strong>Types of memory supported</strong> </p>
 <p>The
kernel supports the following types of memory: </p>
 
<div class="tablenoborder"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-23FAD8A6-579B-5E3D-A705-A53BA304D529"><!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-23FAD8A6-579B-5E3D-A705-A53BA304D529" frame="border" border="1" rules="all">
<tbody>
<tr>
<td class="cellrowborder" valign="top"><p> <strong>Memory type</strong>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <strong>Description</strong>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttStronglyOrdered</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Writes are not combined. The order of memory accesses is preserved.
Serves as a memory barrier, which means: </p>
 <ul>
<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-800FC168-69E5-5A89-B5A4-F34AF25E7F9E"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-800FC168-69E5-5A89-B5A4-F34AF25E7F9E"><!-- --></a><p>previous accesses to
any type of memory must complete before accesses to strongly ordered memory
start </p>
 </li>

<li id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-75C9FA7F-3BCC-50FE-B053-A48DEF46A2D2"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-75C9FA7F-3BCC-50FE-B053-A48DEF46A2D2"><!-- --></a><p>accesses to strongly
ordered memory must complete before any further access to any type of memory
takes place. </p>
 </li>

</ul>
 <p>This type is used for hardware mapping. </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttDevice</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Writes are not combined. The order of memory accesses is preserved.
This type is used for hardware mapping. </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttNormalUncached</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Non cacheable memory: The order of accesses is not preserved. Writes
may be combined. For example, this is used for video memory. </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttNormalCached</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Write-back read/write allocate cached memory, inner and outer. Used
for “ordinary” memory. </p>
 </td>

</tr>

</tbody>

</table>
</div>
 <div class="p"> <div class="note"><span class="notetitle">Note:</span>  Device memory and normal memory can be set as shared or
non-shared, strongly ordered accesses are assumed to be shared. </div>
</div>
 <p>The
complete set of memory types supported by Symbian platform are represented
by the values of the <a href="GUID-7CB34E6F-CBF7-3F04-8CB1-2D6C29C73992.html"><span class="apiname">TMemoryType</span></a> enum. </p>
 <p id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-548E9689-F7AB-5F61-A8AE-EA2043E70D34"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-548E9689-F7AB-5F61-A8AE-EA2043E70D34"><!-- --></a><strong>Mapping existing memory
types</strong> </p>
 <p>The <a href="GUID-1CE7A793-6313-372C-AC1A-6D3F6C6F5042.html"><span class="apiname">TMappingAttributes</span></a> constants allow
the cache attributes to be manipulated. On remapped platforms, these map into <a href="GUID-7CB34E6F-CBF7-3F04-8CB1-2D6C29C73992.html"><span class="apiname">TMemoryType</span></a> as
follows: </p>
 
<div class="tablenoborder"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-24B0E1CD-67D9-5FAD-8984-9E202975F7EA"><!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-24B0E1CD-67D9-5FAD-8984-9E202975F7EA" frame="border" border="1" rules="all">
<tbody>
<tr>
<td class="cellrowborder" valign="top"><p> <strong> Memory type described by TMappingAttributes</strong>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <strong>Memory type</strong>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-27DA5FEE-8F76-3D9E-8726-FA5CB808680A.html"><span class="apiname">EMapAttrFullyBlocking</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <a href="GUID-F6F245E9-9DB7-3BEF-8F58-9A7F8E0F5D59.html"><span class="apiname">EMemAttStronglyOrdered</span></a>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-B8ACFB0F-B457-358F-96EF-94BFBA6FE4A5.html"><span class="apiname">EMapAttrBufferedNC</span></a>  </p>
 <p> <a href="GUID-468C3800-7AEE-3219-9EBB-9C52971B3E0E.html"><span class="apiname">EMapAttrBufferedC</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <a href="GUID-922F4FB9-57C0-31BF-ADFB-CC6B8376A39B.html"><span class="apiname">EMemAttDevice</span></a>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-AE44E6A7-5CD2-31D9-A701-188B26CDEBB0.html"><span class="apiname">EMapAttrL1Uncached</span></a>  </p>
 <p> <a href="GUID-5ADA8BB4-A7B9-3347-B9A8-B50BE92F66BC.html"><span class="apiname">EMapAttrCachedWTRA</span></a>  </p>
 <p> <a href="GUID-54A8E3DA-996D-3317-A129-9AD12201E3C1.html"><span class="apiname">EMapAttrCachedWTWA</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <a href="GUID-FD4404AF-192C-3D20-A4BC-AE1181A14E43.html"><span class="apiname"> EMemAttNormalUncached</span></a>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-FA3DD609-9C88-38C9-8719-4AB28B8E84EA.html"><span class="apiname">EMapAttrCachedWBRA</span></a>  </p>
 <p> <a href="GUID-9B211A60-6B45-31D5-A096-2B7944E651A0.html"><span class="apiname">EMapAttrCachedWBWA</span></a>  </p>
 <p> <a href="GUID-BB620F1F-FD18-3FCB-B1FC-7C3555F471B6.html"><span class="apiname">EMapAttrL1CachedMax</span></a>  </p>
 <p> <a href="GUID-72222BDB-E369-3D03-B3EE-A04B125EB2A3.html"><span class="apiname">EmapAttrCachedMax</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <a href="GUID-2191E3C7-5F22-38D1-BB16-BD78B44AE7AA.html"><span class="apiname">EMemAttNormalCached</span></a>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-A647726F-5569-3EAA-9E24-70FBEAF6F94B.html"><span class="apiname">EMapAttrAltCacheWTRA</span></a>  </p>
 <p> <a href="GUID-23C6459E-65F4-317E-B22D-6AB91A2F3462.html"><span class="apiname">EMapAttrAltCacheWTWA</span></a>  </p>
 <p> <a href="GUID-4F97DE5E-3031-3AB5-9646-996DD1EB9C15.html"><span class="apiname">EMapAttrAltCacheWBRA</span></a>  </p>
 <p> <a href="GUID-D34AE0F7-21A3-3B8C-B768-1A7840257780.html"><span class="apiname">EMapAttrAltCacheWBWA</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Return error </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <a href="GUID-1E6DD28F-F53C-34F0-B5A1-88263389ACF7.html"><span class="apiname">EMapAttrL2CachedWTRA</span></a>  </p>
 <p> <a href="GUID-1695C568-36F8-3860-8253-D25CC6F2100E.html"><span class="apiname">EMapAttrL2CachedWTWA</span></a>  </p>
 <p> <a href="GUID-E82A15FB-6A92-388F-A6F2-AA0DBAC720E8.html"><span class="apiname">EMapAttrL2CachedWBRA</span></a>  </p>
 <p> <a href="GUID-CAD3DE19-9508-319E-9C61-1E7910D30AC9.html"><span class="apiname">EMapAttrL2CachedWBWA</span></a>  </p>
 <p> <a href="GUID-CE3B3839-E9B5-3B8F-AB41-3F589CD3347C.html"><span class="apiname">EMapAttrL2CachedMax</span></a>  </p>
 </td>

<td class="cellrowborder" valign="top"><p>Takes no effect. Only the inner cache description matters. </p>
 <p>This
policy is already in place on ARMv5 platforms with L210, where the page table
does not support a separate description of the inner and outer cache attributes. </p>
 </td>

</tr>

</tbody>

</table>
</div>
 <p id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-F90E6B00-6492-5471-975F-3C078046627A"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-F90E6B00-6492-5471-975F-3C078046627A"><!-- --></a><strong> Mapping ARMv6K or ARMv7
onto TMappingAttributes</strong> </p>
 <p>To describe memory on ARMv6K or ARMv7
using the original <a href="GUID-1CE7A793-6313-372C-AC1A-6D3F6C6F5042.html"><span class="apiname">TMappingAttributes</span></a> bit mask, the device
driver should use the following values: </p>
 
<div class="tablenoborder"><a name="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-C5D9F8B3-670A-5595-BE7A-288E34E077ED"><!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="GUID-EC2D5CA5-538C-5375-B00D-3107CD87CFFC__GUID-C5D9F8B3-670A-5595-BE7A-288E34E077ED" frame="border" border="1" rules="all">
<tbody>
<tr>
<td class="cellrowborder" valign="top"><p> <strong>ARMv6K/v7 memory type TMemoryType</strong>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <strong>TMappingAttributes mask to use</strong>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttStronglyOrdered</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMapAttrFullyBlocking</samp>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttDevice</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMapAttrBufferedNC</samp>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttNormalUncached</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMapAttrL1Uncached</samp>  </p>
 </td>

</tr>

<tr>
<td class="cellrowborder" valign="top"><p> <samp class="codeph">EMemAttNormalCached</samp>  </p>
 </td>

<td class="cellrowborder" valign="top"><p> <samp class="codeph">EmapAttrCachedMax</samp>  </p>
 </td>

</tr>

</tbody>

</table>
</div>
 </div>

</div>
<div>
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-DC8D3736-EDCF-54CB-A614-2AAC4664F1CA.html" title="This section describes how device drivers can use the services that the Kernel provides.">Kernel-Side Services</a></div>
</div>
</div>
   
<p class="copyright">Copyright &#169;2010 Nokia Corporation and/or its subsidiary(-ies).<br /> All rights
reserved. Unless otherwise stated, these materials are provided under the terms of the <a href=" http://www.eclipse.org/legal/epl-v10.html"> Eclipse Public License
v1.0</a>.</p> 
</div>
</div>
<?php include_once (CURRENT_SKIN_PATH.'/sdl_footer.html'); ?>

</body>
</html>