/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [6:0] _07_;
  reg [5:0] _08_;
  wire [5:0] _09_;
  wire [2:0] _10_;
  wire [10:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_58z;
  wire [17:0] celloutsig_0_5z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_79z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [6:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_79z = !(celloutsig_0_20z ? celloutsig_0_49z : celloutsig_0_21z);
  assign celloutsig_1_0z = !(in_data[118] ? in_data[187] : in_data[98]);
  assign celloutsig_0_11z = !(celloutsig_0_1z[0] ? celloutsig_0_9z : celloutsig_0_0z);
  assign celloutsig_0_18z = !(celloutsig_0_12z ? celloutsig_0_17z : celloutsig_0_15z);
  assign celloutsig_0_89z = ~_01_;
  assign celloutsig_1_6z = ~in_data[162];
  assign celloutsig_0_21z = ~celloutsig_0_17z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z[2] | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_70z = ~((celloutsig_0_58z[4] | celloutsig_0_49z) & celloutsig_0_14z);
  assign celloutsig_0_45z = celloutsig_0_25z[1] | celloutsig_0_16z[0];
  assign celloutsig_0_30z = celloutsig_0_0z | _03_;
  assign celloutsig_0_0z = in_data[76] ^ in_data[62];
  assign celloutsig_0_53z = _04_ ^ celloutsig_0_10z;
  assign celloutsig_1_3z = celloutsig_1_1z[4] ^ celloutsig_1_1z[0];
  assign celloutsig_1_10z = celloutsig_1_9z[8] ^ _05_;
  assign celloutsig_1_12z = celloutsig_1_6z ^ celloutsig_1_2z[0];
  assign celloutsig_0_13z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_5z[8] ^ celloutsig_0_27z[4];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_0_27z[2:1], celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z };
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 6'h00;
    else _31_ <= celloutsig_1_1z[5:0];
  assign { _09_[5], _05_, _02_, _09_[2:0] } = _31_;
  reg [2:0] _32_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 3'h0;
    else _32_ <= celloutsig_1_1z[2:0];
  assign { _10_[2:1], _00_ } = _32_;
  reg [10:0] _33_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 11'h000;
    else _33_ <= { celloutsig_0_5z[13:10], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z };
  assign { _06_[6], _03_, _01_, _06_[3:1], _11_[4:0] } = _33_;
  reg [6:0] _34_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 7'h00;
    else _34_ <= { _06_[6], _03_, _01_, _06_[3:1], celloutsig_0_21z };
  assign { _07_[6:3], _04_, _07_[1:0] } = _34_;
  assign celloutsig_0_5z = { in_data[71:60], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_4z[3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_2z[7:2] & celloutsig_1_1z[5:0];
  assign celloutsig_1_5z = in_data[127:121] & { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_16z = { _10_[2:1], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } & { _09_[5], _05_, _02_, _09_[2:1] };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z } & { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_6z = in_data[51:30] / { 1'h1, in_data[83:82], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[145:140], celloutsig_1_0z } / { 1'h1, in_data[125:121], in_data[96] };
  assign celloutsig_1_2z = { in_data[154:148], celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[4:0], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_9z = { in_data[117:112], celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[3:1], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[59:56] / { 1'h1, in_data[63:61] };
  assign celloutsig_0_19z = { celloutsig_0_4z[5:2], celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_26z = { celloutsig_0_25z, celloutsig_0_16z } / { 1'h1, _01_, _06_[3:1], _11_[4:1] };
  assign celloutsig_0_10z = celloutsig_0_6z[14:4] <= { in_data[57:48], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_5z[4:2] <= celloutsig_1_5z[5:3];
  assign celloutsig_0_9z = { celloutsig_0_6z[9:4], celloutsig_0_0z } && { celloutsig_0_8z[5:0], celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[103:99], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } && { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_15z = celloutsig_0_4z[3:1] && { celloutsig_0_5z[3:2], celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_5z[2:0] && celloutsig_0_8z[8:6];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } && { in_data[21:17], celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[17:11], celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[13:10], celloutsig_0_1z };
  assign celloutsig_1_17z = { _05_, _02_, celloutsig_1_16z } % { 1'h1, celloutsig_1_2z[6:1] };
  assign celloutsig_1_18z = { celloutsig_1_9z[11], celloutsig_1_17z, celloutsig_1_17z } % { 1'h1, celloutsig_1_16z[0], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_44z = ~ { _08_[3:2], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_32z = ~ { in_data[87:78], celloutsig_0_30z };
  assign celloutsig_0_49z = | { celloutsig_0_6z[4:3], celloutsig_0_0z };
  assign celloutsig_0_80z = | celloutsig_0_25z;
  assign celloutsig_0_12z = | { celloutsig_0_5z[17:14], celloutsig_0_7z };
  assign celloutsig_0_14z = | { celloutsig_0_7z[6:3], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_17z = | { celloutsig_0_5z[12:9], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_20z = | { celloutsig_0_7z[7:5], celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_4z[3], celloutsig_0_7z, celloutsig_0_0z } << { celloutsig_0_5z[15:6], celloutsig_0_2z };
  assign celloutsig_0_25z = { _06_[3:1], _11_[4:3], celloutsig_0_18z } << { celloutsig_0_5z[13:11], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_27z = celloutsig_0_19z << { celloutsig_0_26z[2:1], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } >>> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_58z = celloutsig_0_6z[14:8] >>> { celloutsig_0_5z[16:11], celloutsig_0_53z };
  assign celloutsig_0_88z = { celloutsig_0_44z, celloutsig_0_18z, celloutsig_0_45z, celloutsig_0_80z } >>> { celloutsig_0_32z[10:6], celloutsig_0_79z, celloutsig_0_70z };
  assign { _06_[5:4], _06_[0] } = { _03_, _01_, celloutsig_0_21z };
  assign _07_[2] = _04_;
  assign _09_[4:3] = { _05_, _02_ };
  assign _10_[0] = _00_;
  assign _11_[10:5] = { _06_[6], _03_, _01_, _06_[3:1] };
  assign { out_data[142:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
