m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/simulation/modelsim
Eerrorcode
Z1 w1652866080
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode.vhd
Z5 FC:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode.vhd
l0
L10
VRKQ?I<nmGHS?EAWAH;c<d3
!s100 NY0<GhnH3mA2ke<RW9Ue>2
Z6 OV;C;10.5b;63
31
Z7 !s110 1652868406
!i10b 1
Z8 !s108 1652868406.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode.vhd|
Z10 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abehaviour
R2
R3
DEx4 work 9 errorcode 0 22 RKQ?I<nmGHS?EAWAH;c<d3
l22
L19
VV@C3YAh7Q?7SZH]hM`O[o2
!s100 H@5NHTd5@_BODz@J4O7MX1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eerrorcode_tb
Z13 w1652868110
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z15 8C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode_tb.vht
Z16 FC:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode_tb.vht
l0
L5
VQh5a`bI;459YM[@FIbLDM2
!s100 ez9:j5[kmk@>=;>?RS<Pc0
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode_tb.vht|
Z18 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Teori1/ErrorCode/ErrorCode_tb.vht|
!i113 1
R11
R12
Atb
R14
R2
R3
DEx4 work 12 errorcode_tb 0 22 Qh5a`bI;459YM[@FIbLDM2
l23
L8
V4gXj1_7]:_[KjM:SZKhI11
!s100 7?AnHLPz;YgG9UDzZen_`2
R6
31
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
