Project Information               d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/29/2023 16:47:49

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


MUX3_1


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

mux3_1    EPM7032LC44-6    27       8        0      24      1           75 %

User Pins:                 27       8        0  



Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

***** Logic for device 'mux3_1' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** ERROR SUMMARY **

Info: Chip 'mux3_1' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                             A  A        A  A  
                             D  D  A     D  D  
                    A        D  D  L     D  D  
                 A  D        R  R  U     R  R  
              R  L  D        O  O  O     O  O  
              S  U  R  V  G  U  U  U  G  U  U  
              _  _  _  C  N  T  T  T  N  T  T  
              B  B  B  C  D  1  2  2  D  7  6  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
 ALUOUT6 |  7                                39 | ADDROUT0 
 ALUOUT7 |  8                                38 | DBUS4 
  RSOUT6 |  9                                37 | ADDROUT5 
     GND | 10                                36 | ADDROUT4 
  RSOUT7 | 11                                35 | VCC 
  RSOUT0 | 12         EPM7032LC44-6          34 | DBUS1 
  RSOUT1 | 13                                33 | ALUOUT1 
  RSOUT2 | 14                                32 | ADDROUT3 
     VCC | 15                                31 | DBUS7 
  RSOUT3 | 16                                30 | GND 
  RSOUT4 | 17                                29 | DBUS2 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  A  A  A  G  V  D  D  D  A  D  
              S  L  L  L  N  C  B  B  B  L  B  
              O  U  U  U  D  C  U  U  U  U  U  
              U  O  O  O        S  S  S  O  S  
              T  U  U  U        5  3  6  U  0  
              5  T  T  T                 T     
                 5  4  3                 0     
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     8/16( 50%)  16/16(100%)   8/16( 50%)  27/36( 75%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)   1/16(  6%)  19/36( 52%) 


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            32/32     (100%)
Total logic cells used:                         24/32     ( 75%)
Total shareable expanders used:                  1/32     (  3%)
Total Turbo logic cells used:                   24/32     ( 75%)
Total shareable expanders not available (n/a):   8/32     ( 25%)
Average fan-in:                                  5.33
Total fan-in:                                   128

Total input pins required:                      27
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                     24
Total flipflops required:                        0
Total product terms required:                   74
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                        16/  32   ( 50%)



Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    8   16  ADDR_B
  39   (19)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT0
   1      -   -       INPUT               0      0   0    0    0    0    1  ADDROUT1
  44      -   -       INPUT               0      0   0    0    0    0    1  ADDROUT2
  32   (25)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT3
  36   (22)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT4
  37   (21)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT5
  40   (18)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT6
  41   (17)  (B)      INPUT               0      0   0    0    0    0    1  ADDROUT7
   5    (2)  (A)      INPUT               0      0   0    0    0    8   16  ALU_B
  27   (29)  (B)      INPUT               0      0   0    0    0    1    1  ALUOUT0
  33   (24)  (B)      INPUT               0      0   0    0    0    1    1  ALUOUT1
  43      -   -       INPUT               0      0   0    0    0    1    1  ALUOUT2
  21   (16)  (A)      INPUT               0      0   0    0    0    1    1  ALUOUT3
  20   (15)  (A)      INPUT               0      0   0    0    0    1    1  ALUOUT4
  19   (14)  (A)      INPUT               0      0   0    0    0    1    1  ALUOUT5
   7    (4)  (A)      INPUT               0      0   0    0    0    1    1  ALUOUT6
   8    (5)  (A)      INPUT               0      0   0    0    0    1    1  ALUOUT7
   6    (3)  (A)      INPUT               0      0   0    0    0    8   16  RS_B
  12    (8)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT0
  13    (9)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT1
  14   (10)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT2
  16   (11)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT3
  17   (12)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT4
  18   (13)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT5
   9    (6)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT6
  11    (7)  (A)      INPUT               0      0   0    0    0    0    1  RSOUT7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  28     28    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS0
  34     23    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS1
  29     27    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS2
  25     31    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS3
  38     20    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS4
  24     32    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS5
  26     30    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS6
  31     26    B     OUTPUT      t        1      1   0    4    1    0    0  DBUS7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (4)     1    A       SOFT    s t        1      0   1    5    1    1    1  ~213~1
 (41)    17    B      LCELL    s t        0      0   0    4    1    0    1  ~219~1
  (5)     2    A       SOFT    s t        1      0   1    5    1    1    1  ~228~1
 (40)    18    B      LCELL    s t        1      1   0    4    1    0    1  ~231~1
 (18)    13    A       SOFT    s t        1      0   1    5    1    1    1  ~240~1
 (27)    29    B      LCELL    s t        1      1   0    4    1    0    1  ~243~1
 (13)     9    A       SOFT    s t        1      0   1    5    1    1    1  ~252~1
 (32)    25    B      LCELL    s t        1      1   0    4    1    0    1  ~255~1
 (12)     8    A       SOFT    s t        1      0   1    5    1    1    1  ~264~1
 (33)    24    B      LCELL    s t        1      1   0    4    1    0    1  ~267~1
  (8)     5    A       SOFT    s t        1      0   1    5    1    1    1  ~276~1
 (36)    22    B      LCELL    s t        1      1   0    4    1    0    1  ~279~1
 (20)    15    A       SOFT    s t        1      0   1    5    1    1    1  ~288~1
 (37)    21    B      LCELL    s t        1      1   0    4    1    0    1  ~291~1
  (7)     4    A       SOFT    s t        1      0   1    5    1    1    1  ~300~1
 (39)    19    B      LCELL    s t        1      1   0    4    1    0    1  ~303~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                         Logic cells placed in LAB 'A'
        +--------------- LC1 ~213~1
        | +------------- LC2 ~228~1
        | | +----------- LC13 ~240~1
        | | | +--------- LC9 ~252~1
        | | | | +------- LC8 ~264~1
        | | | | | +----- LC5 ~276~1
        | | | | | | +--- LC15 ~288~1
        | | | | | | | +- LC4 ~300~1
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | A B |     Logic cells that feed LAB 'A':

Pin
4    -> * * * * * * * * | * * | <-- ADDR_B
39   -> - - - - - - - * | * - | <-- ADDROUT0
1    -> - - - - - - * - | * - | <-- ADDROUT1
44   -> - - - - - * - - | * - | <-- ADDROUT2
32   -> - - - - * - - - | * - | <-- ADDROUT3
36   -> - - - * - - - - | * - | <-- ADDROUT4
37   -> - - * - - - - - | * - | <-- ADDROUT5
40   -> - * - - - - - - | * - | <-- ADDROUT6
41   -> * - - - - - - - | * - | <-- ADDROUT7
5    -> * * * * * * * * | * * | <-- ALU_B
43   -> - - - - - - - - | - * | <-- ALUOUT2
6    -> * * * * * * * * | * * | <-- RS_B
12   -> - - - - - - - * | * - | <-- RSOUT0
13   -> - - - - - - * - | * - | <-- RSOUT1
14   -> - - - - - * - - | * - | <-- RSOUT2
16   -> - - - - * - - - | * - | <-- RSOUT3
17   -> - - - * - - - - | * - | <-- RSOUT4
18   -> - - * - - - - - | * - | <-- RSOUT5
9    -> - * - - - - - - | * - | <-- RSOUT6
11   -> * - - - - - - - | * - | <-- RSOUT7
LC17 -> * - - - - - - - | * - | <-- ~219~1
LC18 -> - * - - - - - - | * - | <-- ~231~1
LC29 -> - - * - - - - - | * - | <-- ~243~1
LC25 -> - - - * - - - - | * - | <-- ~255~1
LC24 -> - - - - * - - - | * - | <-- ~267~1
LC22 -> - - - - - * - - | * - | <-- ~279~1
LC21 -> - - - - - - * - | * - | <-- ~291~1
LC19 -> - - - - - - - * | * - | <-- ~303~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 DBUS0
        | +----------------------------- LC23 DBUS1
        | | +--------------------------- LC27 DBUS2
        | | | +------------------------- LC31 DBUS3
        | | | | +----------------------- LC20 DBUS4
        | | | | | +--------------------- LC32 DBUS5
        | | | | | | +------------------- LC30 DBUS6
        | | | | | | | +----------------- LC26 DBUS7
        | | | | | | | | +--------------- LC17 ~219~1
        | | | | | | | | | +------------- LC18 ~231~1
        | | | | | | | | | | +----------- LC29 ~243~1
        | | | | | | | | | | | +--------- LC25 ~255~1
        | | | | | | | | | | | | +------- LC24 ~267~1
        | | | | | | | | | | | | | +----- LC22 ~279~1
        | | | | | | | | | | | | | | +--- LC21 ~291~1
        | | | | | | | | | | | | | | | +- LC19 ~303~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
4    -> * * * * * * * * * * * * * * * * | * * | <-- ADDR_B
1    -> - - - - - - - - - - - - - - - - | * - | <-- ADDROUT1
44   -> - - - - - - - - - - - - - - - - | * - | <-- ADDROUT2
5    -> * * * * * * * * * * * * * * * * | * * | <-- ALU_B
27   -> * - - - - - - - - - - - - - - * | - * | <-- ALUOUT0
33   -> - * - - - - - - - - - - - - * - | - * | <-- ALUOUT1
43   -> - - * - - - - - - - - - - * - - | - * | <-- ALUOUT2
21   -> - - - * - - - - - - - - * - - - | - * | <-- ALUOUT3
20   -> - - - - * - - - - - - * - - - - | - * | <-- ALUOUT4
19   -> - - - - - * - - - - * - - - - - | - * | <-- ALUOUT5
7    -> - - - - - - * - - * - - - - - - | - * | <-- ALUOUT6
8    -> - - - - - - - * * - - - - - - - | - * | <-- ALUOUT7
6    -> * * * * * * * * * * * * * * * * | * * | <-- RS_B
LC1  -> - - - - - - - * * - - - - - - - | - * | <-- ~213~1
LC2  -> - - - - - - * - - * - - - - - - | - * | <-- ~228~1
LC13 -> - - - - - * - - - - * - - - - - | - * | <-- ~240~1
LC9  -> - - - - * - - - - - - * - - - - | - * | <-- ~252~1
LC8  -> - - - * - - - - - - - - * - - - | - * | <-- ~264~1
LC5  -> - - * - - - - - - - - - - * - - | - * | <-- ~276~1
LC15 -> - * - - - - - - - - - - - - * - | - * | <-- ~288~1
LC4  -> * - - - - - - - - - - - - - - * | - * | <-- ~300~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:      d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt
mux3_1

** EQUATIONS **

ADDR_B   : INPUT;
ADDROUT0 : INPUT;
ADDROUT1 : INPUT;
ADDROUT2 : INPUT;
ADDROUT3 : INPUT;
ADDROUT4 : INPUT;
ADDROUT5 : INPUT;
ADDROUT6 : INPUT;
ADDROUT7 : INPUT;
ALU_B    : INPUT;
ALUOUT0  : INPUT;
ALUOUT1  : INPUT;
ALUOUT2  : INPUT;
ALUOUT3  : INPUT;
ALUOUT4  : INPUT;
ALUOUT5  : INPUT;
ALUOUT6  : INPUT;
ALUOUT7  : INPUT;
RS_B     : INPUT;
RSOUT0   : INPUT;
RSOUT1   : INPUT;
RSOUT2   : INPUT;
RSOUT3   : INPUT;
RSOUT4   : INPUT;
RSOUT5   : INPUT;
RSOUT6   : INPUT;
RSOUT7   : INPUT;

-- Node name is 'DBUS0' 
-- Equation name is 'DBUS0', location is LC028, type is output.
 DBUS0   = LCELL( _EQ001 $  GND);
  _EQ001 =  ADDR_B & !ALU_B &  ALUOUT0 &  RS_B
         #  _LC004 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS1' 
-- Equation name is 'DBUS1', location is LC023, type is output.
 DBUS1   = LCELL( _EQ002 $  GND);
  _EQ002 =  ADDR_B & !ALU_B &  ALUOUT1 &  RS_B
         #  _LC015 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS2' 
-- Equation name is 'DBUS2', location is LC027, type is output.
 DBUS2   = LCELL( _EQ003 $  GND);
  _EQ003 =  ADDR_B & !ALU_B &  ALUOUT2 &  RS_B
         #  _LC005 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS3' 
-- Equation name is 'DBUS3', location is LC031, type is output.
 DBUS3   = LCELL( _EQ004 $  GND);
  _EQ004 =  ADDR_B & !ALU_B &  ALUOUT3 &  RS_B
         #  _LC008 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS4' 
-- Equation name is 'DBUS4', location is LC020, type is output.
 DBUS4   = LCELL( _EQ005 $  GND);
  _EQ005 =  ADDR_B & !ALU_B &  ALUOUT4 &  RS_B
         #  _LC009 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS5' 
-- Equation name is 'DBUS5', location is LC032, type is output.
 DBUS5   = LCELL( _EQ006 $  GND);
  _EQ006 =  ADDR_B & !ALU_B &  ALUOUT5 &  RS_B
         #  _LC013 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS6' 
-- Equation name is 'DBUS6', location is LC030, type is output.
 DBUS6   = LCELL( _EQ007 $  GND);
  _EQ007 =  ADDR_B & !ALU_B &  ALUOUT6 &  RS_B
         #  _LC002 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is 'DBUS7' 
-- Equation name is 'DBUS7', location is LC026, type is output.
 DBUS7   = LCELL( _EQ008 $  GND);
  _EQ008 =  ADDR_B & !ALU_B &  ALUOUT7 &  RS_B
         #  _LC001 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~213~1' 
-- Equation name is '~213~1', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ009 $  _LC017);
  _EQ009 = !ADDR_B &  ADDROUT7 &  ALU_B & !_LC017 &  RS_B
         #  ADDR_B &  ALU_B & !_LC017 & !RS_B &  RSOUT7
         # !ADDR_B & !ADDROUT7 &  ALU_B &  _LC017 &  RS_B
         #  ADDR_B &  ALU_B &  _LC017 & !RS_B & !RSOUT7;

-- Node name is '~219~1' 
-- Equation name is '~219~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ010 $  _LC001);
  _EQ010 =  ADDR_B & !ALU_B &  ALUOUT7 & !_LC001 &  RS_B
         #  ADDR_B & !ALU_B & !ALUOUT7 &  _LC001 &  RS_B;

-- Node name is '~228~1' 
-- Equation name is '~228~1', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ011 $  _LC018);
  _EQ011 = !ADDR_B &  ADDROUT6 &  ALU_B & !_LC018 &  RS_B
         #  ADDR_B &  ALU_B & !_LC018 & !RS_B &  RSOUT6
         # !ADDR_B & !ADDROUT6 &  ALU_B &  _LC018 &  RS_B
         #  ADDR_B &  ALU_B &  _LC018 & !RS_B & !RSOUT6;

-- Node name is '~231~1' 
-- Equation name is '~231~1', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ012 $  GND);
  _EQ012 =  ADDR_B & !ALU_B &  ALUOUT6 &  RS_B
         #  _LC002 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~240~1' 
-- Equation name is '~240~1', location is LC013, type is buried.
-- synthesized logic cell 
_LC013   = LCELL( _EQ013 $  _LC029);
  _EQ013 = !ADDR_B &  ADDROUT5 &  ALU_B & !_LC029 &  RS_B
         #  ADDR_B &  ALU_B & !_LC029 & !RS_B &  RSOUT5
         # !ADDR_B & !ADDROUT5 &  ALU_B &  _LC029 &  RS_B
         #  ADDR_B &  ALU_B &  _LC029 & !RS_B & !RSOUT5;

-- Node name is '~243~1' 
-- Equation name is '~243~1', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ014 $  GND);
  _EQ014 =  ADDR_B & !ALU_B &  ALUOUT5 &  RS_B
         #  _LC013 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~252~1' 
-- Equation name is '~252~1', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ015 $  _LC025);
  _EQ015 = !ADDR_B &  ADDROUT4 &  ALU_B & !_LC025 &  RS_B
         #  ADDR_B &  ALU_B & !_LC025 & !RS_B &  RSOUT4
         # !ADDR_B & !ADDROUT4 &  ALU_B &  _LC025 &  RS_B
         #  ADDR_B &  ALU_B &  _LC025 & !RS_B & !RSOUT4;

-- Node name is '~255~1' 
-- Equation name is '~255~1', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ016 $  GND);
  _EQ016 =  ADDR_B & !ALU_B &  ALUOUT4 &  RS_B
         #  _LC009 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~264~1' 
-- Equation name is '~264~1', location is LC008, type is buried.
-- synthesized logic cell 
_LC008   = LCELL( _EQ017 $  _LC024);
  _EQ017 = !ADDR_B &  ADDROUT3 &  ALU_B & !_LC024 &  RS_B
         #  ADDR_B &  ALU_B & !_LC024 & !RS_B &  RSOUT3
         # !ADDR_B & !ADDROUT3 &  ALU_B &  _LC024 &  RS_B
         #  ADDR_B &  ALU_B &  _LC024 & !RS_B & !RSOUT3;

-- Node name is '~267~1' 
-- Equation name is '~267~1', location is LC024, type is buried.
-- synthesized logic cell 
_LC024   = LCELL( _EQ018 $  GND);
  _EQ018 =  ADDR_B & !ALU_B &  ALUOUT3 &  RS_B
         #  _LC008 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~276~1' 
-- Equation name is '~276~1', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ019 $  _LC022);
  _EQ019 = !ADDR_B &  ADDROUT2 &  ALU_B & !_LC022 &  RS_B
         #  ADDR_B &  ALU_B & !_LC022 & !RS_B &  RSOUT2
         # !ADDR_B & !ADDROUT2 &  ALU_B &  _LC022 &  RS_B
         #  ADDR_B &  ALU_B &  _LC022 & !RS_B & !RSOUT2;

-- Node name is '~279~1' 
-- Equation name is '~279~1', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ020 $  GND);
  _EQ020 =  ADDR_B & !ALU_B &  ALUOUT2 &  RS_B
         #  _LC005 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~288~1' 
-- Equation name is '~288~1', location is LC015, type is buried.
-- synthesized logic cell 
_LC015   = LCELL( _EQ021 $  _LC021);
  _EQ021 = !ADDR_B &  ADDROUT1 &  ALU_B & !_LC021 &  RS_B
         #  ADDR_B &  ALU_B & !_LC021 & !RS_B &  RSOUT1
         # !ADDR_B & !ADDROUT1 &  ALU_B &  _LC021 &  RS_B
         #  ADDR_B &  ALU_B &  _LC021 & !RS_B & !RSOUT1;

-- Node name is '~291~1' 
-- Equation name is '~291~1', location is LC021, type is buried.
-- synthesized logic cell 
_LC021   = LCELL( _EQ022 $  GND);
  _EQ022 =  ADDR_B & !ALU_B &  ALUOUT1 &  RS_B
         #  _LC015 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);

-- Node name is '~300~1' 
-- Equation name is '~300~1', location is LC004, type is buried.
-- synthesized logic cell 
_LC004   = LCELL( _EQ023 $  _LC019);
  _EQ023 = !ADDR_B &  ADDROUT0 &  ALU_B & !_LC019 &  RS_B
         #  ADDR_B &  ALU_B & !_LC019 & !RS_B &  RSOUT0
         # !ADDR_B & !ADDROUT0 &  ALU_B &  _LC019 &  RS_B
         #  ADDR_B &  ALU_B &  _LC019 & !RS_B & !RSOUT0;

-- Node name is '~303~1' 
-- Equation name is '~303~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ024 $  GND);
  _EQ024 =  ADDR_B & !ALU_B &  ALUOUT0 &  RS_B
         #  _LC004 &  _X001;
  _X001  = EXP( ADDR_B & !ALU_B &  RS_B);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information               d:\maxplus\projects\exp5\mux\mux3\mux3_1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,791K
