//==============================================================================
// Copyright (c) 2010-2018 Advanced Micro Devices, Inc. All rights reserved.
/// \author AMD Developer Tools Team
/// \file
/// \brief  VK internal counter definitions for GFX9
//==============================================================================

#include "GPAInternalCountersGfx9.h"
#include "InternalCountersVKGfx9.h"

// This file is autogenerated by the ConvertHWEnums project

GPA_HardwareCounterDesc* VKCounterGroupArrayGfx9[] =
{
    CPFcountersGfx9,
    IA0countersGfx9,
    IA1countersGfx9,
    VGT0countersGfx9,
    VGT1countersGfx9,
    VGT2countersGfx9,
    VGT3countersGfx9,
    PA_SU0countersGfx9,
    PA_SU1countersGfx9,
    PA_SU2countersGfx9,
    PA_SU3countersGfx9,
    PA_SC0countersGfx9,
    PA_SC1countersGfx9,
    PA_SC2countersGfx9,
    PA_SC3countersGfx9,
    SPI0countersGfx9,
    SPI1countersGfx9,
    SPI2countersGfx9,
    SPI3countersGfx9,
    SQ0countersGfx9,
    SQ1countersGfx9,
    SQ2countersGfx9,
    SQ3countersGfx9,
    SQ_ES0countersGfx9,
    SQ_ES1countersGfx9,
    SQ_ES2countersGfx9,
    SQ_ES3countersGfx9,
    SQ_GS0countersGfx9,
    SQ_GS1countersGfx9,
    SQ_GS2countersGfx9,
    SQ_GS3countersGfx9,
    SQ_VS0countersGfx9,
    SQ_VS1countersGfx9,
    SQ_VS2countersGfx9,
    SQ_VS3countersGfx9,
    SQ_PS0countersGfx9,
    SQ_PS1countersGfx9,
    SQ_PS2countersGfx9,
    SQ_PS3countersGfx9,
    SQ_LS0countersGfx9,
    SQ_LS1countersGfx9,
    SQ_LS2countersGfx9,
    SQ_LS3countersGfx9,
    SQ_HS0countersGfx9,
    SQ_HS1countersGfx9,
    SQ_HS2countersGfx9,
    SQ_HS3countersGfx9,
    SQ_CS0countersGfx9,
    SQ_CS1countersGfx9,
    SQ_CS2countersGfx9,
    SQ_CS3countersGfx9,
    SX0countersGfx9,
    SX1countersGfx9,
    SX2countersGfx9,
    SX3countersGfx9,
    TA0countersGfx9,
    TA1countersGfx9,
    TA2countersGfx9,
    TA3countersGfx9,
    TA4countersGfx9,
    TA5countersGfx9,
    TA6countersGfx9,
    TA7countersGfx9,
    TA8countersGfx9,
    TA9countersGfx9,
    TA10countersGfx9,
    TA11countersGfx9,
    TA12countersGfx9,
    TA13countersGfx9,
    TA14countersGfx9,
    TA15countersGfx9,
    TA16countersGfx9,
    TA17countersGfx9,
    TA18countersGfx9,
    TA19countersGfx9,
    TA20countersGfx9,
    TA21countersGfx9,
    TA22countersGfx9,
    TA23countersGfx9,
    TA24countersGfx9,
    TA25countersGfx9,
    TA26countersGfx9,
    TA27countersGfx9,
    TA28countersGfx9,
    TA29countersGfx9,
    TA30countersGfx9,
    TA31countersGfx9,
    TA32countersGfx9,
    TA33countersGfx9,
    TA34countersGfx9,
    TA35countersGfx9,
    TA36countersGfx9,
    TA37countersGfx9,
    TA38countersGfx9,
    TA39countersGfx9,
    TA40countersGfx9,
    TA41countersGfx9,
    TA42countersGfx9,
    TA43countersGfx9,
    TA44countersGfx9,
    TA45countersGfx9,
    TA46countersGfx9,
    TA47countersGfx9,
    TA48countersGfx9,
    TA49countersGfx9,
    TA50countersGfx9,
    TA51countersGfx9,
    TA52countersGfx9,
    TA53countersGfx9,
    TA54countersGfx9,
    TA55countersGfx9,
    TA56countersGfx9,
    TA57countersGfx9,
    TA58countersGfx9,
    TA59countersGfx9,
    TA60countersGfx9,
    TA61countersGfx9,
    TA62countersGfx9,
    TA63countersGfx9,
    TD0countersGfx9,
    TD1countersGfx9,
    TD2countersGfx9,
    TD3countersGfx9,
    TD4countersGfx9,
    TD5countersGfx9,
    TD6countersGfx9,
    TD7countersGfx9,
    TD8countersGfx9,
    TD9countersGfx9,
    TD10countersGfx9,
    TD11countersGfx9,
    TD12countersGfx9,
    TD13countersGfx9,
    TD14countersGfx9,
    TD15countersGfx9,
    TD16countersGfx9,
    TD17countersGfx9,
    TD18countersGfx9,
    TD19countersGfx9,
    TD20countersGfx9,
    TD21countersGfx9,
    TD22countersGfx9,
    TD23countersGfx9,
    TD24countersGfx9,
    TD25countersGfx9,
    TD26countersGfx9,
    TD27countersGfx9,
    TD28countersGfx9,
    TD29countersGfx9,
    TD30countersGfx9,
    TD31countersGfx9,
    TD32countersGfx9,
    TD33countersGfx9,
    TD34countersGfx9,
    TD35countersGfx9,
    TD36countersGfx9,
    TD37countersGfx9,
    TD38countersGfx9,
    TD39countersGfx9,
    TD40countersGfx9,
    TD41countersGfx9,
    TD42countersGfx9,
    TD43countersGfx9,
    TD44countersGfx9,
    TD45countersGfx9,
    TD46countersGfx9,
    TD47countersGfx9,
    TD48countersGfx9,
    TD49countersGfx9,
    TD50countersGfx9,
    TD51countersGfx9,
    TD52countersGfx9,
    TD53countersGfx9,
    TD54countersGfx9,
    TD55countersGfx9,
    TD56countersGfx9,
    TD57countersGfx9,
    TD58countersGfx9,
    TD59countersGfx9,
    TD60countersGfx9,
    TD61countersGfx9,
    TD62countersGfx9,
    TD63countersGfx9,
    TCP0countersGfx9,
    TCP1countersGfx9,
    TCP2countersGfx9,
    TCP3countersGfx9,
    TCP4countersGfx9,
    TCP5countersGfx9,
    TCP6countersGfx9,
    TCP7countersGfx9,
    TCP8countersGfx9,
    TCP9countersGfx9,
    TCP10countersGfx9,
    TCP11countersGfx9,
    TCP12countersGfx9,
    TCP13countersGfx9,
    TCP14countersGfx9,
    TCP15countersGfx9,
    TCP16countersGfx9,
    TCP17countersGfx9,
    TCP18countersGfx9,
    TCP19countersGfx9,
    TCP20countersGfx9,
    TCP21countersGfx9,
    TCP22countersGfx9,
    TCP23countersGfx9,
    TCP24countersGfx9,
    TCP25countersGfx9,
    TCP26countersGfx9,
    TCP27countersGfx9,
    TCP28countersGfx9,
    TCP29countersGfx9,
    TCP30countersGfx9,
    TCP31countersGfx9,
    TCP32countersGfx9,
    TCP33countersGfx9,
    TCP34countersGfx9,
    TCP35countersGfx9,
    TCP36countersGfx9,
    TCP37countersGfx9,
    TCP38countersGfx9,
    TCP39countersGfx9,
    TCP40countersGfx9,
    TCP41countersGfx9,
    TCP42countersGfx9,
    TCP43countersGfx9,
    TCP44countersGfx9,
    TCP45countersGfx9,
    TCP46countersGfx9,
    TCP47countersGfx9,
    TCP48countersGfx9,
    TCP49countersGfx9,
    TCP50countersGfx9,
    TCP51countersGfx9,
    TCP52countersGfx9,
    TCP53countersGfx9,
    TCP54countersGfx9,
    TCP55countersGfx9,
    TCP56countersGfx9,
    TCP57countersGfx9,
    TCP58countersGfx9,
    TCP59countersGfx9,
    TCP60countersGfx9,
    TCP61countersGfx9,
    TCP62countersGfx9,
    TCP63countersGfx9,
    TCC0countersGfx9,
    TCC1countersGfx9,
    TCC2countersGfx9,
    TCC3countersGfx9,
    TCC4countersGfx9,
    TCC5countersGfx9,
    TCC6countersGfx9,
    TCC7countersGfx9,
    TCC8countersGfx9,
    TCC9countersGfx9,
    TCC10countersGfx9,
    TCC11countersGfx9,
    TCC12countersGfx9,
    TCC13countersGfx9,
    TCC14countersGfx9,
    TCC15countersGfx9,
    TCA0countersGfx9,
    TCA1countersGfx9,
    DB0countersGfx9,
    DB1countersGfx9,
    DB2countersGfx9,
    DB3countersGfx9,
    DB4countersGfx9,
    DB5countersGfx9,
    DB6countersGfx9,
    DB7countersGfx9,
    DB8countersGfx9,
    DB9countersGfx9,
    DB10countersGfx9,
    DB11countersGfx9,
    DB12countersGfx9,
    DB13countersGfx9,
    DB14countersGfx9,
    DB15countersGfx9,
    CB0countersGfx9,
    CB1countersGfx9,
    CB2countersGfx9,
    CB3countersGfx9,
    CB4countersGfx9,
    CB5countersGfx9,
    CB6countersGfx9,
    CB7countersGfx9,
    CB8countersGfx9,
    CB9countersGfx9,
    CB10countersGfx9,
    CB11countersGfx9,
    CB12countersGfx9,
    CB13countersGfx9,
    CB14countersGfx9,
    CB15countersGfx9,
    GDScountersGfx9,
    GRBMcountersGfx9,
    GRBMSE0countersGfx9,
    GRBMSE1countersGfx9,
    GRBMSE2countersGfx9,
    GRBMSE3countersGfx9,
    RLCcountersGfx9,
    SDMA0countersGfx9,
    SDMA1countersGfx9,
    CPGcountersGfx9,
    CPCcountersGfx9,
    WDcountersGfx9,
    ATCcountersGfx9,
    ATCL2countersGfx9,
    MCVML2countersGfx9,
    GCEA0countersGfx9,
    GCEA1countersGfx9,
    GCEA2countersGfx9,
    GCEA3countersGfx9,
    GCEA4countersGfx9,
    GCEA5countersGfx9,
    GCEA6countersGfx9,
    GCEA7countersGfx9,
    GCEA8countersGfx9,
    GCEA9countersGfx9,
    GCEA10countersGfx9,
    GCEA11countersGfx9,
    GCEA12countersGfx9,
    GCEA13countersGfx9,
    GCEA14countersGfx9,
    GCEA15countersGfx9,
    RPBcountersGfx9,
    RMI0countersGfx9,
    RMI1countersGfx9,
    RMI2countersGfx9,
    RMI3countersGfx9,
    RMI4countersGfx9,
    RMI5countersGfx9,
    RMI6countersGfx9,
    RMI7countersGfx9,
    GPUTimecountersGfx9,
};

GPA_CounterGroupDesc HWVKGroupsGfx9[] =
{
    {0, "CPF", 0, 32, 2},
    {1, "IA0", 0, 32, 4},
    {2, "IA1", 1, 32, 4},
    {3, "VGT0", 0, 148, 4},
    {4, "VGT1", 1, 148, 4},
    {5, "VGT2", 2, 148, 4},
    {6, "VGT3", 3, 148, 4},
    {7, "PA_SU0", 0, 292, 4},
    {8, "PA_SU1", 1, 292, 4},
    {9, "PA_SU2", 2, 292, 4},
    {10, "PA_SU3", 3, 292, 4},
    {11, "PA_SC0", 0, 491, 8},
    {12, "PA_SC1", 1, 491, 8},
    {13, "PA_SC2", 2, 491, 8},
    {14, "PA_SC3", 3, 491, 8},
    {15, "SPI0", 0, 196, 6},
    {16, "SPI1", 1, 196, 6},
    {17, "SPI2", 2, 196, 6},
    {18, "SPI3", 3, 196, 6},
    {19, "SQ0", 0, 374, 16},
    {20, "SQ1", 1, 374, 16},
    {21, "SQ2", 2, 374, 16},
    {22, "SQ3", 3, 374, 16},
    {23, "SQ_ES0", 0, 374, 16},
    {24, "SQ_ES1", 1, 374, 16},
    {25, "SQ_ES2", 2, 374, 16},
    {26, "SQ_ES3", 3, 374, 16},
    {27, "SQ_GS0", 0, 374, 16},
    {28, "SQ_GS1", 1, 374, 16},
    {29, "SQ_GS2", 2, 374, 16},
    {30, "SQ_GS3", 3, 374, 16},
    {31, "SQ_VS0", 0, 374, 16},
    {32, "SQ_VS1", 1, 374, 16},
    {33, "SQ_VS2", 2, 374, 16},
    {34, "SQ_VS3", 3, 374, 16},
    {35, "SQ_PS0", 0, 374, 16},
    {36, "SQ_PS1", 1, 374, 16},
    {37, "SQ_PS2", 2, 374, 16},
    {38, "SQ_PS3", 3, 374, 16},
    {39, "SQ_LS0", 0, 374, 16},
    {40, "SQ_LS1", 1, 374, 16},
    {41, "SQ_LS2", 2, 374, 16},
    {42, "SQ_LS3", 3, 374, 16},
    {43, "SQ_HS0", 0, 374, 16},
    {44, "SQ_HS1", 1, 374, 16},
    {45, "SQ_HS2", 2, 374, 16},
    {46, "SQ_HS3", 3, 374, 16},
    {47, "SQ_CS0", 0, 374, 16},
    {48, "SQ_CS1", 1, 374, 16},
    {49, "SQ_CS2", 2, 374, 16},
    {50, "SQ_CS3", 3, 374, 16},
    {51, "SX0", 0, 208, 4},
    {52, "SX1", 1, 208, 4},
    {53, "SX2", 2, 208, 4},
    {54, "SX3", 3, 208, 4},
    {55, "TA0", 0, 119, 2},
    {56, "TA1", 1, 119, 2},
    {57, "TA2", 2, 119, 2},
    {58, "TA3", 3, 119, 2},
    {59, "TA4", 4, 119, 2},
    {60, "TA5", 5, 119, 2},
    {61, "TA6", 6, 119, 2},
    {62, "TA7", 7, 119, 2},
    {63, "TA8", 8, 119, 2},
    {64, "TA9", 9, 119, 2},
    {65, "TA10", 10, 119, 2},
    {66, "TA11", 11, 119, 2},
    {67, "TA12", 12, 119, 2},
    {68, "TA13", 13, 119, 2},
    {69, "TA14", 14, 119, 2},
    {70, "TA15", 15, 119, 2},
    {71, "TA16", 16, 119, 2},
    {72, "TA17", 17, 119, 2},
    {73, "TA18", 18, 119, 2},
    {74, "TA19", 19, 119, 2},
    {75, "TA20", 20, 119, 2},
    {76, "TA21", 21, 119, 2},
    {77, "TA22", 22, 119, 2},
    {78, "TA23", 23, 119, 2},
    {79, "TA24", 24, 119, 2},
    {80, "TA25", 25, 119, 2},
    {81, "TA26", 26, 119, 2},
    {82, "TA27", 27, 119, 2},
    {83, "TA28", 28, 119, 2},
    {84, "TA29", 29, 119, 2},
    {85, "TA30", 30, 119, 2},
    {86, "TA31", 31, 119, 2},
    {87, "TA32", 32, 119, 2},
    {88, "TA33", 33, 119, 2},
    {89, "TA34", 34, 119, 2},
    {90, "TA35", 35, 119, 2},
    {91, "TA36", 36, 119, 2},
    {92, "TA37", 37, 119, 2},
    {93, "TA38", 38, 119, 2},
    {94, "TA39", 39, 119, 2},
    {95, "TA40", 40, 119, 2},
    {96, "TA41", 41, 119, 2},
    {97, "TA42", 42, 119, 2},
    {98, "TA43", 43, 119, 2},
    {99, "TA44", 44, 119, 2},
    {100, "TA45", 45, 119, 2},
    {101, "TA46", 46, 119, 2},
    {102, "TA47", 47, 119, 2},
    {103, "TA48", 48, 119, 2},
    {104, "TA49", 49, 119, 2},
    {105, "TA50", 50, 119, 2},
    {106, "TA51", 51, 119, 2},
    {107, "TA52", 52, 119, 2},
    {108, "TA53", 53, 119, 2},
    {109, "TA54", 54, 119, 2},
    {110, "TA55", 55, 119, 2},
    {111, "TA56", 56, 119, 2},
    {112, "TA57", 57, 119, 2},
    {113, "TA58", 58, 119, 2},
    {114, "TA59", 59, 119, 2},
    {115, "TA60", 60, 119, 2},
    {116, "TA61", 61, 119, 2},
    {117, "TA62", 62, 119, 2},
    {118, "TA63", 63, 119, 2},
    {119, "TD0", 0, 57, 2},
    {120, "TD1", 1, 57, 2},
    {121, "TD2", 2, 57, 2},
    {122, "TD3", 3, 57, 2},
    {123, "TD4", 4, 57, 2},
    {124, "TD5", 5, 57, 2},
    {125, "TD6", 6, 57, 2},
    {126, "TD7", 7, 57, 2},
    {127, "TD8", 8, 57, 2},
    {128, "TD9", 9, 57, 2},
    {129, "TD10", 10, 57, 2},
    {130, "TD11", 11, 57, 2},
    {131, "TD12", 12, 57, 2},
    {132, "TD13", 13, 57, 2},
    {133, "TD14", 14, 57, 2},
    {134, "TD15", 15, 57, 2},
    {135, "TD16", 16, 57, 2},
    {136, "TD17", 17, 57, 2},
    {137, "TD18", 18, 57, 2},
    {138, "TD19", 19, 57, 2},
    {139, "TD20", 20, 57, 2},
    {140, "TD21", 21, 57, 2},
    {141, "TD22", 22, 57, 2},
    {142, "TD23", 23, 57, 2},
    {143, "TD24", 24, 57, 2},
    {144, "TD25", 25, 57, 2},
    {145, "TD26", 26, 57, 2},
    {146, "TD27", 27, 57, 2},
    {147, "TD28", 28, 57, 2},
    {148, "TD29", 29, 57, 2},
    {149, "TD30", 30, 57, 2},
    {150, "TD31", 31, 57, 2},
    {151, "TD32", 32, 57, 2},
    {152, "TD33", 33, 57, 2},
    {153, "TD34", 34, 57, 2},
    {154, "TD35", 35, 57, 2},
    {155, "TD36", 36, 57, 2},
    {156, "TD37", 37, 57, 2},
    {157, "TD38", 38, 57, 2},
    {158, "TD39", 39, 57, 2},
    {159, "TD40", 40, 57, 2},
    {160, "TD41", 41, 57, 2},
    {161, "TD42", 42, 57, 2},
    {162, "TD43", 43, 57, 2},
    {163, "TD44", 44, 57, 2},
    {164, "TD45", 45, 57, 2},
    {165, "TD46", 46, 57, 2},
    {166, "TD47", 47, 57, 2},
    {167, "TD48", 48, 57, 2},
    {168, "TD49", 49, 57, 2},
    {169, "TD50", 50, 57, 2},
    {170, "TD51", 51, 57, 2},
    {171, "TD52", 52, 57, 2},
    {172, "TD53", 53, 57, 2},
    {173, "TD54", 54, 57, 2},
    {174, "TD55", 55, 57, 2},
    {175, "TD56", 56, 57, 2},
    {176, "TD57", 57, 57, 2},
    {177, "TD58", 58, 57, 2},
    {178, "TD59", 59, 57, 2},
    {179, "TD60", 60, 57, 2},
    {180, "TD61", 61, 57, 2},
    {181, "TD62", 62, 57, 2},
    {182, "TD63", 63, 57, 2},
    {183, "TCP0", 0, 85, 4},
    {184, "TCP1", 1, 85, 4},
    {185, "TCP2", 2, 85, 4},
    {186, "TCP3", 3, 85, 4},
    {187, "TCP4", 4, 85, 4},
    {188, "TCP5", 5, 85, 4},
    {189, "TCP6", 6, 85, 4},
    {190, "TCP7", 7, 85, 4},
    {191, "TCP8", 8, 85, 4},
    {192, "TCP9", 9, 85, 4},
    {193, "TCP10", 10, 85, 4},
    {194, "TCP11", 11, 85, 4},
    {195, "TCP12", 12, 85, 4},
    {196, "TCP13", 13, 85, 4},
    {197, "TCP14", 14, 85, 4},
    {198, "TCP15", 15, 85, 4},
    {199, "TCP16", 16, 85, 4},
    {200, "TCP17", 17, 85, 4},
    {201, "TCP18", 18, 85, 4},
    {202, "TCP19", 19, 85, 4},
    {203, "TCP20", 20, 85, 4},
    {204, "TCP21", 21, 85, 4},
    {205, "TCP22", 22, 85, 4},
    {206, "TCP23", 23, 85, 4},
    {207, "TCP24", 24, 85, 4},
    {208, "TCP25", 25, 85, 4},
    {209, "TCP26", 26, 85, 4},
    {210, "TCP27", 27, 85, 4},
    {211, "TCP28", 28, 85, 4},
    {212, "TCP29", 29, 85, 4},
    {213, "TCP30", 30, 85, 4},
    {214, "TCP31", 31, 85, 4},
    {215, "TCP32", 32, 85, 4},
    {216, "TCP33", 33, 85, 4},
    {217, "TCP34", 34, 85, 4},
    {218, "TCP35", 35, 85, 4},
    {219, "TCP36", 36, 85, 4},
    {220, "TCP37", 37, 85, 4},
    {221, "TCP38", 38, 85, 4},
    {222, "TCP39", 39, 85, 4},
    {223, "TCP40", 40, 85, 4},
    {224, "TCP41", 41, 85, 4},
    {225, "TCP42", 42, 85, 4},
    {226, "TCP43", 43, 85, 4},
    {227, "TCP44", 44, 85, 4},
    {228, "TCP45", 45, 85, 4},
    {229, "TCP46", 46, 85, 4},
    {230, "TCP47", 47, 85, 4},
    {231, "TCP48", 48, 85, 4},
    {232, "TCP49", 49, 85, 4},
    {233, "TCP50", 50, 85, 4},
    {234, "TCP51", 51, 85, 4},
    {235, "TCP52", 52, 85, 4},
    {236, "TCP53", 53, 85, 4},
    {237, "TCP54", 54, 85, 4},
    {238, "TCP55", 55, 85, 4},
    {239, "TCP56", 56, 85, 4},
    {240, "TCP57", 57, 85, 4},
    {241, "TCP58", 58, 85, 4},
    {242, "TCP59", 59, 85, 4},
    {243, "TCP60", 60, 85, 4},
    {244, "TCP61", 61, 85, 4},
    {245, "TCP62", 62, 85, 4},
    {246, "TCP63", 63, 85, 4},
    {247, "TCC0", 0, 256, 4},
    {248, "TCC1", 1, 256, 4},
    {249, "TCC2", 2, 256, 4},
    {250, "TCC3", 3, 256, 4},
    {251, "TCC4", 4, 256, 4},
    {252, "TCC5", 5, 256, 4},
    {253, "TCC6", 6, 256, 4},
    {254, "TCC7", 7, 256, 4},
    {255, "TCC8", 8, 256, 4},
    {256, "TCC9", 9, 256, 4},
    {257, "TCC10", 10, 256, 4},
    {258, "TCC11", 11, 256, 4},
    {259, "TCC12", 12, 256, 4},
    {260, "TCC13", 13, 256, 4},
    {261, "TCC14", 14, 256, 4},
    {262, "TCC15", 15, 256, 4},
    {263, "TCA0", 0, 35, 4},
    {264, "TCA1", 1, 35, 4},
    {265, "DB0", 0, 328, 4},
    {266, "DB1", 1, 328, 4},
    {267, "DB2", 2, 328, 4},
    {268, "DB3", 3, 328, 4},
    {269, "DB4", 4, 328, 4},
    {270, "DB5", 5, 328, 4},
    {271, "DB6", 6, 328, 4},
    {272, "DB7", 7, 328, 4},
    {273, "DB8", 8, 328, 4},
    {274, "DB9", 9, 328, 4},
    {275, "DB10", 10, 328, 4},
    {276, "DB11", 11, 328, 4},
    {277, "DB12", 12, 328, 4},
    {278, "DB13", 13, 328, 4},
    {279, "DB14", 14, 328, 4},
    {280, "DB15", 15, 328, 4},
    {281, "CB0", 0, 438, 4},
    {282, "CB1", 1, 438, 4},
    {283, "CB2", 2, 438, 4},
    {284, "CB3", 3, 438, 4},
    {285, "CB4", 4, 438, 4},
    {286, "CB5", 5, 438, 4},
    {287, "CB6", 6, 438, 4},
    {288, "CB7", 7, 438, 4},
    {289, "CB8", 8, 438, 4},
    {290, "CB9", 9, 438, 4},
    {291, "CB10", 10, 438, 4},
    {292, "CB11", 11, 438, 4},
    {293, "CB12", 12, 438, 4},
    {294, "CB13", 13, 438, 4},
    {295, "CB14", 14, 438, 4},
    {296, "CB15", 15, 438, 4},
    {297, "GDS", 0, 121, 4},
    {298, "GRBM", 0, 38, 2},
    {299, "GRBMSE0", 0, 16, 4},
    {300, "GRBMSE1", 1, 16, 4},
    {301, "GRBMSE2", 2, 16, 4},
    {302, "GRBMSE3", 3, 16, 4},
    {303, "RLC", 0, 7, 2},
    {304, "SDMA0", 0, 97, 2},
    {305, "SDMA1", 1, 97, 2},
    {306, "CPG", 0, 60, 2},
    {307, "CPC", 0, 35, 2},
    {308, "WD", 0, 58, 4},
    {309, "ATC", 0, 24, 4},
    {310, "ATCL2", 0, 8, 2},
    {311, "MCVML2", 0, 21, 8},
    {312, "GCEA0", 0, 77, 2},
    {313, "GCEA1", 1, 77, 2},
    {314, "GCEA2", 2, 77, 2},
    {315, "GCEA3", 3, 77, 2},
    {316, "GCEA4", 4, 77, 2},
    {317, "GCEA5", 5, 77, 2},
    {318, "GCEA6", 6, 77, 2},
    {319, "GCEA7", 7, 77, 2},
    {320, "GCEA8", 8, 77, 2},
    {321, "GCEA9", 9, 77, 2},
    {322, "GCEA10", 10, 77, 2},
    {323, "GCEA11", 11, 77, 2},
    {324, "GCEA12", 12, 77, 2},
    {325, "GCEA13", 13, 77, 2},
    {326, "GCEA14", 14, 77, 2},
    {327, "GCEA15", 15, 77, 2},
    {328, "RPB", 0, 63, 4},
    {329, "RMI0", 0, 257, 4},
    {330, "RMI1", 1, 257, 4},
    {331, "RMI2", 2, 257, 4},
    {332, "RMI3", 3, 257, 4},
    {333, "RMI4", 4, 257, 4},
    {334, "RMI5", 5, 257, 4},
    {335, "RMI6", 6, 257, 4},
    {336, "RMI7", 7, 257, 4},
    {337, "GPUTime", 0, 2, 2},
};

GPA_SQCounterGroupDesc HWVKSQGroupsGfx9[] =
{
    {19, 0, SQ_ALL},
    {20, 1, SQ_ALL},
    {21, 2, SQ_ALL},
    {22, 3, SQ_ALL},
    {23, 0, SQ_ES},
    {24, 1, SQ_ES},
    {25, 2, SQ_ES},
    {26, 3, SQ_ES},
    {27, 0, SQ_GS},
    {28, 1, SQ_GS},
    {29, 2, SQ_GS},
    {30, 3, SQ_GS},
    {31, 0, SQ_VS},
    {32, 1, SQ_VS},
    {33, 2, SQ_VS},
    {34, 3, SQ_VS},
    {35, 0, SQ_PS},
    {36, 1, SQ_PS},
    {37, 2, SQ_PS},
    {38, 3, SQ_PS},
    {39, 0, SQ_LS},
    {40, 1, SQ_LS},
    {41, 2, SQ_LS},
    {42, 3, SQ_LS},
    {43, 0, SQ_HS},
    {44, 1, SQ_HS},
    {45, 2, SQ_HS},
    {46, 3, SQ_HS},
    {47, 0, SQ_CS},
    {48, 1, SQ_CS},
    {49, 2, SQ_CS},
    {50, 3, SQ_CS},
};


unsigned int HWVKSQIsolatedGroupsGfx9[] =
{
    55, // Ta
    56, // Ta
    57, // Ta
    58, // Ta
    59, // Ta
    60, // Ta
    61, // Ta
    62, // Ta
    63, // Ta
    64, // Ta
    65, // Ta
    66, // Ta
    67, // Ta
    68, // Ta
    69, // Ta
    70, // Ta
    71, // Ta
    72, // Ta
    73, // Ta
    74, // Ta
    75, // Ta
    76, // Ta
    77, // Ta
    78, // Ta
    79, // Ta
    80, // Ta
    81, // Ta
    82, // Ta
    83, // Ta
    84, // Ta
    85, // Ta
    86, // Ta
    87, // Ta
    88, // Ta
    89, // Ta
    90, // Ta
    91, // Ta
    92, // Ta
    93, // Ta
    94, // Ta
    95, // Ta
    96, // Ta
    97, // Ta
    98, // Ta
    99, // Ta
    100, // Ta
    101, // Ta
    102, // Ta
    103, // Ta
    104, // Ta
    105, // Ta
    106, // Ta
    107, // Ta
    108, // Ta
    109, // Ta
    110, // Ta
    111, // Ta
    112, // Ta
    113, // Ta
    114, // Ta
    115, // Ta
    116, // Ta
    117, // Ta
    118, // Ta
    119, // Td
    120, // Td
    121, // Td
    122, // Td
    123, // Td
    124, // Td
    125, // Td
    126, // Td
    127, // Td
    128, // Td
    129, // Td
    130, // Td
    131, // Td
    132, // Td
    133, // Td
    134, // Td
    135, // Td
    136, // Td
    137, // Td
    138, // Td
    139, // Td
    140, // Td
    141, // Td
    142, // Td
    143, // Td
    144, // Td
    145, // Td
    146, // Td
    147, // Td
    148, // Td
    149, // Td
    150, // Td
    151, // Td
    152, // Td
    153, // Td
    154, // Td
    155, // Td
    156, // Td
    157, // Td
    158, // Td
    159, // Td
    160, // Td
    161, // Td
    162, // Td
    163, // Td
    164, // Td
    165, // Td
    166, // Td
    167, // Td
    168, // Td
    169, // Td
    170, // Td
    171, // Td
    172, // Td
    173, // Td
    174, // Td
    175, // Td
    176, // Td
    177, // Td
    178, // Td
    179, // Td
    180, // Td
    181, // Td
    182, // Td
    183, // Tcp
    184, // Tcp
    185, // Tcp
    186, // Tcp
    187, // Tcp
    188, // Tcp
    189, // Tcp
    190, // Tcp
    191, // Tcp
    192, // Tcp
    193, // Tcp
    194, // Tcp
    195, // Tcp
    196, // Tcp
    197, // Tcp
    198, // Tcp
    199, // Tcp
    200, // Tcp
    201, // Tcp
    202, // Tcp
    203, // Tcp
    204, // Tcp
    205, // Tcp
    206, // Tcp
    207, // Tcp
    208, // Tcp
    209, // Tcp
    210, // Tcp
    211, // Tcp
    212, // Tcp
    213, // Tcp
    214, // Tcp
    215, // Tcp
    216, // Tcp
    217, // Tcp
    218, // Tcp
    219, // Tcp
    220, // Tcp
    221, // Tcp
    222, // Tcp
    223, // Tcp
    224, // Tcp
    225, // Tcp
    226, // Tcp
    227, // Tcp
    228, // Tcp
    229, // Tcp
    230, // Tcp
    231, // Tcp
    232, // Tcp
    233, // Tcp
    234, // Tcp
    235, // Tcp
    236, // Tcp
    237, // Tcp
    238, // Tcp
    239, // Tcp
    240, // Tcp
    241, // Tcp
    242, // Tcp
    243, // Tcp
    244, // Tcp
    245, // Tcp
    246, // Tcp
    247, // Tcc
    248, // Tcc
    249, // Tcc
    250, // Tcc
    251, // Tcc
    252, // Tcc
    253, // Tcc
    254, // Tcc
    255, // Tcc
    256, // Tcc
    257, // Tcc
    258, // Tcc
    259, // Tcc
    260, // Tcc
    261, // Tcc
    262, // Tcc
    263, // Tca
    264, // Tca
};

VkGpaPerfBlockAMD HWVKDriverEnumGfx9[] =
{
    VK_GPA_PERF_BLOCK_CPF_AMD,
    VK_GPA_PERF_BLOCK_IA_AMD,
    VK_GPA_PERF_BLOCK_IA_AMD,
    VK_GPA_PERF_BLOCK_VGT_AMD,
    VK_GPA_PERF_BLOCK_VGT_AMD,
    VK_GPA_PERF_BLOCK_VGT_AMD,
    VK_GPA_PERF_BLOCK_VGT_AMD,
    VK_GPA_PERF_BLOCK_PA_AMD,
    VK_GPA_PERF_BLOCK_PA_AMD,
    VK_GPA_PERF_BLOCK_PA_AMD,
    VK_GPA_PERF_BLOCK_PA_AMD,
    VK_GPA_PERF_BLOCK_SC_AMD,
    VK_GPA_PERF_BLOCK_SC_AMD,
    VK_GPA_PERF_BLOCK_SC_AMD,
    VK_GPA_PERF_BLOCK_SC_AMD,
    VK_GPA_PERF_BLOCK_SPI_AMD,
    VK_GPA_PERF_BLOCK_SPI_AMD,
    VK_GPA_PERF_BLOCK_SPI_AMD,
    VK_GPA_PERF_BLOCK_SPI_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SQ_AMD,
    VK_GPA_PERF_BLOCK_SX_AMD,
    VK_GPA_PERF_BLOCK_SX_AMD,
    VK_GPA_PERF_BLOCK_SX_AMD,
    VK_GPA_PERF_BLOCK_SX_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TA_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TD_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCP_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCC_AMD,
    VK_GPA_PERF_BLOCK_TCA_AMD,
    VK_GPA_PERF_BLOCK_TCA_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_DB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_CB_AMD,
    VK_GPA_PERF_BLOCK_GDS_AMD,
    VK_GPA_PERF_BLOCK_GRBM_AMD,
    VK_GPA_PERF_BLOCK_GRBM_SE_AMD,
    VK_GPA_PERF_BLOCK_GRBM_SE_AMD,
    VK_GPA_PERF_BLOCK_GRBM_SE_AMD,
    VK_GPA_PERF_BLOCK_GRBM_SE_AMD,
    VK_GPA_PERF_BLOCK_RLC_AMD,
    VK_GPA_PERF_BLOCK_DMA_AMD,
    VK_GPA_PERF_BLOCK_DMA_AMD,
    VK_GPA_PERF_BLOCK_CPG_AMD,
    VK_GPA_PERF_BLOCK_CPC_AMD,
    VK_GPA_PERF_BLOCK_WD_AMD,
    VK_GPA_PERF_BLOCK_ATC_AMD,
    VK_GPA_PERF_BLOCK_ATC_L2_AMD,
    VK_GPA_PERF_BLOCK_MC_VM_L2_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_EA_AMD,
    VK_GPA_PERF_BLOCK_RPB_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RMI_AMD,
    VK_GPA_PERF_BLOCK_RANGE_SIZE_AMD,
};

const unsigned int HWVKGPUTimeBottomToBottomIndexGfx9 = 54511;
const unsigned int HWVKGPUTimeTopToBottomIndexGfx9 = 54512;
const std::set<unsigned int> HWVKTimestampBlockIdsGfx9 = { 337 }; ///< Timestamp block id's for VK for Gfx9 family
const std::set<unsigned int> HWVKTimeCounterIndicesGfx9 = { 54511, 54512 }; ///< Timestamp counter indices for VK for Gfx9 family
const unsigned int HWVKGroupCountGfx9 = sizeof(HWVKGroupsGfx9) / sizeof(GPA_CounterGroupDesc);
const unsigned int HWVKSQGroupCountGfx9 = sizeof(HWVKSQGroupsGfx9) / sizeof(GPA_SQCounterGroupDesc);
const unsigned int HWVKSQIsolatedGroupCountGfx9 = sizeof(HWVKSQIsolatedGroupsGfx9) / sizeof(unsigned int);
