// Seed: 3017766553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  reg id_6;
  type_8(
      id_3, (1 == id_1)
  );
  always begin
    if (1 ^ id_3) id_6 <= id_6;
  end
endmodule
