library ieee; 
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 



entity BC is 
port(
instr: in std_logic_vector(31 downto 0); 
funct: in std_logic_vector(2 dwonto 0);
res  : in std_logic_vector(31 downto 0);
rs1_in,rs2_in : in std_logic_vector(31 downto 0) ;
Bres : out std_logic; 
); 
end BC;
