

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Sun Apr 12 22:53:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Mem
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.721|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      26|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      51|    -|
|Register         |        -|      -|      24|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      24|      77|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |saved_U  |mem_saved  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |temp_1_fu_82_p2     |     +    |      0|  0|  15|           8|           1|
    |icmp_ln14_fu_93_p2  |   icmp   |      0|  0|  11|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  26|          16|           9|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  15|          3|    1|          3|
    |out_r           |  21|          4|    8|         32|
    |saved_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  51|         10|   16|         56|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |saved_addr_reg_125  |  7|   0|    7|          0|
    |tempOutAddr         |  7|   0|    7|          0|
    |tempOutVal          |  8|   0|    8|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   24|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      mem     | return value |
|addr          |  in |    7|   ap_none  |     addr     |    scalar    |
|we            |  in |    1|   ap_none  |      we      |    scalar    |
|re            |  in |    1|   ap_none  |      re      |    scalar    |
|out_r         | out |    8|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

