{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682464092838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682464092839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:08:12 2023 " "Processing started: Tue Apr 25 18:08:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682464092839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464092839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3_top -c p3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464092839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682464093053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682464093054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_DST_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REG_DST_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_DST_MUX-behavioral " "Found design unit 1: REG_DST_MUX-behavioral" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101391 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_DST_MUX " "Found entity 1: REG_DST_MUX" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_ALU_CTRL-behavioral " "Found design unit 1: PL_ALU_CTRL-behavioral" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101392 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_ALU_CTRL " "Found entity 1: PL_ALU_CTRL" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_WB_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_WB_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_WB_MUX-behavioral " "Found design unit 1: PL_WB_MUX-behavioral" {  } { { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101392 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_WB_MUX " "Found entity 1: PL_WB_MUX" {  } { { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_BRANCH_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_BRANCH_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_BRANCH_MUX-behavioral " "Found design unit 1: PL_BRANCH_MUX-behavioral" {  } { { "PL_BRANCH_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_BRANCH_MUX.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101393 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_BRANCH_MUX " "Found entity 1: PL_BRANCH_MUX" {  } { { "PL_BRANCH_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_BRANCH_MUX.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWB_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MEMWB_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB_REG-behavioral " "Found design unit 1: MEMWB_REG-behavioral" {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_REG " "Found entity 1: MEMWB_REG" {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEM_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file EXMEM_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM_REG-behavioral " "Found design unit 1: EXMEM_REG-behavioral" {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_REG " "Found entity 1: EXMEM_REG" {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEEX_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DEEX_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEEX_REG-behavioral " "Found design unit 1: DEEX_REG-behavioral" {  } { { "DEEX_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DEEX_REG.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEEX_REG " "Found entity 1: DEEX_REG" {  } { { "DEEX_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DEEX_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFDE_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IFDE_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFDE_REG-behavioral " "Found design unit 1: IFDE_REG-behavioral" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFDE_REG " "Found entity 1: IFDE_REG" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CREATE_STALL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CREATE_STALL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CREATE_STALL-behavioral " "Found design unit 1: CREATE_STALL-behavioral" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101395 ""} { "Info" "ISGN_ENTITY_NAME" "1 CREATE_STALL " "Found entity 1: CREATE_STALL" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HAZARD_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file HAZARD_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HAZARD_UNIT-behavioral " "Found design unit 1: HAZARD_UNIT-behavioral" {  } { { "HAZARD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/HAZARD_UNIT.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101395 ""} { "Info" "ISGN_ENTITY_NAME" "1 HAZARD_UNIT " "Found entity 1: HAZARD_UNIT" {  } { { "HAZARD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/HAZARD_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BRANCH_ADDER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file BRANCH_ADDER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRANCH_ADDER-behavioral " "Found design unit 1: BRANCH_ADDER-behavioral" {  } { { "BRANCH_ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/BRANCH_ADDER.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101396 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_ADDER " "Found entity 1: BRANCH_ADDER" {  } { { "BRANCH_ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/BRANCH_ADDER.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-behavioral " "Found design unit 1: MUX3-behavioral" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND2BIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file AND2BIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2BIT-behavioral " "Found design unit 1: AND2BIT-behavioral" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/AND2BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101397 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2BIT " "Found entity 1: AND2BIT" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/AND2BIT.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-behavioral " "Found design unit 1: DECODER-behavioral" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101397 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32-behavioral " "Found design unit 1: MUX32-behavioral" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX32.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX32.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GEN_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file GEN_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_REG-behavioral " "Found design unit 1: GEN_REG-behavioral" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_REG " "Found entity 1: GEN_REG" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTERS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGISTERS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-structural " "Found design unit 1: REGISTERS-structural" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGWRITE.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGWRITE.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGWRITE-arch " "Found design unit 1: REGWRITE-arch" {  } { { "REGWRITE.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGWRITE.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101399 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGWRITE " "Found entity 1: REGWRITE" {  } { { "REGWRITE.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGWRITE.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JUMP_SHIFT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file JUMP_SHIFT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JUMP_SHIFT-behavioral " "Found design unit 1: JUMP_SHIFT-behavioral" {  } { { "JUMP_SHIFT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/JUMP_SHIFT.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101399 ""} { "Info" "ISGN_ENTITY_NAME" "1 JUMP_SHIFT " "Found entity 1: JUMP_SHIFT" {  } { { "JUMP_SHIFT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/JUMP_SHIFT.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SL2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SL2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SL2-behavioral " "Found design unit 1: SL2-behavioral" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SL2.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""} { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SL2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SEX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEX-behavioral " "Found design unit 1: SEX-behavioral" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SEX.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEX " "Found entity 1: SEX" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SEX.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PIPELINE_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PIPELINE_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_REG-behavioral " "Found design unit 1: PIPELINE_REG-behavioral" {  } { { "PIPELINE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PIPELINE_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_REG " "Found entity 1: PIPELINE_REG" {  } { { "PIPELINE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PIPELINE_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_ADD4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC_ADD4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_ADD4-behavioral " "Found design unit 1: PC_ADD4-behavioral" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101401 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_ADD4 " "Found entity 1: PC_ADD4" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101401 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_top-structural " "Found design unit 1: P3_top-structural" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101402 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_top " "Found entity 1: P3_top" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_tb-behavioral " "Found design unit 1: P3_tb-behavioral" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_tb.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101403 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_tb " "Found entity 1: P3_tb" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_tb.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-behavioral " "Found design unit 1: MUX2-behavioral" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101403 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FWD_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file FWD_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FWD_UNIT-behavioral " "Found design unit 1: FWD_UNIT-behavioral" {  } { { "FWD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/FWD_UNIT.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101404 ""} { "Info" "ISGN_ENTITY_NAME" "1 FWD_UNIT " "Found entity 1: FWD_UNIT" {  } { { "FWD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/FWD_UNIT.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CTRL_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL_UNIT-behavioral " "Found design unit 1: CTRL_UNIT-behavioral" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CTRL_UNIT.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101404 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL_UNIT " "Found entity 1: CTRL_UNIT" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CTRL_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-behavioral " "Found design unit 1: ALU_CTRL-behavioral" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU_CTRL.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU_CTRL.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101406 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p3_top " "Elaborating entity \"p3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682464101537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_DE_ALUOp_OUT P3_top.vhdl(92) " "Verilog HDL or VHDL warning at P3_top.vhdl(92): object \"IF_DE_ALUOp_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_DE_SHAMT_OUT P3_top.vhdl(93) " "Verilog HDL or VHDL warning at P3_top.vhdl(93): object \"IF_DE_SHAMT_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_MemWrite_OUT P3_top.vhdl(113) " "Verilog HDL or VHDL warning at P3_top.vhdl(113): object \"DE_EX_MemWrite_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_MemWriteRead_OUT P3_top.vhdl(117) " "Verilog HDL or VHDL warning at P3_top.vhdl(117): object \"DE_EX_MemWriteRead_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_ALUSrc_OUT P3_top.vhdl(121) " "Verilog HDL or VHDL warning at P3_top.vhdl(121): object \"DE_EX_ALUSrc_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_ALU_OVF_OUT P3_top.vhdl(152) " "Verilog HDL or VHDL warning at P3_top.vhdl(152): object \"EX_MEM_ALU_OVF_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_PC_OUT P3_top.vhdl(164) " "Verilog HDL or VHDL warning at P3_top.vhdl(164): object \"MEM_WB_PC_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WriteReg_IN P3_top.vhdl(175) " "VHDL Signal Declaration warning at P3_top.vhdl(175): used implicit default value for signal \"MEM_WB_WriteReg_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101540 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_WriteReg_OUT P3_top.vhdl(176) " "Verilog HDL or VHDL warning at P3_top.vhdl(176): object \"MEM_WB_WriteReg_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_DATA P3_top.vhdl(191) " "VHDL Signal Declaration warning at P3_top.vhdl(191): used implicit default value for signal \"IMEM_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WREN P3_top.vhdl(192) " "VHDL Signal Declaration warning at P3_top.vhdl(192): used implicit default value for signal \"IMEM_WREN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST4 P3_top.vhdl(290) " "VHDL Signal Declaration warning at P3_top.vhdl(290): used explicit default value for signal \"CONST4\" because signal was never assigned a value" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 290 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMEM_DATA_OUT P3_top.vhdl(304) " "VHDL Signal Declaration warning at P3_top.vhdl(304): used implicit default value for signal \"DMEM_DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STALL_Jump_OUT P3_top.vhdl(338) " "Verilog HDL or VHDL warning at P3_top.vhdl(338): object \"STALL_Jump_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_ALU_ZFLG_OUT P3_top.vhdl(885) " "VHDL Process Statement warning at P3_top.vhdl(885): signal \"EX_MEM_ALU_ZFLG_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_Branch_OUT P3_top.vhdl(885) " "VHDL Process Statement warning at P3_top.vhdl(885): signal \"EX_MEM_Branch_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101541 "|p3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFDE_REG IFDE_REG:DUT_IF_DE_REG " "Elaborating entity \"IFDE_REG\" for hierarchy \"IFDE_REG:DUT_IF_DE_REG\"" {  } { { "P3_top.vhdl" "DUT_IF_DE_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_DE_Write IFDE_REG.vhdl(54) " "VHDL Process Statement warning at IFDE_REG.vhdl(54): signal \"IF_DE_Write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101542 "|p3_top|IFDE_REG:DUT_IF_DE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEEX_REG DEEX_REG:DUT_DE_EX_REG " "Elaborating entity \"DEEX_REG\" for hierarchy \"DEEX_REG:DUT_DE_EX_REG\"" {  } { { "P3_top.vhdl" "DUT_DE_EX_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_REG EXMEM_REG:DUT_EX_MEM_REG " "Elaborating entity \"EXMEM_REG\" for hierarchy \"EXMEM_REG:DUT_EX_MEM_REG\"" {  } { { "P3_top.vhdl" "DUT_EX_MEM_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101544 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_Branch_OUT EXMEM_REG.vhdl(37) " "VHDL Signal Declaration warning at EXMEM_REG.vhdl(37): used implicit default value for signal \"EX_MEM_Branch_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101545 "|p3_top|EXMEM_REG:DUT_EX_MEM_REG"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_MemToReg_OUT EXMEM_REG.vhdl(44) " "VHDL Signal Declaration warning at EXMEM_REG.vhdl(44): used implicit default value for signal \"EX_MEM_MemToReg_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101545 "|p3_top|EXMEM_REG:DUT_EX_MEM_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_REG MEMWB_REG:DUT_MEM_WB_REG " "Elaborating entity \"MEMWB_REG\" for hierarchy \"MEMWB_REG:DUT_MEM_WB_REG\"" {  } { { "P3_top.vhdl" "DUT_MEM_WB_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_PC_OUT MEMWB_REG.vhdl(29) " "VHDL Signal Declaration warning at MEMWB_REG.vhdl(29): used implicit default value for signal \"MEM_WB_PC_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682464101547 "|p3_top|MEMWB_REG:DUT_MEM_WB_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:DUT_IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:DUT_IMEM\"" {  } { { "P3_top.vhdl" "DUT_IMEM" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMEM.mif " "Parameter \"init_file\" = \"IMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682464101659 ""}  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682464101659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvp3 " "Found entity 1: altsyncram_jvp3" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464101701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvp3 IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated " "Elaborating entity \"altsyncram_jvp3\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:DUT_REG " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:DUT_REG\"" {  } { { "P3_top.vhdl" "DUT_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2BIT REGISTERS:DUT_REG\|AND2BIT:\\GEN_INS:0:ANDX " "Elaborating entity \"AND2BIT\" for hierarchy \"REGISTERS:DUT_REG\|AND2BIT:\\GEN_INS:0:ANDX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:ANDX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_REG REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:0:REGX " "Elaborating entity \"GEN_REG\" for hierarchy \"REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:0:REGX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:REGX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101708 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite GEN_REG.vhdl(57) " "VHDL Process Statement warning at GEN_REG.vhdl(57): signal \"RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101709 "|p3_top|REGISTERS:DUT_REG|GEN_REG:\GEN_INS:0:REGX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 REGISTERS:DUT_REG\|MUX32:DUT_READREG1_MUX " "Elaborating entity \"MUX32\" for hierarchy \"REGISTERS:DUT_REG\|MUX32:DUT_READREG1_MUX\"" {  } { { "REGISTERS.vhdl" "DUT_READREG1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER REGISTERS:DUT_REG\|DECODER:DUT_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"REGISTERS:DUT_REG\|DECODER:DUT_DECODER\"" {  } { { "REGISTERS.vhdl" "DUT_DECODER" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101725 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel DECODER.vhdl(61) " "VHDL Process Statement warning at DECODER.vhdl(61): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101725 "|p3_top|REGISTERS:DUT_REG|DECODER:DUT_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_UNIT CTRL_UNIT:DUT_CTRL_UNIT " "Elaborating entity \"CTRL_UNIT\" for hierarchy \"CTRL_UNIT:DUT_CTRL_UNIT\"" {  } { { "P3_top.vhdl" "DUT_CTRL_UNIT" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_ALU_CTRL PL_ALU_CTRL:DUT_ALU_CONTROL " "Elaborating entity \"PL_ALU_CTRL\" for hierarchy \"PL_ALU_CTRL:DUT_ALU_CONTROL\"" {  } { { "P3_top.vhdl" "DUT_ALU_CONTROL" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101726 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_CONTROL PL_ALU_CTRL.vhdl(56) " "VHDL Process Statement warning at PL_ALU_CTRL.vhdl(56): inferring latch(es) for signal or variable \"ALU_CONTROL\", which holds its previous value in one or more paths through the process" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[0\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[0\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[1\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[1\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[2\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[2\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[3\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[3\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT_ALU\"" {  } { { "P3_top.vhdl" "DUT_ALU" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:DUT_ALU_IN0_MUX " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:DUT_ALU_IN0_MUX\"" {  } { { "P3_top.vhdl" "DUT_ALU_IN0_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101728 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT MUX3.vhdl(58) " "VHDL Process Statement warning at MUX3.vhdl(58): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[0\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[1\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[2\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[3\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[4\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[5\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[6\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[7\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[8\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[9\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[10\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[11\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[12\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[13\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[14\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[15\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[16\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[17\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[18\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[19\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[20\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[21\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[22\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[23\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[24\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[25\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[26\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[27\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[28\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[29\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[30\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[31\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101729 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_ALU_IN1_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_ALU_IN1_MUX\"" {  } { { "P3_top.vhdl" "DUT_ALU_IN1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101730 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT MUX2.vhdl(49) " "VHDL Process Statement warning at MUX2.vhdl(49): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[0\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[1\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[2\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[3\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[4\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[5\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[6\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[7\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[8\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[9\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[10\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[11\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101731 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[12\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[13\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[14\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[15\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[16\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[17\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[18\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[19\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[20\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[21\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[22\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[23\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[24\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[25\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[26\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[27\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[28\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[29\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[30\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[31\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464101732 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEX SEX:DUT_SEX " "Elaborating entity \"SEX\" for hierarchy \"SEX:DUT_SEX\"" {  } { { "P3_top.vhdl" "DUT_SEX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_WB_MUX PL_WB_MUX:DUT_WB_MUX " "Elaborating entity \"PL_WB_MUX\" for hierarchy \"PL_WB_MUX:DUT_WB_MUX\"" {  } { { "P3_top.vhdl" "DUT_WB_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_ADDER BRANCH_ADDER:DUT_BRANCH_ADDER " "Elaborating entity \"BRANCH_ADDER\" for hierarchy \"BRANCH_ADDER:DUT_BRANCH_ADDER\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_ADDER" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_BRANCH_MUX PL_BRANCH_MUX:DUT_BRANCH_MUX " "Elaborating entity \"PL_BRANCH_MUX\" for hierarchy \"PL_BRANCH_MUX:DUT_BRANCH_MUX\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP_SHIFT JUMP_SHIFT:DUT_JUMP_SHIFT " "Elaborating entity \"JUMP_SHIFT\" for hierarchy \"JUMP_SHIFT:DUT_JUMP_SHIFT\"" {  } { { "P3_top.vhdl" "DUT_JUMP_SHIFT" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_DST_MUX REG_DST_MUX:DUT_RegDst_MUX " "Elaborating entity \"REG_DST_MUX\" for hierarchy \"REG_DST_MUX:DUT_RegDst_MUX\"" {  } { { "P3_top.vhdl" "DUT_RegDst_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YP_SEL_IN REG_DST_MUX.vhdl(66) " "VHDL Process Statement warning at REG_DST_MUX.vhdl(66): signal \"YP_SEL_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101739 "|p3_top|REG_DST_MUX:DUT_RegDst_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:DUT_PC " "Elaborating entity \"PC\" for hierarchy \"PC:DUT_PC\"" {  } { { "P3_top.vhdl" "DUT_PC" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADD4 PC_ADD4:DUT_PC_ADD4 " "Elaborating entity \"PC_ADD4\" for hierarchy \"PC_ADD4:DUT_PC_ADD4\"" {  } { { "P3_top.vhdl" "DUT_PC_ADD4" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONST4 PC_ADD4.vhdl(52) " "VHDL Process Statement warning at PC_ADD4.vhdl(52): signal \"CONST4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101742 "|p3_top|PC_ADD4:DUT_PC_ADD4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAZARD_UNIT HAZARD_UNIT:DUT_HAZARD " "Elaborating entity \"HAZARD_UNIT\" for hierarchy \"HAZARD_UNIT:DUT_HAZARD\"" {  } { { "P3_top.vhdl" "DUT_HAZARD" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FWD_UNIT FWD_UNIT:DUT_FWD " "Elaborating entity \"FWD_UNIT\" for hierarchy \"FWD_UNIT:DUT_FWD\"" {  } { { "P3_top.vhdl" "DUT_FWD" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CREATE_STALL CREATE_STALL:DUT_STALL " "Elaborating entity \"CREATE_STALL\" for hierarchy \"CREATE_STALL:DUT_STALL\"" {  } { { "P3_top.vhdl" "DUT_STALL" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegDst_IN CREATE_STALL.vhdl(69) " "VHDL Process Statement warning at CREATE_STALL.vhdl(69): signal \"RegDst_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Branch_IN CREATE_STALL.vhdl(70) " "VHDL Process Statement warning at CREATE_STALL.vhdl(70): signal \"Branch_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead_IN CREATE_STALL.vhdl(71) " "VHDL Process Statement warning at CREATE_STALL.vhdl(71): signal \"MemRead_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite_IN CREATE_STALL.vhdl(72) " "VHDL Process Statement warning at CREATE_STALL.vhdl(72): signal \"MemWrite_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemToReg_IN CREATE_STALL.vhdl(73) " "VHDL Process Statement warning at CREATE_STALL.vhdl(73): signal \"MemToReg_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUOp_IN CREATE_STALL.vhdl(74) " "VHDL Process Statement warning at CREATE_STALL.vhdl(74): signal \"ALUOp_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUSrc_IN CREATE_STALL.vhdl(75) " "VHDL Process Statement warning at CREATE_STALL.vhdl(75): signal \"ALUSrc_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite_IN CREATE_STALL.vhdl(76) " "VHDL Process Statement warning at CREATE_STALL.vhdl(76): signal \"RegWrite_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Jump_IN CREATE_STALL.vhdl(77) " "VHDL Process Statement warning at CREATE_STALL.vhdl(77): signal \"Jump_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682464101744 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[31\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[31\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[30\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[30\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[29\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[29\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[28\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[28\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[27\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[27\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[26\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[26\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[25\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[25\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[24\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[24\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[23\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[23\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[22\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[22\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[21\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[21\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[20\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[20\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[19\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[19\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[18\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[18\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[17\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[17\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[16\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[16\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[15\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[15\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[14\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[14\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[13\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[13\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[12\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[12\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[11\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[11\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[10\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[10\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[9\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[9\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[8\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[8\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[7\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[7\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[6\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[6\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[5\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[5\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[4\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[4\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[3\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[3\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[2\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[2\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[1\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[1\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[0\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[0\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682464102375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[1\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682464103277 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682464103277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[0\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682464103277 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682464103277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[2\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682464103277 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682464103277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[0\] VCC " "Pin \"MEM_WB_DMEM_Output\[0\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[1\] VCC " "Pin \"MEM_WB_DMEM_Output\[1\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[2\] VCC " "Pin \"MEM_WB_DMEM_Output\[2\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[3\] VCC " "Pin \"MEM_WB_DMEM_Output\[3\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[4\] GND " "Pin \"MEM_WB_DMEM_Output\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[5\] VCC " "Pin \"MEM_WB_DMEM_Output\[5\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[6\] VCC " "Pin \"MEM_WB_DMEM_Output\[6\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[7\] VCC " "Pin \"MEM_WB_DMEM_Output\[7\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[8\] GND " "Pin \"MEM_WB_DMEM_Output\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[9\] VCC " "Pin \"MEM_WB_DMEM_Output\[9\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[10\] VCC " "Pin \"MEM_WB_DMEM_Output\[10\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[11\] VCC " "Pin \"MEM_WB_DMEM_Output\[11\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[12\] VCC " "Pin \"MEM_WB_DMEM_Output\[12\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[13\] VCC " "Pin \"MEM_WB_DMEM_Output\[13\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[14\] GND " "Pin \"MEM_WB_DMEM_Output\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[15\] VCC " "Pin \"MEM_WB_DMEM_Output\[15\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[16\] VCC " "Pin \"MEM_WB_DMEM_Output\[16\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[17\] GND " "Pin \"MEM_WB_DMEM_Output\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[18\] VCC " "Pin \"MEM_WB_DMEM_Output\[18\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[19\] VCC " "Pin \"MEM_WB_DMEM_Output\[19\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[20\] GND " "Pin \"MEM_WB_DMEM_Output\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[21\] VCC " "Pin \"MEM_WB_DMEM_Output\[21\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[22\] GND " "Pin \"MEM_WB_DMEM_Output\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[23\] VCC " "Pin \"MEM_WB_DMEM_Output\[23\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[24\] GND " "Pin \"MEM_WB_DMEM_Output\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[25\] VCC " "Pin \"MEM_WB_DMEM_Output\[25\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[26\] VCC " "Pin \"MEM_WB_DMEM_Output\[26\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[27\] VCC " "Pin \"MEM_WB_DMEM_Output\[27\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[28\] VCC " "Pin \"MEM_WB_DMEM_Output\[28\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[29\] GND " "Pin \"MEM_WB_DMEM_Output\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[30\] VCC " "Pin \"MEM_WB_DMEM_Output\[30\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[31\] VCC " "Pin \"MEM_WB_DMEM_Output\[31\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_DMEM_Output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OperationOutput\[3\] GND " "Pin \"ALU_OperationOutput\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|ALU_OperationOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_MemToReg_Output GND " "Pin \"MEM_WB_MemToReg_Output\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682464103960 "|P3_top|MEM_WB_MemToReg_Output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682464103960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682464104163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682464105930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682464105930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682464106152 "|P3_top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BonusEnable " "No output dependent on input pin \"BonusEnable\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682464106152 "|P3_top|BonusEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682464106152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3552 " "Implemented 3552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682464106152 ""} { "Info" "ICUT_CUT_TM_OPINS" "236 " "Implemented 236 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682464106152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3280 " "Implemented 3280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682464106152 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682464106152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682464106152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682464106174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:08:26 2023 " "Processing ended: Tue Apr 25 18:08:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682464106174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682464106174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682464106174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464106174 ""}
