/**
 * This file is part of DBrew, the dynamic binary rewriting library.
 *
 * (c) 2015-2016, Josef Weidendorfer <josef.weidendorfer@gmx.de>
 *
 * DBrew is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License (LGPL)
 * as published by the Free Software Foundation, either version 2.1 of
 * the License, or (at your option) any later version.
 *
 * DBrew is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with DBrew.  If not, see <http://www.gnu.org/licenses/>.
 */

/* For now, decoder only does x86-64
 *
 * The decoder uses opcode tables with callback handlers.
 * Before decoding, the opcode tables are filled by registering
 * handlers for specific opcodes. Up to 3 handlers can be specified
 * for an opcode, with temporary decoding data passed between handlers
 * in a decode context structure. The handler(s) for a opcode get
 * detected prefix bytes passed in the context, and it is expected that
 * the decoded instruction is appended in the decoding buffer.
*/

#include "decode.h"

#include <assert.h>
#include <stdio.h>
#include <string.h>
#include <stdint.h>

#include "common.h"
#include "printer.h"
#include "engine.h"
#include "error.h"
#include "colors.h"

// decode context
struct _DContext {
    Rewriter* r;

    // decoder position
    DBB* dbb;
    uint8_t* f;
    int off;
    uint64_t iaddr; // current instruction start address

    // decoded prefixes
    VexPrefix vex;
    int vex_vvvv; // vex register specifier
    bool hasRex;
    int rex; // REX prefix
    PrefixSet ps; // detected prefix set
    OpSegOverride segOv; // segment override prefix
    ValType vt; // default operand type (derived from prefixes)

    // decoded instruction parts
    int opc1, opc2;

    // temporaries for decode handler
    Operand o1, o2, o3;
    OperandEncoding oe;
    int digit;
    InstrType it;
    Instr* ii;

    // decoding result
    bool exit;   // control flow change instruction detected
    DecodeError error; // if not-null, an decoding error was detected
};

// returns 0 if decoding buffer full
Instr* nextInstr(Rewriter* r, uint64_t a, int len)
{
    Instr* i;

    if (r->decInstrCount >= r->decInstrCapacity) return 0;

    i = r->decInstr + r->decInstrCount;
    r->decInstrCount++;

    i->addr = a;
    i->len = len;

    i->ptLen = 0;
    i->vtype = VT_None;
    i->form = OF_None;
    i->dst.type = OT_None;
    i->src.type = OT_None;
    i->src2.type = OT_None;

    return i;
}

// on error, return 0 and capture error information in context
static
Instr* nextInstrForDContext(Rewriter* r, DContext* c)
{
    uint64_t len = (uint64_t)(c->f + c->off) - c->iaddr;
    Instr* i = nextInstr(r, c->iaddr, len);

    if (!i) {
        static char buf[64];

        sprintf(buf, "decode buffer full (size: %d instrs)",
                    r->decInstrCapacity);
        setDecodeError(&(c->error), c->r, buf, ET_BufferOverflow,
                       c->dbb, c->off);
    }

    return i;
}

Instr* addSimple(Rewriter* r, DContext* c, InstrType it, ValType vt)
{
    Instr* i = nextInstrForDContext(r, c);
    if (!i) return 0;

    i->type = it;
    i->vtype = vt;
    i->form = OF_0;

    return i;
}

Instr* addUnaryOp(Rewriter* r, DContext* c, InstrType it, Operand* o)
{
    Instr* i = nextInstrForDContext(r, c);
    if (!i) return 0;

    i->type = it;
    i->form = OF_1;
    copyOperand( &(i->dst), o);

    return i;
}

Instr* addBinaryOp(Rewriter* r, DContext* c,
                   InstrType it, ValType vt,
                   Operand* o1, Operand* o2)
{
    if ((vt != VT_None) && (vt != VT_Implicit)) {
        // if we specify an explicit value type, it must match destination
        // 2nd operand does not have to match (e.g. conversion/mask extraction)
        assert(vt == opValType(o1)); // never should happen
    }

    Instr* i = nextInstrForDContext(r, c);
    if (!i) return 0;

    i->type = it;
    i->form = OF_2;
    i->vtype = vt;
    copyOperand( &(i->dst), o1);
    copyOperand( &(i->src), o2);

    return i;
}

Instr* addTernaryOp(Rewriter* r, DContext* c,
                    InstrType it, ValType vt,
                    Operand* o1, Operand* o2, Operand* o3)
{
    if ((vt != VT_None) && (vt != VT_Implicit)) {
        // if we specify an explicit value type, it must match destination
        // 2nd operand does not have to match (e.g. conversion/mask extraction)
        assert(vt == opValType(o1)); // never should happen
    }

    Instr* i = nextInstrForDContext(r, c);
    if (!i) return 0;

    i->type = it;
    i->form = OF_3;
    i->vtype = vt;
    copyOperand( &(i->dst), o1);
    copyOperand( &(i->src), o2);
    copyOperand( &(i->src2), o3);

    return i;
}


// for parseModRM: register types (GP: general purpose integer, V: vector)
// vectors: VM: MMX, VX: SSE/XMM, VY: AVX/YMM, VZ: AVX512/ZMM
typedef enum _RegTypes {
    RTS_Invalid = 0,
    RTS_Op1Mask = 7, RTS_Op2Mask = 56,
    RTS_Op1VM = 4,  RTS_Op1VX =  5, RTS_Op1VY =  6, RTS_Op1VZ =  7,
    RTS_Op2VM = 32, RTS_Op2VX = 40, RTS_Op2VY = 48, RTS_Op2VZ = 56,

    RTS_G = 0,   // 1 GP operand
    RTS_VM = RTS_Op1VM,  // 1 vector operand
    RTS_VX = RTS_Op1VX,
    RTS_VY = RTS_Op1VY,
    RTS_VZ = RTS_Op1VZ,

    RTS_G_G = 0,       // 2 operands, both GP
    RTS_G_VM = RTS_Op2VM, // 2 ops: 1st GP, 2nd V
    RTS_G_VX = RTS_Op2VX,
    RTS_G_VY = RTS_Op2VY,
    RTS_G_VZ = RTS_Op2VZ,
    RTS_VM_G  =  4, RTS_VX_G,  RTS_VY_G,  RTS_VZ_G, // 2 ops: 1st V, 2nd G
    RTS_VM_VM = 36, RTS_VX_VM, RTS_VY_VM, RTS_VZ_VM,
    RTS_VM_VX = 44, RTS_VX_VX, RTS_VY_VX, RTS_VZ_VX,
    RTS_VM_VY = 52, RTS_VX_VY, RTS_VY_VY, RTS_VZ_VY,
    RTS_VM_VZ = 60, RTS_VX_VZ, RTS_VY_VZ, RTS_VZ_VZ
} RegTypes;

// Parse MR encoding (r/m,r: op1 is reg or memory operand, op2 is reg/digit),
// or RM encoding (reverse op1/op2 when calling this function).
// Encoding see SDM 2.1
// Input: REX prefix, SegOverride prefix, o1 or o2 may be vector registers
// Fills o1/o2/digit
// Increments offset in context according to parsed number of bytes
static
void parseModRM(DContext* cxt, ValType vt, RegTypes rts,
               Operand* o1, Operand* o2, int* digit)
{
    int modrm, mod, rm, r; // modRM byte
    int sib, scale, idx, base; // SIB byte
    int64_t disp;
    OpType ot;
    int hasDisp8 = 0, hasDisp32 = 0;

    modrm = cxt->f[cxt->off++];
    mod = (modrm & 192) >> 6;
    r = (modrm & 56) >> 3;
    rm = modrm & 7;

    if (vt == VT_None)
        vt = (cxt->rex & REX_MASK_W) ? VT_64 : VT_32;

    switch(vt) {
    case VT_8:    ot = OT_Reg8; break;
    case VT_16:   ot = OT_Reg16; break;
    case VT_32:   ot = OT_Reg32; break;
    case VT_64:   ot = OT_Reg64; break;
    case VT_128:  ot = OT_Reg128;
        assert(rts & RTS_Op2VX); // never should happen
        break;
    case VT_256:  ot = OT_Reg256;
        assert(rts & RTS_Op2VY); // never should happen
        break;
    case VT_512:  ot = OT_Reg512;
        assert(rts & RTS_Op2VZ); // never should happen
        break;
    default:
        assert(0); // never should happen
    }

    // r part: reg or digit, give both back to caller
    if (digit) *digit = r;
    if (o2) {
        if (cxt->rex & REX_MASK_R) r += 8;
        o2->type = ot;

        RegType rt;
        switch(rts & RTS_Op2Mask) {
        case RTS_Op2VM: rt = getVRegType(VT_64); break;
        case RTS_Op2VX: rt = getVRegType(VT_128); break;
        case RTS_Op2VY: rt = getVRegType(VT_256); break;
        case RTS_Op2VZ: rt = getVRegType(VT_512); break;
        default:
            rt = cxt->hasRex ? getGPRegType(vt) : getLegGPRegType(vt);
        }
        o2->reg = getReg(rt, (RegIndex) r);
    }

    if (mod == 3) {
        // r, r
        if (cxt->rex & REX_MASK_B) rm += 8;
        o1->type = ot;

        RegType rt;
        switch(rts & RTS_Op1Mask) {
        case RTS_Op1VM: rt = getVRegType(VT_64); break;
        case RTS_Op1VX: rt = getVRegType(VT_128); break;
        case RTS_Op1VY: rt = getVRegType(VT_256); break;
        case RTS_Op1VZ: rt = getVRegType(VT_512); break;
        default:
            rt = cxt->hasRex ? getGPRegType(vt) : getLegGPRegType(vt);
        }
        o1->reg = getReg(rt, (RegIndex) rm);
        return;
    }

    if (mod == 1) hasDisp8 = 1;
    if (mod == 2) hasDisp32 = 1;
    if ((mod == 0) && (rm == 5)) {
        // mod 0 + rm 5: RIP relative
        hasDisp32 = 1;
    }

    scale = 0;
    if (rm == 4) {
        // SIB
        sib = cxt->f[cxt->off++];
        scale = 1 << ((sib & 192) >> 6);
        idx   = (sib & 56) >> 3;
        if (cxt->rex & REX_MASK_X) idx += 8;
        base  = sib & 7;
        if ((base == 5) && (mod == 0))
            hasDisp32 = 1;
    }

    disp = 0;
    if (hasDisp8) {
        // 8bit disp: sign extend
        disp = *((signed char*) (cxt->f + cxt->off));
        cxt->off++;
    }
    if (hasDisp32) {
        disp = *((int32_t*) (cxt->f + cxt->off));
        cxt->off += 4;
    }

    switch(vt) {
    case VT_8:    ot = OT_Ind8; break;
    case VT_16:   ot = OT_Ind16; break;
    case VT_32:   ot = OT_Ind32; break;
    case VT_64:   ot = OT_Ind64; break;
    case VT_128:  ot = OT_Ind128;
        assert(rts & RTS_Op1VX); // never should happen
        break;
    case VT_256:  ot = OT_Ind256;
        assert(rts & RTS_Op1VY); // never should happen
        break;
    case VT_512:  ot = OT_Ind512;
        assert(rts & RTS_Op1VZ); // never should happen
        break;
    default:
        assert(0); // never should happen
    }
    o1->type = ot;
    o1->seg = cxt->segOv;
    o1->scale = scale;
    o1->val = (uint64_t) disp;
    if (scale == 0) {
        if ((mod == 0) && (rm == 5)) {
            o1->reg = getReg(RT_IP, (RegIndex)0);
            return;
        }
        if (cxt->rex & REX_MASK_B) rm += 8;
        o1->reg = getReg(RT_GP64, (RegIndex) rm);
        return;
    }

    if (idx == 4) {
        o1->ireg = getReg(RT_None, (RegIndex)0);
        o1->scale = 0; // index register not used: set scale to 0
    }
    else {
        o1->ireg = getReg(RT_GP64, (RegIndex) idx);
    }

    if ((base == 5) && (mod == 0)) {
        o1->reg = getReg(RT_None, (RegIndex)0);
    }
    else {
        if (cxt->rex & REX_MASK_B) base += 8;
        o1->reg = getReg(RT_GP64, (RegIndex) base);
    }
}

// parse immediate value at current decode context into operand <o>
static
void parseImm(DContext* c, ValType vt, Operand* o, bool realImm64)
{
    switch(vt) {
    case VT_8:
        o->type = OT_Imm8;
        o->val = *(c->f + c->off);
        c->off++;
        break;
    case VT_16:
        o->type = OT_Imm16;
        o->val = *(uint16_t*)(c->f + c->off);
        c->off += 2;
        break;
    case VT_32:
        o->type = OT_Imm32;
        o->val = *(uint32_t*)(c->f + c->off);
        c->off += 4;
        break;
    case VT_64:
        o->type = OT_Imm64;
        if (realImm64) {
            // operand is real 64 immediate
            o->val = *(uint64_t*)(c->f + c->off);
            c->off += 8;
        }
        else {
            // operand is sign-extended from 32bit
            o->val = (int64_t)(*(int32_t*)(c->f + c->off));
            c->off += 4;
        }
        break;
    default:
        assert(0); // never should happen
    }
}

static
void initDContext(DContext* cxt, Rewriter* r, DBB* dbb)
{
    cxt->r = r;
    cxt->dbb = dbb;
    cxt->f = (uint8_t*) dbb->addr;
    cxt->off = 0;

    cxt->exit = false;
    setErrorNone((Error*) &(cxt->error));
}

static
void decodeVex2(DContext* c, uint8_t b)
{
    c->vex = (b & 4) ? VEX_256 : VEX_128;
    switch(b & 3) {
    case 1: c->ps |= PS_66; break;
    case 2: c->ps |= PS_F3; break;
    case 3: c->ps |= PS_F2; break;
    default: break;
    }
    c->vex_vvvv = 15 - ((b >> 3) & 15);
    if ((b & 128) == 0) c->rex |= REX_MASK_R;
    c->hasRex = true;
    c->opc1 = 0x0F;
}

static
void decodeVex3(DContext* c, uint8_t b1, uint8_t b2)
{
    c->vex = (b2 & 4) ? VEX_256 : VEX_128;
    switch(b2 & 3) {
    case 1: c->ps |= PS_66; break;
    case 2: c->ps |= PS_F3; break;
    case 3: c->ps |= PS_F2; break;
    default: break;
    }
    c->vex_vvvv = 15 - ((b2 >> 3) & 15);
    if ((b1 & 128) == 0) c->rex |= REX_MASK_R;
    if ((b1 &  64) == 0) c->rex |= REX_MASK_X;
    if ((b1 &  32) == 0) c->rex |= REX_MASK_B;
    if ((b2 & 128) == 0) c->rex |= REX_MASK_W;
    assert((b1 & 31) == 1); // 0x0F leading opcode
    c->hasRex = true;
    c->opc1 = 0x0F;
}


// possible prefixes:
// - REX: bits extended 64bit architecture
// - 2E : cs-segment override or branch not taken hint (Jcc)
// - ...
static
void decodePrefixes(DContext* cxt)
{
    // starts a new instruction
    cxt->iaddr = (uint64_t)(cxt->f + cxt->off);
    cxt->rex = 0;
    cxt->hasRex = false;
    cxt->segOv = OSO_None;
    cxt->ps = PS_No;
    cxt->vex = VEX_No;
    cxt->vex_vvvv = -1;
    cxt->oe = OE_None;

    cxt->opc1 = -1;
    cxt->opc2 = -1;
    cxt->exit = false;
    assert(cxt->error.e.et == ET_NoError);

    while(1) {
        uint8_t b = cxt->f[cxt->off];

        if (b == 0xC5) {
            // 2-byte VEX prefix
            cxt->off++;
            decodeVex2(cxt, cxt->f[cxt->off++]);
            break;
        }
        else if (b == 0xC4) {
            // 3-byte VEX prefix
            cxt->off++;
            b = cxt->f[cxt->off++];
            decodeVex3(cxt, b, cxt->f[cxt->off++]);
            break;
        }

        if ((b >= 0x40) && (b <= 0x4F)) {
            cxt->rex = b & 15;
            cxt->hasRex = true;
        }
        else if (b == 0xF2) cxt->ps |= PS_F2;
        else if (b == 0xF3) cxt->ps |= PS_F3;
        else if (b == 0x66) cxt->ps |= PS_66;
        else if (b == 0x64) cxt->segOv = OSO_UseFS;
        else if (b == 0x65) cxt->segOv = OSO_UseGS;
        else if (b == 0x2E) cxt->ps |= PS_2E;
        else {
            // no further prefixes
            break;
        }
        cxt->off++;
    }
}

/**
 * Decoding handlers called via opcode tables
 *
 * For each entry in an opcode table, up to 3 handlers can be called.
 */
typedef void (*DecHandler)(DContext*);

typedef enum _OpcType {
    OT_Invalid,
    OT_Single,  // opcode for 1 instructions
    OT_Four,    // opcode for 4 instr (no prefix, 66, F3, F2)
    OT_Group    // opcode for 8 instructions (using digit as sub-opcode)
} OpcType;

typedef struct _OpcInfo OpcInfo;
struct _OpcInfo {
    OpcType t;
    int opc;
    int eStart;  // offset into opcEntry table
};

typedef struct _OpcEntry OpcEntry;
struct _OpcEntry {
    DecHandler h1, h2, h3;
    ValType vt;    // default or specific operand type?
    InstrType it;  // preset for it in DContext
};

static OpcInfo opcTable[256];
static OpcInfo opcTable0F[256];
static OpcInfo opcTable0F_V128[256];
static OpcInfo opcTable0F_V256[256];

#define OPCENTRY_SIZE 1000
static OpcEntry opcEntry[OPCENTRY_SIZE];

// set type for opcode, allocate space in opcEntry table
// if type already set, only check
// returns start offset into opcEntry table
static
int setOpcInfo(VexPrefix vp, int opc, OpcType t)
{
    static int used = 0; // use count of opcEntry table
    OpcInfo* oi;

    if ((opc>=0) && (opc<=0xFF)) {
        assert(opc != 0x0F); // never should happen
        oi = &(opcTable[opc]);
    }
    else if ((opc>=0x0F00) && (opc<=0x0FFF)) {
        if (vp == VEX_128)
            oi = &(opcTable0F_V128[opc - 0x0F00]);
        else if (vp == VEX_256)
            oi = &(opcTable0F_V256[opc - 0x0F00]);
        else
            oi = &(opcTable0F[opc - 0x0F00]);
    }
    else assert(0); // never should happen

    if (oi->t == OT_Invalid) {
        // opcode not seen yet
        oi->t = t;
        oi->opc = opc;
        oi->eStart = used;
        switch(t) {
        case OT_Single: used += 1; break;
        case OT_Four:   used += 4; break;
        case OT_Group:  used += 8; break;
        default: assert(0); // never should happen
        }
        assert(used <= OPCENTRY_SIZE);
        for(int i = oi->eStart; i < used; i++)
            opcEntry[i].h1 = 0;
    }
    else
        assert(oi->t == t); // decoder bug

    return oi->eStart;
}

static
OpcEntry* getOpcEntry(VexPrefix vp, int opc, OpcType t, int off)
{
    int count;
    int start = setOpcInfo(vp, opc, t);
    switch(t) {
    case OT_Single: count = 1; break;
    case OT_Four:   count = 4; break;
    case OT_Group:  count = 8; break;
    default: assert(0); // never should happen
    }
    assert((off >= 0) && (off<count)); // decoder bug if not true
    return &(opcEntry[start+off]);
}

static
void initOpcEntry(OpcEntry* e, InstrType it, ValType vt,
                  DecHandler h1, DecHandler h2, DecHandler h3)
{
    e->h1 = h1;
    e->h2 = h2;
    e->h3 = h3;
    e->vt = vt;
    e->it = it;
}


static
OpcEntry* setOpc(int opc, InstrType it, ValType vt,
                 DecHandler h1, DecHandler h2, DecHandler h3)
{
    OpcEntry* e = getOpcEntry(VEX_No, opc, OT_Single, 0);
    initOpcEntry(e, it, vt, h1, h2, h3);
    return e;
}

// set handler for opcodes with instruction depending on 66/F2/f3 prefix
static
OpcEntry* setOpcPV(VexPrefix vp, int opc, PrefixSet ps,
                  InstrType it, ValType vt,
                  DecHandler h1, DecHandler h2, DecHandler h3)
{
    int off;
    switch(ps) {
    case PS_No: off = 0; break;
    case PS_66: off = 1; break;
    case PS_F3: off = 2; break;
    case PS_F2: off = 3; break;
    default: assert(0); // never should happen
    }

    if (vp == VEX_LIG) {
        // install same handlers at two entries (ignoring VEX L setting)
        OpcEntry* e;
        e = getOpcEntry(VEX_128, opc, OT_Four, off);
        initOpcEntry(e, it, vt, h1, h2, h3);
        e = getOpcEntry(VEX_128, opc, OT_Four, off);
        initOpcEntry(e, it, vt, h1, h2, h3);
        return 0; // return 0 with VEX_LIG request, to catch wrong use
    }

    OpcEntry* e = getOpcEntry(vp, opc, OT_Four, off);
    initOpcEntry(e, it, vt, h1, h2, h3);
    return e;
}

static
OpcEntry* setOpcP(int opc, PrefixSet ps,
                  InstrType it, ValType vt,
                  DecHandler h1, DecHandler h2, DecHandler h3)
{
    return setOpcPV(VEX_No, opc, ps, it, vt, h1, h2, h3);
}

// set specific handler for opcode with given prefix
static
OpcEntry* setOpcPH(int opc, PrefixSet ps, DecHandler h)
{
    return setOpcP(opc, ps, IT_None, VT_Def, h, 0, 0);
}

// set specific handler for given opcode
// decode context gets default operand type set
// (32bit, with prefix 0x66: 16bit, with REX.W: 64bit)
static
OpcEntry* setOpcH(int opc, DecHandler h)
{
    return setOpc(opc, IT_None, VT_Def, h, 0, 0);
}

// set handler for opcodes using a sub-opcode group
// use the digit sub-opcode for <off>
static
OpcEntry* setOpcGV(VexPrefix vp, int opc, int digit,
                   InstrType it, ValType vt,
                   DecHandler h1, DecHandler h2, DecHandler h3)
{
    OpcEntry* e = getOpcEntry(vp, opc, OT_Group, digit);
    initOpcEntry(e, it, vt, h1, h2, h3);
    return e;
}

// set handler for opcodes using a sub-opcode group
// use the digit sub-opcode for <off>
static
OpcEntry* setOpcG(int opc, int digit,
                  InstrType it, ValType vt,
                  DecHandler h1, DecHandler h2, DecHandler h3)
{
    return setOpcGV(VEX_No, opc, digit, it, vt, h1, h2, h3);
}

// set specific handler for opcode with sub-opcode digit
static
OpcEntry* setOpcGH(int opc, int digit, DecHandler h)
{
    return setOpcG(opc, digit, IT_None, VT_Def, h, 0, 0);
}

static
void markDecodeError(DContext* c, bool showDigit, ErrorType et)
{
    static char buf[64];
    int o = 0;

    switch(et) {
    case ET_BadOpcode:
        o = sprintf(buf, "unsupported opcode"); break;
    case ET_BadPrefix:
        o = sprintf(buf, "unsupported prefix for opcode"); break;
    case ET_BadOperands:
        o = sprintf(buf, "unsupported operand size for opcode");
    default:
        assert(0); // should never happen
    }

    if (c->vex == VEX_128) o += sprintf(buf+o, " Vex128");
    if (c->vex == VEX_256) o += sprintf(buf+o, " Vex256");

    if (c->ps & PS_66) o += sprintf(buf+o, " 0x66");
    if (c->ps & PS_F2) o += sprintf(buf+o, " 0xF2");
    if (c->ps & PS_F3) o += sprintf(buf+o, " 0xF3");
    if (c->ps & PS_2E) o += sprintf(buf+o, " 0x2E");

    o += sprintf(buf+o, " 0x%02x", c->opc1);
    if (c->opc2 >= 0) o += sprintf(buf+o, " 0x%02x", c->opc2);
    if (showDigit) sprintf(buf+o, " / %d", c->digit);

    addSimple(c->r, c, IT_Invalid, VT_None);
    setDecodeError(&(c->error), c->r, buf, et, c->dbb, c->off);
}


static
void processOpc(OpcInfo* oi, DContext* c)
{
    OpcEntry* e = 0;
    int off;

    switch(oi->t) {
    case OT_Invalid:
        // unsupported opcode
        markDecodeError(c, false, ET_BadOpcode);
        return;
    case OT_Single:
        e = &(opcEntry[oi->eStart]);
        assert(e->h1 != 0); // should always be true
        break;
    case OT_Four:
        switch(c->ps) {
        case PS_No: off = 0; break;
        case PS_66: off = 1; break;
        case PS_F3: off = 2; break;
        case PS_F2: off = 3; break;
        default: assert(0); // should never happen
        }
        e = &(opcEntry[oi->eStart+off]);
        if (e->h1 == 0) {
            markDecodeError(c, false, ET_BadPrefix);
            return;
        }
        break;
    case OT_Group:
        off = (c->f[c->off] & 56) >> 3; // digit
        e = &(opcEntry[oi->eStart+off]);
        if (e->h1 == 0) {
            markDecodeError(c, true, ET_BadOpcode);
            return;
        }
        break;
    default:
        assert(0); // never should happen
    }
    assert(e && e->h1); // must be true

    c->it = e->it;
    if (e->vt == VT_Def) {
        // derive type from prefixes
        c->vt = (c->rex & REX_MASK_W) ? VT_64 : VT_32;
        if (c->ps & PS_66) c->vt = VT_16;
    }
    else
        c->vt = e->vt;

    (e->h1)(c);
    if (isErrorSet(&(c->error.e))) return;
    if (e->h2 == 0) return;
    (e->h2)(c);
    if (isErrorSet(&(c->error.e))) return;
    if (e->h3 == 0) return;
    (e->h3)(c);
}

// operand processing handlers

// put M of RM encoding in op 1
//static void parseM1(DContext* c) { parseModRM(c, c->vt, RTS_G, &c->o1, 0, 0); }


// RM encoding for 2 GP registers
static void parseRM(DContext* c)
{
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
}

// MR encoding for 2 GP registers
static void parseMR(DContext* c)
{
    parseModRM(c, c->vt, RTS_G_G, &c->o1, &c->o2, 0);
}

// RM encoding for 2 vector registers, remember encoding for pass-through
static void parseRMVV(DContext* c)
{
    // for parseModRM use VT_128 (MMX) if operand type is VT_32/VT_64
    ValType vt = c->vt;
    if ((vt == VT_32) || (vt == VT_64)) vt = VT_128;
    RegTypes rts = (vt == VT_128) ? RTS_VX_VX : RTS_VY_VY;
    parseModRM(c, vt, rts, &c->o2, &c->o1, 0);
    c->oe = OE_RM;
}

// MR encoding for 2 vector registers, remember encoding for pass-through
static void parseMRVV(DContext* c)
{
    // for parseModRM use VT_128 (MMX) if operand type is VT_32/VT_64
    ValType vt = c->vt;
    if ((vt == VT_32) || (vt == VT_64)) vt = VT_128;
    RegTypes rts = (vt == VT_128) ? RTS_VX_VX : RTS_VY_VY;
    parseModRM(c, vt, rts, &c->o1, &c->o2, 0);
    c->oe = OE_MR;
}

// RVM ternary encoding for 3 vector registers (AVX)
static void parseRVM(DContext* c)
{
    RegTypes rts;

    // for parseModRM use VT_128 (MMX) if operand type is VT_32/VT_64
    ValType vt = c->vt;
    if ((vt == VT_32) || (vt == VT_64)) vt = VT_128;

    if (vt == VT_128) {
        rts = RTS_VX_VX;
        c->o2.type = OT_Reg128;
        c->o2.reg = getReg(RT_XMM, c->vex_vvvv);
    } else if (c->vt == VT_256) {
        rts = RTS_VY_VY;
        c->o2.type = OT_Reg256;
        c->o2.reg = getReg(RT_YMM, c->vex_vvvv);
    } else
        assert(0);

    parseModRM(c, vt, rts, &c->o3, &c->o1, 0);
    c->oe = OE_RVM;
}

// parse immediate into op 2 (for 64bit with imm32 signed extension)
static void parseI2(DContext* c)
{
    parseImm(c, c->vt, &c->o2, false);
}

// parse immediate into op 2 (for 64bit with imm32 signed extension)
static void parseI3(DContext* c)
{
    parseImm(c, c->vt, &c->o3, false);
}

// parse immediate 8bit into op 3, signed extend to operand type
static void parseI3_8se(DContext* c)
{
    parseImm(c, VT_8, &c->o3, false);
    // sign-extend op3 to required type: 8->64 works for all
    c->o3.val = (int64_t)(int8_t)c->o3.val;
    c->o3.type = getImmOpType(c->vt);
}

// set op1 as al/ax/eax/rax register
static void setO1RegA(DContext* c)
{
    setRegOp(&c->o1, getReg(getGPRegType(c->vt), RI_A));
}

// M in op 1, Imm in op 2 (64bit with imm32 signed extension)
static void parseMI(DContext* c)
{
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, 0);
    parseImm(c, c->vt, &c->o2, false);
}

// M in op 1, Imm in op 2 (64bit with imm32 signed extension)
static void parseMI_8se(DContext* c)
{
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, 0);
    parseImm(c, VT_8, &c->o2, false);
    // sign-extend op2 to required type
    if (c->vt == VT_64)
        c->o2.val = (int64_t)(int8_t)c->o2.val;
    else if (c->vt == VT_32)
        c->o2.val = (uint32_t)(int32_t)(int8_t)c->o2.val;
    else if (c->vt == VT_16)
        c->o2.val = (uint16_t)(int16_t)(int8_t)c->o2.val;
    else assert(0);
    c->o2.type = getImmOpType(c->vt);
}

// instruction append handlers

// append simple instruction without operands
static void addSInstr(DContext* c)
{
    c->ii = addSimple(c->r, c, c->it, c->vt);
}

// append binary instruction
static void addBInstr(DContext* c)
{
    c->ii = addBinaryOp(c->r, c, c->it, c->vt, &c->o1, &c->o2);
}

// append binary instruction with implicit type (depends on instr name)
static void addBInsImp(DContext* c)
{
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
}

// append ternary instruction
static void addTInstr(DContext* c)
{
    c->ii = addTernaryOp(c->r, c, c->it, c->vt, &c->o1, &c->o2, &c->o3);
}

// append ternary instruction with implicit type
static void addTInsImp(DContext* c)
{
    c->ii = addTernaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2, &c->o3);
}

// request exit from decoder
static void reqExit(DContext* c)
{
    c->exit = true;
}

// attach pass-through information
static void attach(DContext* c)
{
    attachPassthrough(c->ii, c->vex,
                      c->ps, c->oe, SC_None, c->opc1, c->opc2, -1);
}


// opcode-specific decode handlers


//
// handlers for multi-byte opcodes starting with 0x0F
//


static
void decode0F_12(DContext* c)
{
    switch(c->ps) {
    case PS_66:
        // movlpd xmm,m64 (RM) - mov DP FP from m64 to low quadword of xmm
        c->it = IT_MOVLPD; break;
    case PS_No:
        // movlps xmm,m64 (RM) - mov 2SP FP from m64 to low quadword of xmm
        c->it = IT_MOVLPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_64, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x12, -1);
}

static
void decode0F_13(DContext* c)
{
    switch(c->ps) {
    case PS_66:
        // movlpd m64,xmm (MR) - mov DP FP from low quadword of xmm to m64
        c->it = IT_MOVLPD; break;
    case PS_No:
        // movlps m64,xmm (MR) - mov 2SP FP from low quadword of xmm to m64
        c->it = IT_MOVLPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_64, RTS_VX_VX, &c->o1, &c->o2, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_MR, SC_None, 0x0F, 0x13, -1);
}

static
void decode0F_14(DContext* c)
{
    switch(c->ps) {
    case PS_66:   // unpcklpd xmm1,xmm2/m128 (RM)
        c->it = IT_UNPCKLPD; break;
    case PS_No: // unpcklps xmm1,xmm2/m128 (RM)
        c->it = IT_UNPCKLPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_128, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x14, -1);
}

static
void decode0F_15(DContext* c)
{
    switch(c->ps) {
    case PS_66:   // unpckhpd xmm1,xmm2/m128 (RM)
        c->it = IT_UNPCKHPD; break;
    case PS_No: // unpckhps xmm1,xmm2/m128 (RM)
        c->it = IT_UNPCKHPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_128, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x15, -1);
}

static
void decode0F_16(DContext* c)
{
    switch(c->ps) {
    case PS_66:
        // movhpd xmm,m64 (RM) - mov DP FP from m64 to high quadword of xmm
        c->it = IT_MOVHPD; break;
    case PS_No:
        // movhps xmm,m64 (RM) - mov 2SP FP from m64 to high quadword of xmm
        c->it = IT_MOVHPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_128, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x16, -1);
}

static
void decode0F_17(DContext* c)
{
    switch(c->ps) {
    case PS_66:
        // movhpd m64,xmm (MR) - mov DP FP from high quadword of xmm to m64
        c->it = IT_MOVHPD; break;
    case PS_No:
        // movhps m64,xmm (MR) - mov 2SP FP from high quadword of xmm to m64
        c->it = IT_MOVHPS; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, VT_128, RTS_VX_VX, &c->o1, &c->o2, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_MR, SC_None, 0x0F, 0x17, -1);
}

static
void decode0F_1F(DContext* c)
{
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0:
        // 0F 1F /0: nop r/m 16/32
        if ((c->vt == VT_16) || (c->vt == VT_32))
            addUnaryOp(c->r, c, IT_NOP, &c->o1);
        else
            markDecodeError(c, true, ET_BadOperands);
        break;

    default:
        markDecodeError(c, true, ET_BadOpcode);
        break;
    }
}

static
void decode0F_28(DContext* c)
{
    switch(c->ps) {
    case PS_No: // movaps xmm1,xmm2/m128 (RM)
        c->vt = VT_128; c->it = IT_MOVAPS; break;
    case PS_66:   // movapd xmm1,xmm2/m128 (RM)
        c->vt = VT_128; c->it = IT_MOVAPD; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, c->vt, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x28, -1);
}

static
void decode0F_29(DContext* c)
{
    switch(c->ps) {
    case PS_No: // movaps xmm2/m128,xmm1 (MR)
        c->vt = VT_128; c->it = IT_MOVAPS; break;
    case PS_66:   // movapd xmm2/m128,xmm1 (MR)
        c->vt = VT_128; c->it = IT_MOVAPD; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, c->vt, RTS_VX_VX, &c->o1, &c->o2, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_MR, SC_None, 0x0F, 0x29, -1);
}

static
void decode0F_2E(DContext* c)
{
    assert(c->ps & PS_66);
    // ucomisd xmm1,xmm2/m64 (RM)
    parseModRM(c, VT_64, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, IT_UCOMISD, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, PS_66, OE_RM, SC_None, 0x0F, 0x2E, -1);
}

// 0x40: cmovo   r,r/m 16/32/64
// 0x41: cmovno  r,r/m 16/32/64
// 0x42: cmovc   r,r/m 16/32/64
// 0x43: cmovnc  r,r/m 16/32/64
// 0x44: cmovz   r,r/m 16/32/64
// 0x45: cmovnz  r,r/m 16/32/64
// 0x46: cmovbe  r,r/m 16/32/64
// 0x47: cmova   r,r/m 16/32/64
// 0x48: cmovs   r,r/m 16/32/64
// 0x49: cmovns  r,r/m 16/32/64
// 0x4A: cmovp   r,r/m 16/32/64
// 0x4B: cmovnp  r,r/m 16/32/64
// 0x4C: cmovl   r,r/m 16/32/64
// 0x4D: cmovge  r,r/m 16/32/64
// 0x4E: cmovle  r,r/m 16/32/64
// 0x4F: cmovg   r,r/m 16/32/64
static
void decode0F_40(DContext* c)
{
    switch (c->opc2) {
    case 0x40: c->it = IT_CMOVO; break;
    case 0x41: c->it = IT_CMOVNO; break;
    case 0x42: c->it = IT_CMOVC; break;
    case 0x43: c->it = IT_CMOVNC; break;
    case 0x44: c->it = IT_CMOVZ; break;
    case 0x45: c->it = IT_CMOVNZ; break;
    case 0x46: c->it = IT_CMOVBE; break;
    case 0x47: c->it = IT_CMOVA; break;
    case 0x48: c->it = IT_CMOVS; break;
    case 0x49: c->it = IT_CMOVNS; break;
    case 0x4A: c->it = IT_CMOVP; break;
    case 0x4B: c->it = IT_CMOVNP; break;
    case 0x4C: c->it = IT_CMOVL; break;
    case 0x4D: c->it = IT_CMOVGE; break;
    case 0x4E: c->it = IT_CMOVLE; break;
    case 0x4F: c->it = IT_CMOVG; break;
    default: assert(0);
    }
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    addBinaryOp(c->r, c, c->it, c->vt, &c->o1, &c->o2);
}

static
void decode0F_6E_P66(DContext* c)
{
    // movd/q xmm,r/m 32/64 (RM)
    c->vt = (c->rex & REX_MASK_W) ? VT_64 : VT_32;
    c->it = (c->rex & REX_MASK_W) ? IT_MOVQ : IT_MOVD;
    parseModRM(c, c->vt, RTS_G_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    if (c->rex & REX_MASK_W) c->ps |= PS_REXW; // pass-through REX_W setting
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_dstDyn, 0x0F, 0x6E, -1);
}


static
void decode0F_74(DContext* c)
{
    // pcmpeqb mm,mm/m 64/128 (RM): compare packed bytes
    switch(c->ps) {
    case PS_66: c->vt = VT_128; break;
    case PS_No: c->vt = VT_64; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, c->vt, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, IT_PCMPEQB, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0x74, -1);
}

static
void decode0F_7E(DContext* c)
{
    switch(c->ps) {
    case PS_66:
        // movd/q r/m 32/64,xmm (MR), SSE
        c->oe = OE_MR;
        c->vt = (c->rex & REX_MASK_W) ? VT_64 : VT_32;
        c->it = (c->rex & REX_MASK_W) ? IT_MOVQ : IT_MOVD;
        parseModRM(c, c->vt, RTS_G_VX, &c->o1, &c->o2, 0);
        break;
    case PS_F3:
        // movq xmm1, xmm2/m64 (RM) - move from xmm2/m64 to xmm1, SSE
        c->oe = OE_RM;
        c->vt = VT_64;
        c->it = IT_MOVQ;
        parseModRM(c, c->vt, RTS_VX_VX, &c->o2, &c->o1, 0);
        break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    if (c->rex & REX_MASK_W) c->ps |= PS_REXW; // pass-through REX_W setting
    attachPassthrough(c->ii, VEX_No, c->ps, c->oe, SC_dstDyn, 0x0F, 0x7E, -1);
}

static
void decode0F_7F(DContext* c)
{
    switch(c->ps) {
    case PS_F3:
        // movdqu xmm2/m128,xmm1 (MR)
        // - move unaligned double quadword from xmm1 to xmm2/m128.
        c->vt = VT_128; c->it = IT_MOVDQU; break;
    case PS_66:
        // movdqa xmm2/m128,xmm1 (MR)
        // - move aligned double quadword from xmm1 to xmm2/m128.
        c->vt = VT_128; c->it = IT_MOVDQA; break;
    default: markDecodeError(c, false, ET_BadPrefix); return;
    }
    parseModRM(c, c->vt, RTS_VX_VX, &c->o1, &c->o2, 0);
    c->ii = addBinaryOp(c->r, c, c->it, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_MR, SC_None, 0x0F, 0x7F, -1);
}

// 0x80: jo rel32
// 0x81: jno rel32
// 0x82: jc/jb/jnae rel32
// 0x83: jnc/jnb/jae rel32
// 0x84: jz/je rel32
// 0x85: jnz/jne rel32
// 0x86: jbe/jna rel32
// 0x87: ja/jnbe rel32
// 0x88: js rel32
// 0x89: jns rel32
// 0x8A: jp/jpe rel32
// 0x8B: jnp/jpo rel32
// 0x8C: jl/jnge rel32
// 0x8D: jge/jnl rel32
// 0x8E: jle/jng rel32
// 0x8F: jg/jnle rel32
static
void decode0F_80(DContext* c)
{
    c->o1.type = OT_Imm64;
    c->o1.val = (uint64_t) (c->f + c->off + 4 + *(int32_t*)(c->f + c->off));
    c->off += 4;
    switch (c->opc2) {
    case 0x80: c->it = IT_JO; break;
    case 0x81: c->it = IT_JNO; break;
    case 0x82: c->it = IT_JC; break;
    case 0x83: c->it = IT_JNC; break;
    case 0x84: c->it = IT_JZ; break;
    case 0x85: c->it = IT_JNZ; break;
    case 0x86: c->it = IT_JBE; break;
    case 0x87: c->it = IT_JA; break;
    case 0x88: c->it = IT_JS; break;
    case 0x89: c->it = IT_JNS; break;
    case 0x8A: c->it = IT_JP; break;
    case 0x8B: c->it = IT_JNP; break;
    case 0x8C: c->it = IT_JL; break;
    case 0x8D: c->it = IT_JGE; break;
    case 0x8E: c->it = IT_JLE; break;
    case 0x8F: c->it = IT_JG; break;
    default: assert(0);
    }
    c->it = IT_JO + (c->opc2 & 0xf);
    c->ii = addUnaryOp(c->r, c, c->it, &c->o1);
    c->ii->vtype = VT_Implicit; // jump address size is implicit
    c->exit = true;
}

static
void decode0F_B6(DContext* c)
{
    // movzbl r16/32/64,r/m8 (RM): move byte to (d)word, zero-extend
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    opOverwriteType(&c->o2, VT_8); // source always 8bit
    addBinaryOp(c->r, c, IT_MOVZX, c->vt, &c->o1, &c->o2);
}

static
void decode0F_B7(DContext* c)
{
    // movzbl r32/64,r/m16 (RM): move word to (d/q)word, zero-extend
    assert((c->vt == VT_32) || (c->vt == VT_64));
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    opOverwriteType(&c->o2, VT_16); // source always 16bit
    addBinaryOp(c->r, c, IT_MOVZX, c->vt, &c->o1, &c->o2);
}

static
void decode0F_BE(DContext* c)
{
    // movsx r16/32/64,r/m8 (RM): byte to (q/d)word with sign-extension
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    opOverwriteType(&c->o2, VT_8); // source always 8bit
    addBinaryOp(c->r, c, IT_MOVSX, c->vt, &c->o1, &c->o2);
}

static
void decode0F_BF(DContext* c)
{
    // movsx r32/64,r/m16 (RM). word to (q/d)word with sign-extension
    assert((c->vt == VT_32) || (c->vt == VT_64));
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    opOverwriteType(&c->o2, VT_16); // source always 16bit
    addBinaryOp(c->r, c, IT_MOVSX, c->vt, &c->o1, &c->o2);
}

static
void decode0F_D4(DContext* c)
{
    // paddq mm1,mm2/m64 (RM)
    // - add quadword integer mm2/m64 to mm1
    // paddq xmm1,xmm2/m64 (RM)
    // - add packed quadword xmm2/m128 to xmm1
    c->vt = (c->ps & PS_66) ? VT_128 : VT_64;
    parseModRM(c, c->vt, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, IT_PADDQ, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_RM, SC_None, 0x0F, 0xD4, -1);
}

static
void decode0F_D6(DContext* c)
{
    // movq xmm2/m64,xmm1 (MR)
    assert(c->ps == PS_66);
    parseModRM(c, VT_64, RTS_VX_VX, &c->o1, &c->o2, 0);
    c->ii = addBinaryOp(c->r, c, IT_MOVQ, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, c->ps, OE_MR, SC_None, 0x0F, 0xD6, -1);
}

static
void decode0F_D7(DContext* c)
{
    // pmovmskb r,mm 64/128 (RM): minimum of packed bytes
    c->vt = (c->ps & PS_66) ? VT_128 : VT_64;
    parseModRM(c, c->vt, RTS_VX_G, &c->o2, &c->o1, 0);
    opOverwriteType(&c->o1, VT_32); // result always 32bit
    c->ii = addBinaryOp(c->r, c, IT_PMOVMSKB, VT_32, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, (PrefixSet)(c->ps & PS_66), OE_RM, SC_dstDyn,
                      0x0F, 0xD7, -1);
}

static
void decode0F_DA(DContext* c)
{
    // pminub mm,mm/m 64/128 (RM): minimum of packed bytes
    c->vt = (c->ps & PS_66) ? VT_128 : VT_64;
    parseModRM(c, c->vt, RTS_VX_VX, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, IT_PMINUB, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, (PrefixSet)(c->ps & PS_66), OE_RM, SC_None,
                      0x0F, 0xDA, -1);
}

static
void decode0F_EF(DContext* c)
{
    // pxor xmm1,xmm2/m 64/128 (RM) MMX/SSE
    RegTypes rts;
    rts   = (c->ps & PS_66) ? RTS_VX_VX : RTS_VM_VM;
    c->vt = (c->ps & PS_66) ? VT_128 : VT_64;
    parseModRM(c, c->vt, rts, &c->o2, &c->o1, 0);
    c->ii = addBinaryOp(c->r, c, IT_PXOR, VT_Implicit, &c->o1, &c->o2);
    attachPassthrough(c->ii, VEX_No, (PrefixSet)(c->ps & PS_66), OE_RM, SC_None,
                      0x0F, 0xEF, -1);
}


//
// handlers for single-byte opcodes
//

static
void decode_50(DContext* c)
{
    // 0x50-57: push r16/r64
    int ri = c->opc1 - 0x50;
    if (c->rex & REX_MASK_B) ri += 8;
    c->vt = VT_64;
    if (c->ps & PS_66) c->vt = VT_16;

    Reg reg = getReg(getGPRegType(c->vt), (RegIndex) ri);
    addUnaryOp(c->r, c, IT_PUSH, getRegOp(reg));
}

static
void decode_58(DContext* c)
{
    // 0x58-5F: pop r16/r64
    int ri = c->opc1 - 0x58;
    if (c->rex & REX_MASK_B) ri += 8;
    c->vt = VT_64;
    if (c->ps & PS_66) c->vt = VT_16;

    Reg reg = getReg(getGPRegType(c->vt), (RegIndex) ri);
    addUnaryOp(c->r, c, IT_POP, getRegOp(reg));
}

static
void decode_63(DContext* c)
{
    // movsx r64,r/m32 (RM) mov with sign extension
    assert(c->rex & REX_MASK_W);
    parseModRM(c, VT_None, RTS_G_G, &c->o2, &c->o1, 0);
    // src is 32 bit
    opOverwriteType(&c->o2, VT_32);
    addBinaryOp(c->r, c, IT_MOVSX, VT_None, &c->o1, &c->o2);
}


// for decode_68/6A
static
void addPushImm(DContext* c, ValType imm_vt)
{
    parseImm(c, imm_vt, &c->o1, false);
    Instr* i = addUnaryOp(c->r, c, IT_PUSH, &c->o1);
    // width of pushed value different from immediate width
    i->vtype = c->vt;
}

static
void decode_68(DContext* c)
{
    // 0x68: pushq imm32 / pushw imm16
    switch(c->vt) {
    case VT_32:
        c->vt = VT_64; // width of pushed value
        addPushImm(c, VT_32);
        break;
    case VT_16:
        addPushImm(c, VT_16);
        break;
    default:
        assert(0);
    }
}

static
void decode_6A(DContext* c)
{
    // 0x6A: pushq imm8 / pushw imm8
    switch(c->vt) {
    case VT_32:
        c->vt = VT_64; // width of pushed value
        addPushImm(c, VT_8);
        break;
    case VT_16:
        addPushImm(c, VT_8);
        break;
    default:
        assert(0);
    }
}

static
void decode_70(DContext* c)
{
    // 0x70: jo rel8
    // 0x71: jno rel8
    // 0x72: jc/jb/jnae rel8
    // 0x73: jnc/jnb/jae rel8
    // 0x74: jz/je rel8
    // 0x75: jnz/jne rel8
    // 0x76: jbe/jna rel8
    // 0x77: ja/jnbe rel8
    // 0x78: js rel8
    // 0x79: jns rel8
    // 0x7A: jp/jpe rel8
    // 0x7B: jnp/jpo rel8
    // 0x7C: jl/jnge rel8
    // 0x7D: jge/jnl rel8
    // 0x7E: jle/jng rel8
    // 0x7F: jg/jnle rel8
    c->o1.type = OT_Imm64;
    c->o1.val = (uint64_t) (c->f + c->off + 1 + *(int8_t*)(c->f + c->off));
    c->off += 1;
    switch (c->opc1) {
    case 0x70: c->it = IT_JO; break;
    case 0x71: c->it = IT_JNO; break;
    case 0x72: c->it = IT_JC; break;
    case 0x73: c->it = IT_JNC; break;
    case 0x74: c->it = IT_JZ; break;
    case 0x75: c->it = IT_JNZ; break;
    case 0x76: c->it = IT_JBE; break;
    case 0x77: c->it = IT_JA; break;
    case 0x78: c->it = IT_JS; break;
    case 0x79: c->it = IT_JNS; break;
    case 0x7A: c->it = IT_JP; break;
    case 0x7B: c->it = IT_JNP; break;
    case 0x7C: c->it = IT_JL; break;
    case 0x7D: c->it = IT_JGE; break;
    case 0x7E: c->it = IT_JLE; break;
    case 0x7F: c->it = IT_JG; break;
    default: assert(0);
    }
    c->ii = addUnaryOp(c->r, c, c->it, &c->o1);
    c->ii->vtype = VT_Implicit; // jump address size is implicit
    c->exit = true;
}

static
void decode_8D(DContext* c)
{
    // lea r16/32/64,m (RM)
    parseModRM(c, c->vt, RTS_G_G, &c->o2, &c->o1, 0);
    assert(opIsInd(&c->o2)); // TODO: bad code error
    addBinaryOp(c->r, c, IT_LEA, c->vt, &c->o1, &c->o2);
}

static
void decode_8F_0(DContext* c)
{
    // pop r/m 16/64
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, 0);
    // default operand type is 64, not 32
    if (c->vt == VT_32)
        opOverwriteType(&c->o1, VT_64);
    else
        assert(c->vt == VT_16);
    addUnaryOp(c->r, c, IT_POP, &c->o1);
}

static
void decode_98(DContext* c)
{
    // cltq/cwtl (sign-extend eax to rax / ax to eax, Intel: cdqe)
    if (c->rex & REX_MASK_W)
        addSimple(c->r, c, IT_CLTQ, VT_None);
    else
        addSimple(c->r, c, IT_CWTL, VT_None);
}

static
void decode_99(DContext* c)
{
    // cqto (Intel: cqo - sign-extend rax to rdx/rax, eax to edx/eax)
    c->vt = (c->rex & REX_MASK_W) ? VT_128 : VT_64;
    addSimple(c->r, c, IT_CQTO, c->vt);
}

static
void decode_9C(DContext* c)
{
    // pushf/pushfq
    if (c->ps & PS_66)
        addSimple(c->r, c, IT_PUSHF, VT_Implicit);
    else
        addSimple(c->r, c, IT_PUSHFQ, VT_Implicit);
}

static
void decode_9D(DContext* c)
{
    // popf/popfq
    if (c->ps & PS_66)
        addSimple(c->r, c, IT_POPF, VT_Implicit);
    else
        addSimple(c->r, c, IT_POPFQ, VT_Implicit);
}


static
void decode_B0(DContext* c)
{
    // B0-B7: mov r8,imm8
    // B8-BF: mov r32/64,imm32/64
    int ri = (c->opc1 & 7);
    if (c->rex & REX_MASK_B) ri += 8;
    if ((c->opc1 >= 0xB0) && (c->opc1 <= 0xB7)) c->vt = VT_8;
    RegType rt = c->hasRex ? getGPRegType(c->vt) : getLegGPRegType(c->vt);
    c->o1.reg = getReg(rt, (RegIndex)ri);
    c->o1.type = getGPRegOpType(c->vt);
    parseImm(c, c->vt, &c->o2, true);
    addBinaryOp(c->r, c, IT_MOV, c->vt, &c->o1, &c->o2);
}

static
void decode_C0(DContext* c)
{
    // 1st op 8bit
    c->vt = VT_8;
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    // 2nd op imm8
    parseImm(c, VT_8, &c->o2, false);
    switch(c->digit) {
    case 4: // shl r/m8,imm8 (MI) (= sal)
        addBinaryOp(c->r, c, IT_SHL, c->vt, &c->o1, &c->o2); break;
    case 5: // shr r/m8,imm8 (MI)
        addBinaryOp(c->r, c, IT_SHR, c->vt, &c->o1, &c->o2); break;
    case 7: // sar r/m8,imm8 (MI)
        addBinaryOp(c->r, c, IT_SAR, c->vt, &c->o1, &c->o2); break;
    default:
        markDecodeError(c, true, ET_BadOpcode);
        break;
    }
}

static
void decode_C1(DContext* c)
{
    // 1st op 16/32/64
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    // 2nd op imm8
    parseImm(c, VT_8, &c->o2, false);
    switch(c->digit) {
    case 4: // shl r/m 16/32/64,imm8 (MI) (= sal)
        addBinaryOp(c->r, c, IT_SHL, c->vt, &c->o1, &c->o2); break;
    case 5: // shr r/m 16/32/64,imm8 (MI)
        addBinaryOp(c->r, c, IT_SHR, c->vt, &c->o1, &c->o2); break;
    case 7: // sar r/m 16/32/64,imm8 (MI)
        addBinaryOp(c->r, c, IT_SAR, c->vt, &c->o1, &c->o2); break;
    default:
        markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_C6(DContext* c)
{
    c->vt = VT_8; // all sub-opcodes use 8bit operand type
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // mov r/m8, imm8
        parseImm(c, c->vt, &c->o2, false);
        addBinaryOp(c->r, c, IT_MOV, c->vt, &c->o1, &c->o2);
        break;
    default: markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_C7(DContext* c)
{
    // for 16/32/64
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // mov r/m 16/32/64, imm16/32/32se (sign extended)
        parseImm(c, c->vt, &c->o2, false);
        addBinaryOp(c->r, c, IT_MOV, c->vt, &c->o1, &c->o2);
        break;
    default: markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_D0(DContext* c)
{
    c->vt = VT_8;
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 4: // shl r/m8,1 (M1) (= sal)
        addUnaryOp(c->r, c, IT_SHL, &c->o1); break;
    case 5: // shr r/m8,1 (M1)
        addUnaryOp(c->r, c, IT_SHR, &c->o1); break;
    case 7: // sar r/m8,1 (M1)
        addUnaryOp(c->r, c, IT_SAR, &c->o1); break;
    default:
        markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_D1(DContext* c)
{
    // for 16/32/64
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 4: // shl r/m16/32/64,1 (M1) (= sal)
        addUnaryOp(c->r, c, IT_SHL, &c->o1); break;
    case 5: // shr r/m16/32/64,1 (M1)
        addUnaryOp(c->r, c, IT_SHR, &c->o1); break;
    case 7: // sar r/m16/32/64,1 (M1)
        addUnaryOp(c->r, c, IT_SAR, &c->o1); break;
    default:
        markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_D2(DContext* c)
{
    c->vt = VT_8;
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    setRegOp(&c->o2, getReg(RT_GP8, RI_C));
    switch(c->digit) {
    case 4: // shl r/m8,cl (MC16/32/64) (= sal)
        addBinaryOp(c->r, c, IT_SHL, c->vt, &c->o1, &c->o2); break;
    case 5: // shr r/m8,cl (MC)
        addBinaryOp(c->r, c, IT_SHR, c->vt, &c->o1, &c->o2); break;
    case 7: // sar r/m8,cl (MC)
        addBinaryOp(c->r, c, IT_SAR, c->vt, &c->o1, &c->o2); break;
    default:
        markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_D3(DContext* c)
{
    // for 16/32/64
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    setRegOp(&c->o2, getReg(RT_GP8, RI_C));
    switch(c->digit) {
    case 4: // shl r/m16/32/64,cl (MC) (= sal)
        addBinaryOp(c->r, c, IT_SHL, c->vt, &c->o1, &c->o2); break;
    case 5: // shr r/m16/32/64,cl (MC)
        addBinaryOp(c->r, c, IT_SHR, c->vt, &c->o1, &c->o2); break;
    case 7: // sar r/m16/32/64,cl (MC)
        addBinaryOp(c->r, c, IT_SAR, c->vt, &c->o1, &c->o2); break;
    default:
        markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_E8(DContext* c)
{
    // call rel32
    c->o1.type = OT_Imm64;
    c->o1.val = (uint64_t) (c->f + c->off + 4 + *(int32_t*)(c->f + c->off));
    c->off += 4;
    addUnaryOp(c->r, c, IT_CALL, &c->o1);
    c->exit = true;
}

static
void decode_E9(DContext* c)
{
    // jmp rel32: relative, displacement relative to next instruction
    c->o1.type = OT_Imm64;
    c->o1.val = (uint64_t) (c->f + c->off + 4 + *(int32_t*)(c->f + c->off));
    c->off += 4;
    addUnaryOp(c->r, c, IT_JMP, &c->o1);
    c->exit = true;
}

static
void decode_EB(DContext* c)
{
    // jmp rel8: relative, displacement relative to next instruction
    c->o1.type = OT_Imm64;
    c->o1.val = (uint64_t) (c->f + c->off + 1 + *(int8_t*)(c->f + c->off));
    c->off += 1;
    addUnaryOp(c->r, c, IT_JMP, &c->o1);
    c->exit = true;
}

static
void decode_F6(DContext* c)
{
    // source always 8bit
    c->vt = VT_8;
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // test r/m8,imm8 (MI)
        parseImm(c, c->vt, &c->o2, false);
        addBinaryOp(c->r, c, IT_TEST, c->vt, &c->o1, &c->o2);
        break;
    case 2: // not r/m8
        addUnaryOp(c->r, c, IT_NOT, &c->o1); break;
    case 3: // neg r/m8
        addUnaryOp(c->r, c, IT_NEG, &c->o1); break;
    case 4: // mul r/m8 (unsigned mul ax by r/m8)
        addUnaryOp(c->r, c, IT_MUL, &c->o1); break;
    case 5: // imul r/m8 (signed mul ax/eax/rax by r/m8)
        addUnaryOp(c->r, c, IT_IMUL, &c->o1); break;
    case 6: // div r/m8 (unsigned div ax by r/m8, rem/quot in ah:al)
        addUnaryOp(c->r, c, IT_DIV, &c->o1); break;
    case 7: // idiv r/m8 (signed div ax by r/m8, rem/quot in ah:al)
        addUnaryOp(c->r, c, IT_IDIV1, &c->o1); break;
    default: markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_F7(DContext* c)
{
    parseModRM(c, c->vt, RTS_G_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // test r/m16/32/64,imm16/32/32se (MI)
        parseImm(c, c->vt, &c->o2, false);
        addBinaryOp(c->r, c, IT_TEST, c->vt, &c->o1, &c->o2);
        break;
    case 2: // not r/m 16/32/64
        addUnaryOp(c->r, c, IT_NOT, &c->o1); break;
    case 3: // neg r/m 16/32/64
        addUnaryOp(c->r, c, IT_NEG, &c->o1); break;
    case 4: // mul r/m 16/32/64 (unsigned mul ax/eax/rax by r/m)
        addUnaryOp(c->r, c, IT_MUL, &c->o1); break;
    case 5: // imul r/m 16/32/64 (signed mul ax/eax/rax by r/m)
        addUnaryOp(c->r, c, IT_IMUL, &c->o1); break;
    case 6: // div r/m 16/32/64 (unsigned div dx:ax/edx:eax/rdx:rax by r/m)
        addUnaryOp(c->r, c, IT_DIV, &c->o1); break;
    case 7: // idiv r/m 16/32/64 (signed div dx:ax/edx:eax/rdx:rax by r/m)
        addUnaryOp(c->r, c, IT_IDIV1, &c->o1); break;
    default: markDecodeError(c, true, ET_BadOpcode); break;
    }
}


static
void decode_FE(DContext* c)
{
    parseModRM(c, VT_8, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // inc r/m8
        addUnaryOp(c->r, c, IT_INC, &c->o1); break;
    case 1: // dec r/m8
        addUnaryOp(c->r, c, IT_DEC, &c->o1); break;
    default: markDecodeError(c, true, ET_BadOpcode); break;
    }
}

static
void decode_FF(DContext* c)
{
    parseModRM(c, c->vt, RTS_G, &c->o1, 0, &c->digit);
    switch(c->digit) {
    case 0: // inc r/m 16/32/64
        addUnaryOp(c->r, c, IT_INC, &c->o1); break;
    case 1: // dec r/m 16/32/64
        addUnaryOp(c->r, c, IT_DEC, &c->o1); break;

    case 2:
        // call r/m64
        // operand size forced to 64 bit in 64-bit mode
        opOverwriteType(&c->o1, VT_64);
        addUnaryOp(c->r, c, IT_CALL, &c->o1);
        c->exit = true;
        break;

    case 4:
        // jmp* r/m64: absolute indirect
        assert(c->rex == 0);
        opOverwriteType(&c->o1, VT_64);
        addUnaryOp(c->r, c, IT_JMPI, &c->o1);
        c->exit = true;
        break;

    case 6: // push r/m 16/64
        // default operand type is 64, not 32
        if (c->vt == VT_32)
            opOverwriteType(&c->o1, VT_64);
        else
            assert(c->vt == VT_16);
        addUnaryOp(c->r, c, IT_PUSH, &c->o1);
        break;

    default:
        markDecodeError(c, true, ET_BadOpcode);
        break;
    }
}

static
void initDecodeTables(void)
{
    static bool done = false;
    // initialize only once
    if (done) return;
    done = true;

    for(int i = 0; i<256; i++) {
        opcTable[i].t        = OT_Invalid;
        opcTable0F[i].t      = OT_Invalid;
        opcTable0F_V128[i].t = OT_Invalid;
        opcTable0F_V256[i].t = OT_Invalid;
    }

    // 0x00: add r/m8,r8 (MR, dst: r/m, src: r)
    // 0x01: add r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x02: add r8,r/m8 (RM, dst: r, src: r/m)
    // 0x03: add r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x04: add al,imm8 (I)
    // 0x05: add ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x00, IT_ADD, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x01, IT_ADD, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x02, IT_ADD, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x03, IT_ADD, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x04, IT_ADD, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x05, IT_ADD, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x08: or r/m8,r8 (MR, dst: r/m, src: r)
    // 0x09: or r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x0A: or r8,r/m8 (RM, dst: r, src: r/m)
    // 0x0B: or r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x0C: or al,imm8 (I)
    // 0x0D: or ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x08, IT_OR, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x09, IT_OR, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x0A, IT_OR, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x0B, IT_OR, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x0C, IT_OR, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x0D, IT_OR, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x10: adc r/m8,r8 (MR, dst: r/m, src: r)
    // 0x11: adc r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x12: adc r8,r/m8 (RM, dst: r, src: r/m)
    // 0x13: adc r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x14: adc al,imm8 (I)
    // 0x15: adc ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x10, IT_ADC, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x11, IT_ADC, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x12, IT_ADC, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x13, IT_ADC, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x14, IT_ADC, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x15, IT_ADC, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x18: sbb r/m8,r8 (MR, dst: r/m, src: r)
    // 0x19: sbb r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x1A: sbb r8,r/m8 (RM, dst: r, src: r/m)
    // 0x1B: sbb r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x1C: sbb al,imm8 (I)
    // 0x1D: sbb ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x18, IT_SBB, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x19, IT_SBB, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x1A, IT_SBB, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x1B, IT_SBB, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x1C, IT_SBB, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x1D, IT_SBB, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x20: and r/m8,r8 (MR, dst: r/m, src: r)
    // 0x21: and r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x22: and r8,r/m8 (RM, dst: r, src: r/m)
    // 0x23: and r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x24: and al,imm8 (I)
    // 0x25: and ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x20, IT_AND, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x21, IT_AND, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x22, IT_AND, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x23, IT_AND, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x24, IT_AND, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x25, IT_AND, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x28: sub r/m8,r8 (MR, dst: r/m, src: r)
    // 0x29: sub r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x2A: sub r8,r/m8 (RM, dst: r, src: r/m)
    // 0x2B: sub r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x2C: sub al,imm8 (I)
    // 0x2D: sub ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x28, IT_SUB, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x29, IT_SUB, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x2A, IT_SUB, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x2B, IT_SUB, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x2C, IT_SUB, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x2D, IT_SUB, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x30: xor r/m8,r8 (MR, dst: r/m, src: r)
    // 0x31: xor r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x32: xor r8,r/m8 (RM, dst: r, src: r/m)
    // 0x33: xor r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x34: xor al,imm8 (I)
    // 0x35: xor ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x30, IT_XOR, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x31, IT_XOR, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x32, IT_XOR, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x33, IT_XOR, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x34, IT_XOR, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x35, IT_XOR, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x38: cmp r/m8,r8 (MR, dst: r/m, src: r)
    // 0x39: cmp r/m,r 16/32/64 (MR, dst: r/m, src: r)
    // 0x3A: cmp r8,r/m8 (RM, dst: r, src: r/m)
    // 0x3B: cmp r,r/m 16/32/64 (RM, dst: r, src: r/m)
    // 0x3C: cmp al,imm8 (I)
    // 0x3D: cmp ax/eax/rax,imm16/32/32se (I) - (se: sign extended)
    setOpc(0x38, IT_CMP, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x39, IT_CMP, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x3A, IT_CMP, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x3B, IT_CMP, VT_Def, parseRM, addBInstr, 0);
    setOpc(0x3C, IT_CMP, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0x3D, IT_CMP, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0x50-57: push r16/r64
    setOpcH(0x50, decode_50);
    setOpcH(0x51, decode_50);
    setOpcH(0x52, decode_50);
    setOpcH(0x53, decode_50);
    setOpcH(0x54, decode_50);
    setOpcH(0x55, decode_50);
    setOpcH(0x56, decode_50);
    setOpcH(0x57, decode_50);

    // 0x58-5F: pop r16/r64
    setOpcH(0x58, decode_58);
    setOpcH(0x59, decode_58);
    setOpcH(0x5A, decode_58);
    setOpcH(0x5B, decode_58);
    setOpcH(0x5C, decode_58);
    setOpcH(0x5D, decode_58);
    setOpcH(0x5E, decode_58);
    setOpcH(0x5F, decode_58);

     // movsx r64,r/m32
    setOpcH(0x63, decode_63);

    // 0x68: pushq imm32 / pushw imm16
    // 0x6A: pushq imm8  / pushw imm8
    setOpcH(0x68, decode_68);
    setOpcH(0x6A, decode_6A);

    // 0x69: imul r,r/m16/32/64,imm16/32/32se (RMI)
    // 0x6B: imul r,r/m16/32/64,imm8se (RMI)
    setOpc(0x69, IT_IMUL, VT_Def,  parseRM, parseI3, addTInstr);
    setOpc(0x6B, IT_IMUL, VT_Def,  parseRM, parseI3_8se, addTInstr);

    // 0x70-7F: jcc rel8
    setOpcH(0x70, decode_70);
    setOpcH(0x71, decode_70);
    setOpcH(0x72, decode_70);
    setOpcH(0x73, decode_70);
    setOpcH(0x74, decode_70);
    setOpcH(0x75, decode_70);
    setOpcH(0x76, decode_70);
    setOpcH(0x77, decode_70);
    setOpcH(0x78, decode_70);
    setOpcH(0x79, decode_70);
    setOpcH(0x7A, decode_70);
    setOpcH(0x7B, decode_70);
    setOpcH(0x7C, decode_70);
    setOpcH(0x7D, decode_70);
    setOpcH(0x7E, decode_70);
    setOpcH(0x7F, decode_70);

    // Immediate Grp 1
    // 0x80: add/or/... r/m8,imm8 (MI)
    // 0x81: add/or/... r/m16/32/64,imm16/32/32se (MI)
    // 0x83: add/or/... r/m16/32/64,imm8se (MI)
    setOpcG(0x80, 0, IT_ADD, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 1, IT_OR , VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 2, IT_ADC, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 3, IT_SBB, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 4, IT_AND, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 5, IT_SUB, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 6, IT_XOR, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x80, 7, IT_CMP, VT_8,   parseMI, addBInstr, 0);
    setOpcG(0x81, 0, IT_ADD, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 1, IT_OR , VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 2, IT_ADC, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 3, IT_SBB, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 4, IT_AND, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 5, IT_SUB, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 6, IT_XOR, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x81, 7, IT_CMP, VT_Def, parseMI, addBInstr, 0);
    setOpcG(0x83, 0, IT_ADD, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 1, IT_OR , VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 2, IT_ADC, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 3, IT_SBB, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 4, IT_AND, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 5, IT_SUB, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 6, IT_XOR, VT_Def, parseMI_8se, addBInstr, 0);
    setOpcG(0x83, 7, IT_CMP, VT_Def, parseMI_8se, addBInstr, 0);

    // 0x84: test r/m8,r8 (MR) - r/m8 "and" r8, set SF, ZF, PF
    // 0x85: test r/m,r16/32/64 (MR)
    setOpc(0x84, IT_TEST, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x85, IT_TEST, VT_Def, parseMR, addBInstr, 0);

    // 0x88: mov r/m8,r8 (MR)
    // 0x89: mov r/m,r16/32/64 (MR)
    // 0x8A: mov r8,r/m8,r8 (RM)
    // 0x8B: mov r,r/m16/32/64 (RM)
    setOpc(0x88, IT_MOV, VT_8,   parseMR, addBInstr, 0);
    setOpc(0x89, IT_MOV, VT_Def, parseMR, addBInstr, 0);
    setOpc(0x8A, IT_MOV, VT_8,   parseRM, addBInstr, 0);
    setOpc(0x8B, IT_MOV, VT_Def, parseRM, addBInstr, 0);

    // 0x8D: lea r16/32/64,m (RM)
    setOpcH(0x8D, decode_8D);
    // 0x8F/0: pop r/m 16/64 (M) Grp1A
    setOpcGH(0x8F, 0, decode_8F_0);
    // 0x90: nop
    setOpc(0x90, IT_NOP, VT_None, addSInstr, 0, 0);

    setOpcH(0x98, decode_98); // cltq
    setOpcH(0x99, decode_99); // cqto
    setOpcH(0x9C, decode_9C); // pushf
    setOpcH(0x9D, decode_9D); // popf

    // 0xA8: test al,imm8
    // 0xA9: test ax/eax/rax,imm16/32/32se
    setOpc(0xA8, IT_TEST, VT_8,   setO1RegA, parseI2, addBInstr);
    setOpc(0xA9, IT_TEST, VT_Def, setO1RegA, parseI2, addBInstr);

    // 0xB0-B7: mov r8,imm8
    // 0xB8-BF: mov r32/64,imm32/64
    setOpcH(0xB0, decode_B0);
    setOpcH(0xB1, decode_B0);
    setOpcH(0xB2, decode_B0);
    setOpcH(0xB3, decode_B0);
    setOpcH(0xB4, decode_B0);
    setOpcH(0xB5, decode_B0);
    setOpcH(0xB6, decode_B0);
    setOpcH(0xB7, decode_B0);
    setOpcH(0xB8, decode_B0);
    setOpcH(0xB9, decode_B0);
    setOpcH(0xBA, decode_B0);
    setOpcH(0xBB, decode_B0);
    setOpcH(0xBC, decode_B0);
    setOpcH(0xBD, decode_B0);
    setOpcH(0xBE, decode_B0);
    setOpcH(0xBF, decode_B0);

    // 0xC0/C1: Grp1A
    setOpcH(0xC0, decode_C0);
    setOpcH(0xC1, decode_C1);

    // 0xC3: ret
    setOpc(0xC3, IT_RET, VT_None, addSInstr, reqExit, 0);

    // 0xC6/C7: Grp 11
    setOpcH(0xC6, decode_C6);
    setOpcH(0xC7, decode_C7);

    // 0xC9: leave ( = mov rbp,rsp + pop rbp)
    setOpc(0xC9, IT_LEAVE, VT_None, addSInstr, 0, 0);

    // 0xD0-D3: Grp1A
    setOpcH(0xD0, decode_D0);
    setOpcH(0xD1, decode_D1);
    setOpcH(0xD2, decode_D2);
    setOpcH(0xD3, decode_D3);

    setOpcH(0xE8, decode_E8); // call rel32
    setOpcH(0xE9, decode_E9); // jmp rel32
    setOpcH(0xEB, decode_EB); // jmp rel8

    // 0xF6/F7: Grp 3, 0xFE: Grp 4, 0xFE: Grp 5
    setOpcH(0xF6, decode_F6);
    setOpcH(0xF7, decode_F7);
    setOpcH(0xFE, decode_FE);
    setOpcH(0xFF, decode_FF);

    // 0x0F10/F3: movss xmm1,xmm2/m32 (RM)
    // 0x0F10/F2: movsd xmm1,xmm2/m64 (RM)
    // 0x0F10/No: movups xmm1,xmm2/m128 (RM)
    // 0x0F10/66: movupd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F10, PS_F3, IT_MOVSS,  VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F10, PS_F2, IT_MOVSD,  VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F10, PS_No, IT_MOVUPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F10, PS_66, IT_MOVUPD, VT_128, parseRMVV, addBInsImp, attach);

    // FIXME: vmovss/sd: convert to 3-operand form if memory is not involved
    // VEX.LIG.F3.0F.WIG 10: vmovss xmm1,m64 (XM)
    // VEX.LIG.F2.0F.WIG 10: vmovsd xmm1,m64 (XM)
    // VEX.128.   0F.WIG 10: vmovups xmm1,xmm2/m128 (RM)
    // VEX.128.66.0F.WIG 10: vmovupd xmm1,xmm2/m128 (RM)
    // VEX.256.   0F.WIG 10: vmovups ymm1,ymm2/m256 (RM)
    // VEX.256.66.0F.WIG 10: vmovupd ymm1,ymm2/m256 (RM)
    setOpcPV(VEX_LIG, 0x0F10, PS_F3, IT_VMOVSS, VT_64, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_LIG, 0x0F10, PS_F2, IT_VMOVSD, VT_64, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F10, PS_No, IT_VMOVUPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F10, PS_66, IT_VMOVUPD, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F10, PS_No, IT_VMOVUPS, VT_256, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F10, PS_66, IT_VMOVUPD, VT_256, parseRMVV, addBInsImp, attach);

    // 0x0F11/No: movups xmm1/m128,xmm2 (MR)
    // 0x0F11/66: movupd xmm1/m128,xmm2 (MR)
    // 0x0F11/F3: movss xmm1/m32,xmm2 (MR)
    // 0x0F11/F2: movsd xmm1/m64,xmm2 (MR)
    setOpcP(0x0F11, PS_No, IT_MOVUPS, VT_128, parseMRVV, addBInsImp, attach);
    setOpcP(0x0F11, PS_66, IT_MOVUPD, VT_128, parseMRVV, addBInsImp, attach);
    setOpcP(0x0F11, PS_F3, IT_MOVSS,  VT_32,  parseMRVV, addBInsImp, attach);
    setOpcP(0x0F11, PS_F2, IT_MOVSD,  VT_64,  parseMRVV, addBInsImp, attach);

    // VEX.LIG.F3.0F.WIG 11: vmovss m64,xmm1 (MR)
    // VEX.LIG.F2.0F.WIG 11: vmovsd m64,xmm1 (MR)
    // VEX.128.   0F.WIG 11: vmovups xmm1/m128,xmm2 (MR)
    // VEX.128.66.0F.WIG 11: vmovupd xmm1/m128,xmm2 (MR)
    // VEX.256.   0F.WIG 11: vmovups ymm1/m128,ymm2 (MR)
    // VEX.256.66.0F.WIG 11: vmovupd ymm1/m128,ymm2 (MR)
    setOpcPV(VEX_LIG, 0x0F11, PS_F3, IT_VMOVSS, VT_64, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_LIG, 0x0F11, PS_F2, IT_VMOVSD, VT_64, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F11, PS_No, IT_VMOVUPS, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F11, PS_66, IT_VMOVUPD, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F11, PS_No, IT_VMOVUPS, VT_256, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F11, PS_66, IT_VMOVUPD, VT_256, parseMRVV, addBInsImp, attach);

    setOpcH(0x0F12, decode0F_12);
    setOpcH(0x0F13, decode0F_13);
    setOpcH(0x0F14, decode0F_14);
    setOpcH(0x0F15, decode0F_15);
    setOpcH(0x0F16, decode0F_16);
    setOpcH(0x0F17, decode0F_17);
    setOpcH(0x0F1F, decode0F_1F);

    setOpcH(0x0F28, decode0F_28);

    // VEX.128.   0F.WIG 28: vmovaps xmm1,xmm2/m128 (RM)
    // VEX.128.66.0F.WIG 28: vmovapd xmm1,xmm2/m128 (RM)
    // VEX.256.   0F.WIG 28: vmovaps ymm1,ymm2/m256 (RM)
    // VEX.256.66.0F.WIG 28: vmovapd ymm1,ymm2/m256 (RM)
    setOpcPV(VEX_128, 0x0F28, PS_No, IT_VMOVAPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F28, PS_66, IT_VMOVAPD, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F28, PS_No, IT_VMOVAPS, VT_256, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F28, PS_66, IT_VMOVAPD, VT_256, parseRMVV, addBInsImp, attach);

    setOpcH(0x0F29, decode0F_29);

    // VEX.128.   0F.WIG 29: vmovaps xmm1/m128,xmm2 (MR)
    // VEX.128.66.0F.WIG 29: vmovapd xmm1/m128,xmm2 (MR)
    // VEX.256.   0F.WIG 29: vmovaps ymm1/m256,ymm2 (MR)
    // VEX.256.66.0F.WIG 29: vmovapd ymm1/m256,ymm2 (MR)
    setOpcPV(VEX_128, 0x0F29, PS_No, IT_VMOVAPS, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F29, PS_66, IT_VMOVAPD, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F29, PS_No, IT_VMOVAPS, VT_256, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F29, PS_66, IT_VMOVAPD, VT_256, parseMRVV, addBInsImp, attach);

    setOpcH(0x0F2E, decode0F_2E);

    // 0x0F40-0x0F4F: cmovcc r,r/m 16/32/64
    setOpcH(0x0F40, decode0F_40);
    setOpcH(0x0F41, decode0F_40);
    setOpcH(0x0F42, decode0F_40);
    setOpcH(0x0F43, decode0F_40);
    setOpcH(0x0F44, decode0F_40);
    setOpcH(0x0F45, decode0F_40);
    setOpcH(0x0F46, decode0F_40);
    setOpcH(0x0F47, decode0F_40);
    setOpcH(0x0F48, decode0F_40);
    setOpcH(0x0F49, decode0F_40);
    setOpcH(0x0F4A, decode0F_40);
    setOpcH(0x0F4B, decode0F_40);
    setOpcH(0x0F4C, decode0F_40);
    setOpcH(0x0F4D, decode0F_40);
    setOpcH(0x0F4E, decode0F_40);
    setOpcH(0x0F4F, decode0F_40);

    // 0x0F51/F3: sqrtss xmm1,xmm2/m32 (RM)
    // 0x0F51/F2: sqrtsd xmm1,xmm2/m64 (RM)
    // 0x0F51/No: sqrtps xmm1,xmm2/m128 (RM)
    // 0x0F51/66: sqrtpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F51, PS_F3, IT_SQRTSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F51, PS_F2, IT_SQRTSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F51, PS_No, IT_SQRTPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F51, PS_66, IT_SQRTPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F52/F3: rsqrtss xmm1,xmm2/m32 (RM)
    // 0x0F52/No: rsqrtps xmm1,xmm2/m128 (RM)
    setOpcP(0x0F52, PS_F3, IT_RSQRTSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F52, PS_No, IT_RSQRTPS, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F53/F3: rcpss xmm1,xmm2/m32 (RM)
    // 0x0F53/No: rcpps xmm1,xmm2/m128 (RM)
    setOpcP(0x0F53, PS_F3, IT_RCPSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F53, PS_No, IT_RCPPS, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F54/No: andps xmm1,xmm2/m128 (RM)
    // 0x0F54/66: andpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F54, PS_No, IT_ANDPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F54, PS_66, IT_ANDPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F55/No: andnps xmm1,xmm2/m128 (RM)
    // 0x0F55/66: andnpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F55, PS_No, IT_ANDNPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F55, PS_66, IT_ANDNPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F56/No: orps xmm1,xmm2/m128 (RM)
    // 0x0F56/66: orpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F56, PS_No, IT_ORPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F56, PS_66, IT_ORPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F57/No: xorps xmm1,xmm2/m128 (RM)
    // 0x0F57/66: xorpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F57, PS_No, IT_XORPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F57, PS_66, IT_XORPD, VT_128, parseRMVV, addBInsImp, attach);

    // VEX.NDS.128.0F.WIG 57:    vxorps xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.0F.WIG 57:    vxorps ymm1,ymm2,ymm3/m256 (RVM)
    // VEX.NDS.128.66.0F.WIG 57: vxorpd xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.66.0F.WIG 57: vxorpd ymm1,ymm2,ymm3/m256 (RVM)
    setOpcPV(VEX_128, 0x0F57, PS_No, IT_VXORPS, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F57, PS_No, IT_VXORPS, VT_256, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_128, 0x0F57, PS_66, IT_VXORPD, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F57, PS_66, IT_VXORPD, VT_256, parseRVM, addTInsImp, attach);

    // 0x0F58/F3: addss xmm1,xmm2/m32 (RM)
    // 0x0F58/F2: addsd xmm1,xmm2/m64 (RM)
    // 0x0F58/No: addps xmm1,xmm2/m128 (RM)
    // 0x0F58/66: addpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F58, PS_F3, IT_ADDSS, VT_32,  parseRMVV, addBInsImp, 0);
    setOpcP(0x0F58, PS_F2, IT_ADDSD, VT_64,  parseRMVV, addBInsImp, 0);
    setOpcP(0x0F58, PS_No, IT_ADDPS, VT_128, parseRMVV, addBInsImp, 0);
    setOpcP(0x0F58, PS_66, IT_ADDPD, VT_128, parseRMVV, addBInsImp, 0);

    // VEX.NDS.LIG.F3.0F.WIG 58: vaddss xmm1,xmm2,xmm3/m32 (RVM)
    // VEX.NDS.LIG.F2.0F.WIG 58: vaddsd xmm1,xmm2,xmm3/m64 (RVM)
    // VEX.NDS.128.0F.WIG 58:    vaddps xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.0F.WIG 58:    vaddps ymm1,ymm2,ymm3/m256 (RVM)
    // VEX.NDS.128.66.0F.WIG 58: vaddpd xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.66.0F.WIG 58: vaddpd ymm1,ymm2,ymm3/m256 (RVM)
    setOpcPV(VEX_LIG, 0x0F58, PS_F3, IT_VADDSS, VT_32, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_LIG, 0x0F58, PS_F2, IT_VADDSD, VT_64, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_128, 0x0F58, PS_No, IT_VADDPS, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F58, PS_No, IT_VADDPS, VT_256, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_128, 0x0F58, PS_66, IT_VADDPD, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F58, PS_66, IT_VADDPD, VT_256, parseRVM, addTInsImp, attach);

    // 0x0F59/F3: mulss xmm1,xmm2/m32 (RM)
    // 0x0F59/F2: mulsd xmm1,xmm2/m64 (RM)
    // 0x0F59/No: mulps xmm1,xmm2/m128 (RM)
    // 0x0F59/66: mulpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F59, PS_F3, IT_MULSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F59, PS_F2, IT_MULSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F59, PS_No, IT_MULPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F59, PS_66, IT_MULPD, VT_128, parseRMVV, addBInsImp, attach);

    // VEX.NDS.LIG.F3.0F.WIG 59: vmulss xmm1,xmm2,xmm3/m32 (RVM)
    // VEX.NDS.LIG.F2.0F.WIG 59: vmulsd xmm1,xmm2,xmm3/m64 (RVM)
    // VEX.NDS.128.0F.WIG 59:    vmulps xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.0F.WIG 59:    vmulps ymm1,ymm2,ymm3/m256 (RVM)
    // VEX.NDS.128.66.0F.WIG 59: vmulpd xmm1,xmm2,xmm3/m128 (RVM)
    // VEX.NDS.256.66.0F.WIG 59: vmulpd ymm1,ymm2,ymm3/m256 (RVM)
    setOpcPV(VEX_LIG, 0x0F59, PS_F3, IT_VMULSS, VT_32, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_LIG, 0x0F59, PS_F2, IT_VMULSD, VT_64, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_128, 0x0F59, PS_No, IT_VMULPS, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F59, PS_No, IT_VMULPS, VT_256, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_128, 0x0F59, PS_66, IT_VMULPD, VT_128, parseRVM, addTInsImp, attach);
    setOpcPV(VEX_256, 0x0F59, PS_66, IT_VMULPD, VT_256, parseRVM, addTInsImp, attach);

    // 0x0F5C/F3: subss xmm1,xmm2/m32 (RM)
    // 0x0F5C/F2: subsd xmm1,xmm2/m64 (RM)
    // 0x0F5C/No: subps xmm1,xmm2/m128 (RM)
    // 0x0F5C/66: subpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F5C, PS_F3, IT_SUBSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5C, PS_F2, IT_SUBSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5C, PS_No, IT_SUBPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5C, PS_66, IT_SUBPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F5D/F3: minss xmm1,xmm2/m32 (RM)
    // 0x0F5D/F2: minsd xmm1,xmm2/m64 (RM)
    // 0x0F5D/No: minps xmm1,xmm2/m128 (RM)
    // 0x0F5D/66: minpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F5D, PS_F3, IT_MINSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5D, PS_F2, IT_MINSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5D, PS_No, IT_MINPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5D, PS_66, IT_MINPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F5E/F3: divss xmm1,xmm2/m32 (RM)
    // 0x0F5E/F2: divsd xmm1,xmm2/m64 (RM)
    // 0x0F5E/No: divps xmm1,xmm2/m128 (RM)
    // 0x0F5E/66: divpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F5E, PS_F3, IT_DIVSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5E, PS_F2, IT_DIVSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5E, PS_No, IT_DIVPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5E, PS_66, IT_DIVPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F5F/F3: maxss xmm1,xmm2/m32 (RM)
    // 0x0F5F/F2: maxsd xmm1,xmm2/m64 (RM)
    // 0x0F5F/No: maxps xmm1,xmm2/m128 (RM)
    // 0x0F5F/66: maxpd xmm1,xmm2/m128 (RM)
    setOpcP(0x0F5F, PS_F3, IT_MAXSS, VT_32,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5F, PS_F2, IT_MAXSD, VT_64,  parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5F, PS_No, IT_MAXPS, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F5F, PS_66, IT_MAXPD, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F6E/66: movd/q xmm,r/m 32/64 (RM)
    setOpcPH(0x0F6E, PS_66, decode0F_6E_P66);

    // 0x0F6F/F3: movdqu xmm1,xmm2/m128 (RM)
    // 0x0F6F/66: movdqa xmm1,xmm2/m128 (RM)
    // 0x0F6F/No: movq mm1,mm2/m64 (RM)
    setOpcP(0x0F6F, PS_F3, IT_MOVDQU, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F6F, PS_66, IT_MOVDQA, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F6F, PS_No, IT_MOVQ,   VT_64,  parseRMVV, addBInsImp, attach);

    // VEX.128.66.0F.WIG 6F: vmovdqa xmm1,xmm2/m128 (RM)
    // VEX.128.66.0F.WIG 7F: vmovdqa xmm2/m128,xmm1 (MR)
    // VEX.256.66.0F.WIG 6F: vmovdqa ymm1,ymm2/m256 (RM)
    // VEX.256.66.0F.WIG 7F: vmovdqa ymm2/m256,ymm1 (MR)
    setOpcPV(VEX_128, 0x0F6F, PS_66, IT_VMOVDQA, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F7F, PS_66, IT_VMOVDQA, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F6F, PS_66, IT_VMOVDQA, VT_256, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F7F, PS_66, IT_VMOVDQA, VT_256, parseMRVV, addBInsImp, attach);

    // VEX.128.F3.0F.WIG 6F: vmovdqu xmm1,xmm2/m128 (RM)
    // VEX.128.F3.0F.WIG 7F: vmovdqu xmm2/m128,xmm1 (MR)
    // VEX.256.F3.0F.WIG 6F: vmovdqu ymm1,ymm2/m256 (RM)
    // VEX.256.F3.0F.WIG 7F: vmovdqu ymm2/m256,ymm1 (MR)
    setOpcPV(VEX_128, 0x0F6F, PS_F3, IT_VMOVDQU, VT_128, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_128, 0x0F7F, PS_F3, IT_VMOVDQU, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F6F, PS_F3, IT_VMOVDQU, VT_256, parseRMVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0F7F, PS_F3, IT_VMOVDQU, VT_256, parseMRVV, addBInsImp, attach);

    // 0x0F74/No: pcmpeqb mm,mm/m64 (RM)
    // 0x0F74/66: pcmpeqb mm,mm/m128 (RM)
    //setOpcP(0x0F74, PS_No, IT_PCMPEQB, VT_64,  parseRMVV, addBInsImp, attach);
    //setOpcP(0x0F74, PS_66, IT_PCMPEQB, VT_128, parseRMVV, addBInsImp, attach);
    setOpcH(0x0F74, decode0F_74);

    setOpcPV(VEX_128, 0x0F77, PS_No, IT_VZEROUPPER, VT_None, addSInstr, attach, 0);
    setOpcPV(VEX_256, 0x0F77, PS_No, IT_VZEROALL, VT_None, addSInstr, attach, 0);

    // 0x0F7C/66: haddpd xmm1,xmm2/m128 (RM)
    // 0x0F7C/F2: haddps xmm1,xmm2/m128 (RM)
    setOpcP(0x0F7C, PS_66, IT_HADDPD, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F7C, PS_F2, IT_HADDPS, VT_128, parseRMVV, addBInsImp, attach);

    // 0x0F7D/66: hsubpd xmm1,xmm2/m128 (RM)
    // 0x0F7D/F2: hsubps xmm1,xmm2/m128 (RM)
    setOpcP(0x0F7D, PS_66, IT_HSUBPD, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0F7D, PS_F2, IT_HSUBPS, VT_128, parseRMVV, addBInsImp, attach);

    setOpcH(0x0F7E, decode0F_7E);
    setOpcH(0x0F7F, decode0F_7F);

    // 0x0F80-0F8F: jcc rel32
    setOpcH(0x0F80, decode0F_80);
    setOpcH(0x0F81, decode0F_80);
    setOpcH(0x0F82, decode0F_80);
    setOpcH(0x0F83, decode0F_80);
    setOpcH(0x0F84, decode0F_80);
    setOpcH(0x0F85, decode0F_80);
    setOpcH(0x0F86, decode0F_80);
    setOpcH(0x0F87, decode0F_80);
    setOpcH(0x0F88, decode0F_80);
    setOpcH(0x0F89, decode0F_80);
    setOpcH(0x0F8A, decode0F_80);
    setOpcH(0x0F8B, decode0F_80);
    setOpcH(0x0F8C, decode0F_80);
    setOpcH(0x0F8D, decode0F_80);
    setOpcH(0x0F8E, decode0F_80);
    setOpcH(0x0F8F, decode0F_80);

    // 0x0FAF: imul r,rm16/32/64 (RM), signed mul (d/q)word by r/m
    setOpc(0x0FAF, IT_IMUL, VT_Def, parseRM, addBInstr, 0);

    setOpcH(0x0FB6, decode0F_B6); // movzbl r16/32/64,r/m8 (RM)
    setOpcH(0x0FB7, decode0F_B7); // movzbl r32/64,r/m16 (RM)

    // 0x0FBC: bsf r,r/m 16/32/64 (RM): bit scan forward
    setOpc(0x0FBC, IT_BSF, VT_Def, parseRM, addBInstr, 0);

    setOpcH(0x0FBE, decode0F_BE); // movsx r16/32/64,r/m8 (RM)
    setOpcH(0x0FBF, decode0F_BF); // movsx r32/64,r/m16 (RM)

    // 0x0FD0/66: addsubpd xmm1,xmm2/m128 (RM)
    // 0x0FD0/F2: addsubps xmm1,xmm2/m128 (RM)
    setOpcP(0x0FD0, PS_66, IT_ADDSUBPD, VT_128, parseRMVV, addBInsImp, attach);
    setOpcP(0x0FD0, PS_F2, IT_ADDSUBPS, VT_128, parseRMVV, addBInsImp, attach);

    setOpcH(0x0FD4, decode0F_D4); // paddq xmm1,xmm2/m 64/128 (RM)
    setOpcH(0x0FD6, decode0F_D6); // movq xmm2/m64,xmm1 (MR)
    setOpcH(0x0FD7, decode0F_D7); // pmovmskb r,xmm 64/128 (RM)
    setOpcH(0x0FDA, decode0F_DA); // pminub xmm,xmm/m 64/128 (RM)

    // VEX.128.66.0F.WIG E7: vmovntdq m128, xmm1 (MR)
    // VEX.256.66.0F.WIG E7: vmovntdq m256, ymm1 (MR)
    setOpcPV(VEX_128, 0x0FE7, PS_66, IT_VMOVNTDQ, VT_128, parseMRVV, addBInsImp, attach);
    setOpcPV(VEX_256, 0x0FE7, PS_66, IT_VMOVNTDQ, VT_256, parseMRVV, addBInsImp, attach);

    setOpcH(0x0FEF, decode0F_EF); // pxor xmm1,xmm2/m 64/128 (RM)
}

// decode the basic block starting at f (automatically triggered by emulator)
DBB* dbrew_decode(Rewriter* r, uint64_t f)
{
    DContext cxt;
    int i, old_icount;
    DBB* dbb;

    if (f == 0) return 0; // nothing to decode
    if (r->decBB == 0) initRewriter(r);
    initDecodeTables();

    // already decoded?
    for(i = 0; i < r->decBBCount; i++)
        if (r->decBB[i].addr == f) return &(r->decBB[i]);

    // start decoding of new BB beginning at f
    assert(r->decBBCount < r->decBBCapacity);
    dbb = &(r->decBB[r->decBBCount]);
    r->decBBCount++;
    dbb->addr = f;
    dbb->fc = config_find_function(r, f);
    dbb->count = 0;
    dbb->size = 0;
    dbb->instr = r->decInstr + r->decInstrCount;
    old_icount = r->decInstrCount;

    if (r->showDecoding)
        cprintf(CABright, "Decoding BB %s ...\n", prettyAddress(r, f, dbb->fc));

    initDContext(&cxt, r, dbb);

    while(!cxt.exit) {
        decodePrefixes(&cxt);

        // parse opcode by running handlers defined in opcode tables

        if (cxt.vex == VEX_128) {
            assert(cxt.opc1 == 0x0F);
            cxt.opc2 = cxt.f[cxt.off++];
            processOpc(&(opcTable0F_V128[cxt.opc2]), &cxt);
        }
        else if (cxt.vex == VEX_256) {
            assert(cxt.opc1 == 0x0F);
            cxt.opc2 = cxt.f[cxt.off++];
            processOpc(&(opcTable0F_V256[cxt.opc2]), &cxt);
        }
        else {
            cxt.opc1 = cxt.f[cxt.off++];
            if (cxt.opc1 == 0x0F) {
                // opcode starting with 0x0F
                cxt.opc2 = cxt.f[cxt.off++];
                processOpc(&(opcTable0F[cxt.opc2]), &cxt);
            }
            else
                processOpc(&(opcTable[cxt.opc1]), &cxt);
        }

        if (isErrorSet(&(cxt.error.e))) {
            // current "fall-back": output error, stop decoding
            logError(&(cxt.error.e), (char*) "Stopped decoding");
            break;
        }
    }

    assert(dbb->addr == dbb->instr->addr);
    dbb->count = r->decInstrCount - old_icount;
    dbb->size = cxt.off;

    if (r->showDecoding)
        dbrew_print_decoded(dbb, r, r->printBytes);

    return dbb;
}
