Analysis & Synthesis report for DE2_115
Wed Dec 07 21:07:46 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|LCD_SHOW:lcd0|state_r
 11. State Machine - |DE2_115|LCD_SHOW:lcd0|LCD_controller:lcdctrl0|state_r
 12. State Machine - |DE2_115|SRAMCommunicator:s1|state_r
 13. State Machine - |DE2_115|PLAY:p1|state_r
 14. State Machine - |DE2_115|Record:record|state_r
 15. State Machine - |DE2_115|Initialize:i0|I2cSender:i2c0|state_r
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Parameter Settings for User Entity Instance: clkgen:clkg|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: Debounce:deb_rst
 22. Parameter Settings for User Entity Instance: Debounce:deb_playorpause
 23. Parameter Settings for User Entity Instance: Debounce:deb_spdup
 24. Parameter Settings for User Entity Instance: Debounce:deb_spddown
 25. Parameter Settings for User Entity Instance: Initialize:i0|I2cSender:i2c0
 26. Parameter Settings for User Entity Instance: LCD_SHOW:lcd0
 27. Parameter Settings for User Entity Instance: LCD_SHOW:lcd0|LCD_controller:lcdctrl0
 28. Parameter Settings for User Entity Instance: SevenDecoder:sevendecoder
 29. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div4
 30. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult4
 31. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult5
 33. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult1
 35. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div6
 36. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult6
 37. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0
 40. altpll Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "LCD_SHOW:lcd0|LCD_txt:lcdtxt0"
 43. Port Connectivity Checks: "Initialize:i0"
 44. Port Connectivity Checks: "Debounce:deb_spddown"
 45. Port Connectivity Checks: "Debounce:deb_spdup"
 46. Port Connectivity Checks: "Debounce:deb_playorpause"
 47. Port Connectivity Checks: "Debounce:deb_rst"
 48. Port Connectivity Checks: "clkgen:clkg"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 07 21:07:46 2016       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,597                                       ;
;     Total combinational functions  ; 6,569                                       ;
;     Dedicated logic registers      ; 349                                         ;
; Total registers                    ; 349                                         ;
; Total pins                         ; 480                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; Initializer.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/Initializer.sv             ;         ;
; play.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/play.sv                    ;         ;
; SRAM_Communicator.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/SRAM_Communicator.sv       ;         ;
; I2cSender.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/I2cSender.sv               ;         ;
; LCD_txt.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/LCD_txt.sv                 ;         ;
; LCD_SHOW.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/LCD_SHOW.sv                ;         ;
; LCD_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/LCD_controller.sv          ;         ;
; record.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/record.sv                  ;         ;
; SevenDecoder.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/SevenDecoder.sv            ;         ;
; Debounce.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/Debounce.sv                ;         ;
; Reset_Delay.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/Reset_Delay.sv             ;         ;
; DE2_115.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/DE2_115.sv                 ;         ;
; clkgen.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/clkgen.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/clkgen_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/clkgen_altpll.v         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/lpm_divide_jkm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/alt_u_div_6af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/add_sub_8pc.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_h4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/mult_h4t.tdf            ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/lpm_divide_hkm.tdf      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_6dh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/add_sub_6dh.tdf         ;         ;
; db/add_sub_7dh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/add_sub_7dh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/lpm_divide_mhm.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/db/alt_u_div_g4f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 6,597           ;
;                                             ;                 ;
; Total combinational functions               ; 6569            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2898            ;
;     -- 3 input functions                    ; 3080            ;
;     -- <=2 input functions                  ; 591             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 3523            ;
;     -- arithmetic mode                      ; 3046            ;
;                                             ;                 ;
; Total registers                             ; 349             ;
;     -- Dedicated logic registers            ; 349             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 480             ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 4               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; PLAY:p1|Add13~0 ;
; Maximum fan-out                             ; 4638            ;
; Total fan-out                               ; 23804           ;
; Average fan-out                             ; 2.97            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                          ; 6569 (6)          ; 349 (0)      ; 0           ; 4            ; 0       ; 2         ; 480  ; 0            ; |DE2_115                                                                                                                                ; work         ;
;    |Debounce:deb_playorpause|                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb_playorpause                                                                                                       ; work         ;
;    |Debounce:deb_rst|                             ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb_rst                                                                                                               ; work         ;
;    |Debounce:deb_spddown|                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb_spddown                                                                                                           ; work         ;
;    |Debounce:deb_spdup|                           ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb_spdup                                                                                                             ; work         ;
;    |Initialize:i0|                                ; 81 (24)           ; 37 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Initialize:i0                                                                                                                  ; work         ;
;       |I2cSender:i2c0|                            ; 57 (57)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Initialize:i0|I2cSender:i2c0                                                                                                   ; work         ;
;    |LCD_SHOW:lcd0|                                ; 392 (142)         ; 104 (47)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0                                                                                                                  ; work         ;
;       |LCD_controller:lcdctrl0|                   ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_controller:lcdctrl0                                                                                          ; work         ;
;       |LCD_txt:lcdtxt0|                           ; 236 (177)         ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0                                                                                                  ; work         ;
;          |lpm_divide:Div0|                        ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0                                                                                  ; work         ;
;             |lpm_divide_mhm:auto_generated|       ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                    ; work         ;
;                |sign_div_unsign_ekh:divider|      ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                        ; work         ;
;                   |alt_u_div_g4f:divider|         ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider  ; work         ;
;    |PLAY:p1|                                      ; 5854 (355)        ; 95 (95)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|PLAY:p1                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_hkm:auto_generated|          ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 1050 (1050)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 1049 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_jkm:auto_generated|          ; 1049 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 1049 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 1049 (1049)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Div4|                           ; 1063 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div4                                                                                                        ; work         ;
;          |lpm_divide_jkm:auto_generated|          ; 1063 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div4|lpm_divide_jkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 1063 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 1063 (1063)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Div5|                           ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div5                                                                                                        ; work         ;
;          |lpm_divide_hkm:auto_generated|          ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div5|lpm_divide_hkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 1050 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div5|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 1050 (1050)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div5|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Div6|                           ; 1065 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div6                                                                                                        ; work         ;
;          |lpm_divide_hkm:auto_generated|          ; 1065 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div6|lpm_divide_hkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 1065 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div6|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 1065 (1065)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_divide:Div6|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 74 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_6dh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6dh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7dh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7dh:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 74 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_6dh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6dh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7dh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7dh:auto_generated ; work         ;
;       |lpm_mult:Mult4|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult4                                                                                                         ; work         ;
;          |mult_h4t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult4|mult_h4t:auto_generated                                                                                 ; work         ;
;       |lpm_mult:Mult5|                            ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 74 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_6dh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6dh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7dh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7dh:auto_generated ; work         ;
;       |lpm_mult:Mult6|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult6                                                                                                         ; work         ;
;          |mult_h4t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|PLAY:p1|lpm_mult:Mult6|mult_h4t:auto_generated                                                                                 ; work         ;
;    |Record:record|                                ; 37 (37)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Record:record                                                                                                                  ; work         ;
;    |Reset_Delay:rst0|                             ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Reset_Delay:rst0                                                                                                               ; work         ;
;    |SRAMCommunicator:s1|                          ; 122 (122)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SRAMCommunicator:s1                                                                                                            ; work         ;
;    |SevenDecoder:sevendecoder|                    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenDecoder:sevendecoder                                                                                                      ; work         ;
;    |clkgen:clkg|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clkgen:clkg                                                                                                                    ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clkgen:clkg|altpll:altpll_component                                                                                            ; work         ;
;          |clkgen_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clkgen:clkg|altpll:altpll_component|clkgen_altpll:auto_generated                                                               ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE2_115|clkgen:clkg ; clkgen.v        ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|LCD_SHOW:lcd0|state_r                                                        ;
+----------------------+----------------------+-----------------+---------------------+-----------------+
; Name                 ; state_r.S_Index_Incr ; state_r.S_Delay ; state_r.S_Wait_Done ; state_r.S_Start ;
+----------------------+----------------------+-----------------+---------------------+-----------------+
; state_r.S_Start      ; 0                    ; 0               ; 0                   ; 0               ;
; state_r.S_Wait_Done  ; 0                    ; 0               ; 1                   ; 1               ;
; state_r.S_Delay      ; 0                    ; 1               ; 0                   ; 1               ;
; state_r.S_Index_Incr ; 1                    ; 0               ; 0                   ; 1               ;
+----------------------+----------------------+-----------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |DE2_115|LCD_SHOW:lcd0|LCD_controller:lcdctrl0|state_r                ;
+-----------------+----------------+-----------------+-----------------+----------------+
; Name            ; state_r.S_DONE ; state_r.S_DELAY ; state_r.S_SETUP ; state_r.S_IDLE ;
+-----------------+----------------+-----------------+-----------------+----------------+
; state_r.S_IDLE  ; 0              ; 0               ; 0               ; 0              ;
; state_r.S_SETUP ; 0              ; 0               ; 1               ; 1              ;
; state_r.S_DELAY ; 0              ; 1               ; 0               ; 1              ;
; state_r.S_DONE  ; 1              ; 0               ; 0               ; 1              ;
+-----------------+----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |DE2_115|SRAMCommunicator:s1|state_r                        ;
+---------------+---------------+---------------+--------------+--------------+
; Name          ; state_r.Delay ; state_r.Write ; state_r.Read ; state_r.Wait ;
+---------------+---------------+---------------+--------------+--------------+
; state_r.Wait  ; 0             ; 0             ; 0            ; 0            ;
; state_r.Read  ; 0             ; 0             ; 1            ; 1            ;
; state_r.Write ; 0             ; 1             ; 0            ; 1            ;
; state_r.Delay ; 1             ; 0             ; 0            ; 1            ;
+---------------+---------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|PLAY:p1|state_r                                                   ;
+--------------------+---------------+--------------------+-------------------+--------------+
; Name               ; state_r.PAUSE ; state_r.PLAY_RIGHT ; state_r.PLAY_LEFT ; state_r.STOP ;
+--------------------+---------------+--------------------+-------------------+--------------+
; state_r.STOP       ; 0             ; 0                  ; 0                 ; 0            ;
; state_r.PLAY_LEFT  ; 0             ; 0                  ; 1                 ; 1            ;
; state_r.PLAY_RIGHT ; 0             ; 1                  ; 0                 ; 1            ;
; state_r.PAUSE      ; 1             ; 0                  ; 0                 ; 1            ;
+--------------------+---------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |DE2_115|Record:record|state_r                  ;
+----------------+---------------+---------------+----------------+
; Name           ; state_r.RESET ; state_r.PAUSE ; state_r.RECORD ;
+----------------+---------------+---------------+----------------+
; state_r.RESET  ; 0             ; 0             ; 0              ;
; state_r.RECORD ; 1             ; 0             ; 1              ;
; state_r.PAUSE  ; 1             ; 1             ; 0              ;
+----------------+---------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Initialize:i0|I2cSender:i2c0|state_r                               ;
+----------------+-------------+--------------+---------------+--------------+----------------+
; Name           ; state_r.ack ; state_r.send ; state_r.start ; state_r.stop ; state_r.finish ;
+----------------+-------------+--------------+---------------+--------------+----------------+
; state_r.stop   ; 0           ; 0            ; 0             ; 0            ; 0              ;
; state_r.start  ; 0           ; 0            ; 1             ; 1            ; 0              ;
; state_r.send   ; 0           ; 1            ; 0             ; 1            ; 0              ;
; state_r.ack    ; 1           ; 0            ; 0             ; 1            ; 0              ;
; state_r.finish ; 0           ; 0            ; 0             ; 1            ; 1              ;
+----------------+-------------+--------------+---------------+--------------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------+------------------------+
; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[0]              ; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|Mux1 ; yes                    ;
; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[1]              ; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|Mux1 ; yes                    ;
; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[2]              ; LCD_SHOW:lcd0|LCD_txt:lcdtxt0|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                                    ;                        ;
+----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+-------------------------------------------------+------------------------------------------+
; Register name                                   ; Reason for Removal                       ;
+-------------------------------------------------+------------------------------------------+
; Initialize:i0|i2c_data_r[8,13..17,19,22]        ; Merged with Initialize:i0|i2c_data_r[23] ;
; Initialize:i0|i2c_data_r[18,20]                 ; Merged with Initialize:i0|i2c_data_r[21] ;
; Initialize:i0|i2c_data_r[23]                    ; Stuck at GND due to stuck port data_in   ;
; LCD_SHOW:lcd0|state_r~4                         ; Lost fanout                              ;
; LCD_SHOW:lcd0|state_r~5                         ; Lost fanout                              ;
; LCD_SHOW:lcd0|LCD_controller:lcdctrl0|state_r~4 ; Lost fanout                              ;
; LCD_SHOW:lcd0|LCD_controller:lcdctrl0|state_r~5 ; Lost fanout                              ;
; SRAMCommunicator:s1|state_r~4                   ; Lost fanout                              ;
; SRAMCommunicator:s1|state_r~5                   ; Lost fanout                              ;
; PLAY:p1|state_r~2                               ; Lost fanout                              ;
; PLAY:p1|state_r~3                               ; Lost fanout                              ;
; Initialize:i0|I2cSender:i2c0|state_r~2          ; Lost fanout                              ;
; Initialize:i0|I2cSender:i2c0|state_r~3          ; Lost fanout                              ;
; Total Number of Removed Registers = 21          ;                                          ;
+-------------------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 349   ;
; Number of registers using Synchronous Clear  ; 167   ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 194   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 220   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|LCD_SHOW:lcd0|LCD_controller:lcdctrl0|counter_r[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|Initialize:i0|index_r[2]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|PLAY:p1|speedup_parameter_r[1]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|LCD_SHOW:lcd0|LCD_controller:lcdctrl0|start_r      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|PLAY:p1|sram_data_prev_r[1]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|PLAY:p1|play_speed_r[0]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115|Record:record|period_counter_r[0]                  ;
; 8:1                ; 27 bits   ; 135 LEs       ; 27 LEs               ; 108 LEs                ; Yes        ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|mDLY[6]              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|Initialize:i0|i2c_data_r[12]                       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|REC_SEC[4]           ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |DE2_115|LCD_SHOW:lcd0|LCD_txt:lcdtxt0|PLAY_SEC[1]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|Initialize:i0|I2cSender:i2c0|counter_sclk_r[1]     ;
; 9:1                ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; Yes        ; |DE2_115|PLAY:p1|data_to_play_r[10]                         ;
; 18:1               ; 7 bits    ; 84 LEs        ; 49 LEs               ; 35 LEs                 ; Yes        ; |DE2_115|Initialize:i0|i2c_data_r[1]                        ;
; 7:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |DE2_115|SRAMCommunicator:s1|sram_rec_addr_r[14]            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |DE2_115|Initialize:i0|I2cSender:i2c0|counter_sendBit_r[1]  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |DE2_115|Initialize:i0|I2cSender:i2c0|counter_ack_r[0]      ;
; 9:1                ; 20 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |DE2_115|SRAMCommunicator:s1|o_sram_addr_r[1]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|PLAY:p1|speed_down_wait_count[2]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|Record:record|buffer_o_sram_data_r[11]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|SevenDecoder:sevendecoder|o_txt_seven[0]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|Initialize:i0|I2cSender:i2c0|o_finished            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|SevenDecoder:sevendecoder|o_txt_seven[2]           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|Initialize:i0|I2cSender:i2c0|counter_send_w[3]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |DE2_115|PLAY:p1|state_r                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkg|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------+
; Parameter Name                ; Value                    ; Type                  ;
+-------------------------------+--------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped               ;
; PLL_TYPE                      ; AUTO                     ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkgen ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped               ;
; SCAN_CHAIN                    ; LONG                     ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped               ;
; LOCK_HIGH                     ; 1                        ; Untyped               ;
; LOCK_LOW                      ; 1                        ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped               ;
; SKIP_VCO                      ; OFF                      ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped               ;
; BANDWIDTH                     ; 0                        ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped               ;
; DOWN_SPREAD                   ; 0                        ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 6                        ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK1_DIVIDE_BY                ; 500                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped               ;
; DPA_DIVIDER                   ; 0                        ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped               ;
; VCO_MIN                       ; 0                        ; Untyped               ;
; VCO_MAX                       ; 0                        ; Untyped               ;
; VCO_CENTER                    ; 0                        ; Untyped               ;
; PFD_MIN                       ; 0                        ; Untyped               ;
; PFD_MAX                       ; 0                        ; Untyped               ;
; M_INITIAL                     ; 0                        ; Untyped               ;
; M                             ; 0                        ; Untyped               ;
; N                             ; 1                        ; Untyped               ;
; M2                            ; 1                        ; Untyped               ;
; N2                            ; 1                        ; Untyped               ;
; SS                            ; 1                        ; Untyped               ;
; C0_HIGH                       ; 0                        ; Untyped               ;
; C1_HIGH                       ; 0                        ; Untyped               ;
; C2_HIGH                       ; 0                        ; Untyped               ;
; C3_HIGH                       ; 0                        ; Untyped               ;
; C4_HIGH                       ; 0                        ; Untyped               ;
; C5_HIGH                       ; 0                        ; Untyped               ;
; C6_HIGH                       ; 0                        ; Untyped               ;
; C7_HIGH                       ; 0                        ; Untyped               ;
; C8_HIGH                       ; 0                        ; Untyped               ;
; C9_HIGH                       ; 0                        ; Untyped               ;
; C0_LOW                        ; 0                        ; Untyped               ;
; C1_LOW                        ; 0                        ; Untyped               ;
; C2_LOW                        ; 0                        ; Untyped               ;
; C3_LOW                        ; 0                        ; Untyped               ;
; C4_LOW                        ; 0                        ; Untyped               ;
; C5_LOW                        ; 0                        ; Untyped               ;
; C6_LOW                        ; 0                        ; Untyped               ;
; C7_LOW                        ; 0                        ; Untyped               ;
; C8_LOW                        ; 0                        ; Untyped               ;
; C9_LOW                        ; 0                        ; Untyped               ;
; C0_INITIAL                    ; 0                        ; Untyped               ;
; C1_INITIAL                    ; 0                        ; Untyped               ;
; C2_INITIAL                    ; 0                        ; Untyped               ;
; C3_INITIAL                    ; 0                        ; Untyped               ;
; C4_INITIAL                    ; 0                        ; Untyped               ;
; C5_INITIAL                    ; 0                        ; Untyped               ;
; C6_INITIAL                    ; 0                        ; Untyped               ;
; C7_INITIAL                    ; 0                        ; Untyped               ;
; C8_INITIAL                    ; 0                        ; Untyped               ;
; C9_INITIAL                    ; 0                        ; Untyped               ;
; C0_MODE                       ; BYPASS                   ; Untyped               ;
; C1_MODE                       ; BYPASS                   ; Untyped               ;
; C2_MODE                       ; BYPASS                   ; Untyped               ;
; C3_MODE                       ; BYPASS                   ; Untyped               ;
; C4_MODE                       ; BYPASS                   ; Untyped               ;
; C5_MODE                       ; BYPASS                   ; Untyped               ;
; C6_MODE                       ; BYPASS                   ; Untyped               ;
; C7_MODE                       ; BYPASS                   ; Untyped               ;
; C8_MODE                       ; BYPASS                   ; Untyped               ;
; C9_MODE                       ; BYPASS                   ; Untyped               ;
; C0_PH                         ; 0                        ; Untyped               ;
; C1_PH                         ; 0                        ; Untyped               ;
; C2_PH                         ; 0                        ; Untyped               ;
; C3_PH                         ; 0                        ; Untyped               ;
; C4_PH                         ; 0                        ; Untyped               ;
; C5_PH                         ; 0                        ; Untyped               ;
; C6_PH                         ; 0                        ; Untyped               ;
; C7_PH                         ; 0                        ; Untyped               ;
; C8_PH                         ; 0                        ; Untyped               ;
; C9_PH                         ; 0                        ; Untyped               ;
; L0_HIGH                       ; 1                        ; Untyped               ;
; L1_HIGH                       ; 1                        ; Untyped               ;
; G0_HIGH                       ; 1                        ; Untyped               ;
; G1_HIGH                       ; 1                        ; Untyped               ;
; G2_HIGH                       ; 1                        ; Untyped               ;
; G3_HIGH                       ; 1                        ; Untyped               ;
; E0_HIGH                       ; 1                        ; Untyped               ;
; E1_HIGH                       ; 1                        ; Untyped               ;
; E2_HIGH                       ; 1                        ; Untyped               ;
; E3_HIGH                       ; 1                        ; Untyped               ;
; L0_LOW                        ; 1                        ; Untyped               ;
; L1_LOW                        ; 1                        ; Untyped               ;
; G0_LOW                        ; 1                        ; Untyped               ;
; G1_LOW                        ; 1                        ; Untyped               ;
; G2_LOW                        ; 1                        ; Untyped               ;
; G3_LOW                        ; 1                        ; Untyped               ;
; E0_LOW                        ; 1                        ; Untyped               ;
; E1_LOW                        ; 1                        ; Untyped               ;
; E2_LOW                        ; 1                        ; Untyped               ;
; E3_LOW                        ; 1                        ; Untyped               ;
; L0_INITIAL                    ; 1                        ; Untyped               ;
; L1_INITIAL                    ; 1                        ; Untyped               ;
; G0_INITIAL                    ; 1                        ; Untyped               ;
; G1_INITIAL                    ; 1                        ; Untyped               ;
; G2_INITIAL                    ; 1                        ; Untyped               ;
; G3_INITIAL                    ; 1                        ; Untyped               ;
; E0_INITIAL                    ; 1                        ; Untyped               ;
; E1_INITIAL                    ; 1                        ; Untyped               ;
; E2_INITIAL                    ; 1                        ; Untyped               ;
; E3_INITIAL                    ; 1                        ; Untyped               ;
; L0_MODE                       ; BYPASS                   ; Untyped               ;
; L1_MODE                       ; BYPASS                   ; Untyped               ;
; G0_MODE                       ; BYPASS                   ; Untyped               ;
; G1_MODE                       ; BYPASS                   ; Untyped               ;
; G2_MODE                       ; BYPASS                   ; Untyped               ;
; G3_MODE                       ; BYPASS                   ; Untyped               ;
; E0_MODE                       ; BYPASS                   ; Untyped               ;
; E1_MODE                       ; BYPASS                   ; Untyped               ;
; E2_MODE                       ; BYPASS                   ; Untyped               ;
; E3_MODE                       ; BYPASS                   ; Untyped               ;
; L0_PH                         ; 0                        ; Untyped               ;
; L1_PH                         ; 0                        ; Untyped               ;
; G0_PH                         ; 0                        ; Untyped               ;
; G1_PH                         ; 0                        ; Untyped               ;
; G2_PH                         ; 0                        ; Untyped               ;
; G3_PH                         ; 0                        ; Untyped               ;
; E0_PH                         ; 0                        ; Untyped               ;
; E1_PH                         ; 0                        ; Untyped               ;
; E2_PH                         ; 0                        ; Untyped               ;
; E3_PH                         ; 0                        ; Untyped               ;
; M_PH                          ; 0                        ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped               ;
; CLK0_COUNTER                  ; G0                       ; Untyped               ;
; CLK1_COUNTER                  ; G0                       ; Untyped               ;
; CLK2_COUNTER                  ; G0                       ; Untyped               ;
; CLK3_COUNTER                  ; G0                       ; Untyped               ;
; CLK4_COUNTER                  ; G0                       ; Untyped               ;
; CLK5_COUNTER                  ; G0                       ; Untyped               ;
; CLK6_COUNTER                  ; E0                       ; Untyped               ;
; CLK7_COUNTER                  ; E1                       ; Untyped               ;
; CLK8_COUNTER                  ; E2                       ; Untyped               ;
; CLK9_COUNTER                  ; E3                       ; Untyped               ;
; L0_TIME_DELAY                 ; 0                        ; Untyped               ;
; L1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G0_TIME_DELAY                 ; 0                        ; Untyped               ;
; G1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G2_TIME_DELAY                 ; 0                        ; Untyped               ;
; G3_TIME_DELAY                 ; 0                        ; Untyped               ;
; E0_TIME_DELAY                 ; 0                        ; Untyped               ;
; E1_TIME_DELAY                 ; 0                        ; Untyped               ;
; E2_TIME_DELAY                 ; 0                        ; Untyped               ;
; E3_TIME_DELAY                 ; 0                        ; Untyped               ;
; M_TIME_DELAY                  ; 0                        ; Untyped               ;
; N_TIME_DELAY                  ; 0                        ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped               ;
; ENABLE0_COUNTER               ; L0                       ; Untyped               ;
; ENABLE1_COUNTER               ; L0                       ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped               ;
; LOOP_FILTER_C                 ; 5                        ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped               ;
; VCO_POST_SCALE                ; 0                        ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped               ;
; M_TEST_SOURCE                 ; 5                        ; Untyped               ;
; C0_TEST_SOURCE                ; 5                        ; Untyped               ;
; C1_TEST_SOURCE                ; 5                        ; Untyped               ;
; C2_TEST_SOURCE                ; 5                        ; Untyped               ;
; C3_TEST_SOURCE                ; 5                        ; Untyped               ;
; C4_TEST_SOURCE                ; 5                        ; Untyped               ;
; C5_TEST_SOURCE                ; 5                        ; Untyped               ;
; C6_TEST_SOURCE                ; 5                        ; Untyped               ;
; C7_TEST_SOURCE                ; 5                        ; Untyped               ;
; C8_TEST_SOURCE                ; 5                        ; Untyped               ;
; C9_TEST_SOURCE                ; 5                        ; Untyped               ;
; CBXI_PARAMETER                ; clkgen_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped               ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE        ;
+-------------------------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb_rst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; CNT_N          ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb_playorpause ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb_spdup ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; CNT_N          ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb_spddown ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Initialize:i0|I2cSender:i2c0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BYTE           ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_SHOW:lcd0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                    ;
; LCD_LINE1      ; 5     ; Signed Integer                    ;
; LCD_CH_LINE    ; 21    ; Signed Integer                    ;
; LCD_LINE2      ; 22    ; Signed Integer                    ;
; LUT_SIZE       ; 38    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_SHOW:lcd0|LCD_controller:lcdctrl0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; CLK_Divide     ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenDecoder:sevendecoder ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                             ;
; D1             ; 1111001 ; Unsigned Binary                             ;
; D2             ; 0100100 ; Unsigned Binary                             ;
; D3             ; 0110000 ; Unsigned Binary                             ;
; D4             ; 0011001 ; Unsigned Binary                             ;
; D5             ; 0010010 ; Unsigned Binary                             ;
; D6             ; 0000010 ; Unsigned Binary                             ;
; D7             ; 1011000 ; Unsigned Binary                             ;
; D8             ; 0000000 ; Unsigned Binary                             ;
; D9             ; 0010000 ; Unsigned Binary                             ;
; D_OFF          ; 0000000 ; Unsigned Binary                             ;
; T0             ; 0001100 ; Unsigned Binary                             ;
; T1             ; 0001000 ; Unsigned Binary                             ;
; T2             ; 1001000 ; Unsigned Binary                             ;
; T3             ; 0010010 ; Unsigned Binary                             ;
; T4             ; 1000001 ; Unsigned Binary                             ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult4             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult5             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult1             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult6             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PLAY:p1|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                              ;
; LPM_WIDTHD             ; 6              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; clkgen:clkg|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 5                      ;
; Entity Instance                       ; PLAY:p1|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 6                      ;
;     -- LPM_WIDTHB                     ; 16                     ;
;     -- LPM_WIDTHP                     ; 22                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
; Entity Instance                       ; PLAY:p1|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 3                      ;
;     -- LPM_WIDTHB                     ; 16                     ;
;     -- LPM_WIDTHP                     ; 19                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
; Entity Instance                       ; PLAY:p1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 3                      ;
;     -- LPM_WIDTHB                     ; 16                     ;
;     -- LPM_WIDTHP                     ; 19                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
; Entity Instance                       ; PLAY:p1|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 6                      ;
;     -- LPM_WIDTHB                     ; 16                     ;
;     -- LPM_WIDTHP                     ; 22                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
; Entity Instance                       ; PLAY:p1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3                      ;
;     -- LPM_WIDTHB                     ; 16                     ;
;     -- LPM_WIDTHP                     ; 19                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_SHOW:lcd0|LCD_txt:lcdtxt0"                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; iSPEED ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "iSPEED[4..4]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Initialize:i0"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_finish ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_index  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb_spddown"                                                                                           ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb_spdup"                                                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb_playorpause"                                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb_rst"                                                                                               ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkg"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 349                         ;
;     CLR               ; 36                          ;
;     ENA               ; 39                          ;
;     ENA CLR           ; 38                          ;
;     ENA CLR SCLR      ; 94                          ;
;     ENA CLR SCLR SLD  ; 20                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 38                          ;
;     SLD               ; 1                           ;
;     plain             ; 54                          ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 6579                        ;
;     arith             ; 3046                        ;
;         2 data inputs ; 229                         ;
;         3 data inputs ; 2817                        ;
;     normal            ; 3533                        ;
;         0 data inputs ; 159                         ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 263                         ;
;         4 data inputs ; 2898                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 121.40                      ;
; Average LUT depth     ; 95.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Dec 07 21:07:17 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file initializer.sv
    Info (12023): Found entity 1: Initialize
Info (12021): Found 1 design units, including 1 entities, in source file play.sv
    Info (12023): Found entity 1: PLAY
Info (12021): Found 1 design units, including 1 entities, in source file sram_communicator.sv
    Info (12023): Found entity 1: SRAMCommunicator
Info (12021): Found 1 design units, including 1 entities, in source file i2csender.sv
    Info (12023): Found entity 1: I2cSender
Info (12021): Found 1 design units, including 1 entities, in source file lcd_txt.sv
    Info (12023): Found entity 1: LCD_txt
Warning (10229): Verilog HDL Expression warning at LCD_SHOW.sv(45): truncated literal to match 15 bits
Warning (10229): Verilog HDL Expression warning at LCD_SHOW.sv(87): truncated literal to match 15 bits
Info (12021): Found 1 design units, including 1 entities, in source file lcd_show.sv
    Info (12023): Found entity 1: LCD_SHOW
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.sv
    Info (12023): Found entity 1: LCD_controller
Info (12021): Found 1 design units, including 1 entities, in source file record.sv
    Info (12023): Found entity 1: Record
Info (12021): Found 1 design units, including 1 entities, in source file sevendecoder.sv
    Info (12023): Found entity 1: SevenDecoder
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.sv
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file de2_115.sv
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(305): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(306): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(307): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(308): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(313): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(314): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(315): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(316): truncated value with size 32 to match size of target (3)
Warning (10034): Output port "LEDG" at DE2_115.sv(8) has no driver
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver
Warning (10034): Output port "VGA_B" at DE2_115.sv(42) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(45) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(47) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(74) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(90) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(100) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(107) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(108) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(114) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(126) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(143) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(30) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115.sv(33) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(38) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(43) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(44) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(46) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(48) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(49) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(57) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(62) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(64) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(66) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(75) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(76) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(78) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(80) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(82) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(91) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(92) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(97) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(101) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(102) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(103) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(105) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(109) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(110) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(111) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(112) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(115) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(116) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(127) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(129) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(130) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(132) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(133) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(138) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(139) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(140) has no driver
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkg"
Info (12128): Elaborating entity "altpll" for hierarchy "clkgen:clkg|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clkgen:clkg|altpll:altpll_component"
Info (12133): Instantiated megafunction "clkgen:clkg|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkgen_altpll.v
    Info (12023): Found entity 1: clkgen_altpll
Info (12128): Elaborating entity "clkgen_altpll" for hierarchy "clkgen:clkg|altpll:altpll_component|clkgen_altpll:auto_generated"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:rst0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.sv(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb_rst"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Initialize" for hierarchy "Initialize:i0"
Warning (10230): Verilog HDL assignment warning at Initializer.sv(32): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Initializer.sv(37): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2cSender" for hierarchy "Initialize:i0|I2cSender:i2c0"
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(104): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(108): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(124): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(126): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(136): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(140): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(156): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(161): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(162): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Record" for hierarchy "Record:record"
Warning (10230): Verilog HDL assignment warning at record.sv(75): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at record.sv(78): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at record.sv(89): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "PLAY" for hierarchy "PLAY:p1"
Info (10264): Verilog HDL Case Statement information at play.sv(120): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at play.sv(179): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at play.sv(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at play.sv(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at play.sv(217): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at play.sv(219): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at play.sv(223): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at play.sv(225): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at play.sv(252): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at play.sv(254): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "SRAMCommunicator" for hierarchy "SRAMCommunicator:s1"
Warning (10230): Verilog HDL assignment warning at SRAM_Communicator.sv(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at SRAM_Communicator.sv(99): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at SRAM_Communicator.sv(101): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "LCD_SHOW" for hierarchy "LCD_SHOW:lcd0"
Warning (10230): Verilog HDL assignment warning at LCD_SHOW.sv(88): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_SHOW.sv(102): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_txt" for hierarchy "LCD_SHOW:lcd0|LCD_txt:lcdtxt0"
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(152): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(153): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(154): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(155): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(156): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(157): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(158): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(159): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(160): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(161): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(162): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(163): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(164): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(165): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(166): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(169): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(127): truncated value with size 10 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(128): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(129): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(130): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(94): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at LCD_txt.sv(174): inferring latch(es) for variable "oNu3", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(290): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(293): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(302): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at LCD_txt.sv(305): truncated value with size 32 to match size of target (9)
Info (10041): Inferred latch for "oNu3[0]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[1]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[2]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[3]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[4]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[5]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[6]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[7]" at LCD_txt.sv(174)
Info (10041): Inferred latch for "oNu3[8]" at LCD_txt.sv(174)
Info (12128): Elaborating entity "LCD_controller" for hierarchy "LCD_SHOW:lcd0|LCD_controller:lcdctrl0"
Warning (10230): Verilog HDL assignment warning at LCD_controller.sv(72): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "SevenDecoder" for hierarchy "SevenDecoder:sevendecoder"
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(80): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(81): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(82): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(83): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(84): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(85): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(86): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at SevenDecoder.sv(87): case item expression never matches the case expression
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PLAY:p1|Div4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PLAY:p1|Mult4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PLAY:p1|Div5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PLAY:p1|Mult5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PLAY:p1|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PLAY:p1|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PLAY:p1|Div6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PLAY:p1|Mult6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PLAY:p1|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PLAY:p1|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD_SHOW:lcd0|LCD_txt:lcdtxt0|Div0"
Info (12130): Elaborated megafunction instantiation "PLAY:p1|lpm_divide:Div4"
Info (12133): Instantiated megafunction "PLAY:p1|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "PLAY:p1|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t
Info (12130): Elaborated megafunction instantiation "PLAY:p1|lpm_divide:Div5"
Info (12133): Instantiated megafunction "PLAY:p1|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12130): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "PLAY:p1|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dh.tdf
    Info (12023): Found entity 1: add_sub_6dh
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7dh.tdf
    Info (12023): Found entity 1: add_sub_7dh
Info (12131): Elaborated megafunction instantiation "PLAY:p1|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "PLAY:p1|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "LCD_SHOW:lcd0|LCD_txt:lcdtxt0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][15]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][14]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][15]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][15]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][14]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][15]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|decoder_node[2][15]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|decoder_node[2][14]"
        Warning (14320): Synthesized away node "PLAY:p1|lpm_mult:Mult5|multcore:mult_core|decoder_node[1][15]"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[0]" has no driver
    Warning (13040): bidirectional pin "GPIO[1]" has no driver
    Warning (13040): bidirectional pin "GPIO[2]" has no driver
    Warning (13040): bidirectional pin "GPIO[3]" has no driver
    Warning (13040): bidirectional pin "GPIO[4]" has no driver
    Warning (13040): bidirectional pin "GPIO[5]" has no driver
    Warning (13040): bidirectional pin "GPIO[6]" has no driver
    Warning (13040): bidirectional pin "GPIO[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[8]" has no driver
    Warning (13040): bidirectional pin "GPIO[9]" has no driver
    Warning (13040): bidirectional pin "GPIO[10]" has no driver
    Warning (13040): bidirectional pin "GPIO[11]" has no driver
    Warning (13040): bidirectional pin "GPIO[12]" has no driver
    Warning (13040): bidirectional pin "GPIO[13]" has no driver
    Warning (13040): bidirectional pin "GPIO[14]" has no driver
    Warning (13040): bidirectional pin "GPIO[15]" has no driver
    Warning (13040): bidirectional pin "GPIO[16]" has no driver
    Warning (13040): bidirectional pin "GPIO[17]" has no driver
    Warning (13040): bidirectional pin "GPIO[18]" has no driver
    Warning (13040): bidirectional pin "GPIO[19]" has no driver
    Warning (13040): bidirectional pin "GPIO[20]" has no driver
    Warning (13040): bidirectional pin "GPIO[21]" has no driver
    Warning (13040): bidirectional pin "GPIO[22]" has no driver
    Warning (13040): bidirectional pin "GPIO[23]" has no driver
    Warning (13040): bidirectional pin "GPIO[24]" has no driver
    Warning (13040): bidirectional pin "GPIO[25]" has no driver
    Warning (13040): bidirectional pin "GPIO[26]" has no driver
    Warning (13040): bidirectional pin "GPIO[27]" has no driver
    Warning (13040): bidirectional pin "GPIO[28]" has no driver
    Warning (13040): bidirectional pin "GPIO[29]" has no driver
    Warning (13040): bidirectional pin "GPIO[30]" has no driver
    Warning (13040): bidirectional pin "GPIO[31]" has no driver
    Warning (13040): bidirectional pin "GPIO[32]" has no driver
    Warning (13040): bidirectional pin "GPIO[33]" has no driver
    Warning (13040): bidirectional pin "GPIO[34]" has no driver
    Warning (13040): bidirectional pin "GPIO[35]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
Warning (13012): Latch LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch LCD_SHOW:lcd0|LCD_txt:lcdtxt0|oNu3[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/output_files/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 83 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 7086 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 6601 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 544 warnings
    Info: Peak virtual memory: 771 megabytes
    Info: Processing ended: Wed Dec 07 21:07:46 2016
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kyho/Desktop/DCLAB_OLD/lab3_group4/output_files/DE2_115.map.smsg.


