Analysis & Synthesis report for LamCor
Mon Jan 12 09:03:54 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
 15. Source assignments for ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
 16. Source assignments for ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
 17. Source assignments for ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
 18. Source assignments for j1:inst|altsyncram:ram_rtl_0|altsyncram_36r1:auto_generated
 19. Source assignments for j1:inst|altsyncram:ram_rtl_1|altsyncram_36r1:auto_generated
 20. Source assignments for j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated
 21. Source assignments for j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated
 22. Parameter Settings for User Entity Instance: async_transmitter:inst9
 23. Parameter Settings for User Entity Instance: async_transmitter:inst9|BaudTickGen:tickgen
 24. Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: j1:inst
 26. Parameter Settings for User Entity Instance: ramblock:inst1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: ramblock:inst3|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: ramblock:inst4|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: ramblock:inst5|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ram32_mux:inst7|lpm_mux:LPM_MUX_component
 31. Parameter Settings for Inferred Entity Instance: j1:inst|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: j1:inst|altsyncram:ram_rtl_1
 33. Parameter Settings for Inferred Entity Instance: j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0
 34. Parameter Settings for Inferred Entity Instance: j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0
 35. altsyncram Parameter Settings by Entity Instance
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 12 09:03:54 2015      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; LamCor                                     ;
; Top-level Entity Name           ; top                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 105                                        ;
; Total pins                      ; 3                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 16,896                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; top                ; LamCor             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; ../verilog/async.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/mflamer/Dropbox/LambdaCore/verilog/async.v                            ;         ;
; ../verilog/j1.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mflamer/Dropbox/LambdaCore/verilog/j1.v                               ;         ;
; top.bdf                                            ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/top.bdf                            ;         ;
; pll.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/pll.v                              ; pll     ;
; pll/pll_0002.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/pll/pll_0002.v                     ; pll     ;
; ramblock.v                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/ramblock.v                         ;         ;
; ram32_mux.v                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/ram32_mux.v                        ;         ;
; /users/mflamer/dropbox/lambdacore/verilog/test.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/mflamer/dropbox/lambdacore/verilog/test.hex                             ;         ;
; altera_pll.v                                       ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                    ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal140.inc                                     ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                  ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_qem2.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/altsyncram_qem2.tdf             ;         ;
; db/decode_8la.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/decode_8la.tdf                  ;         ;
; db/decode_11a.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/decode_11a.tdf                  ;         ;
; db/mux_ofb.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/mux_ofb.tdf                     ;         ;
; db/mux_ahb.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/mux_ahb.tdf                     ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                     ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                      ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mux_glc.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/mux_glc.tdf                     ;         ;
; db/altsyncram_36r1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/altsyncram_36r1.tdf             ;         ;
; db/lamcor.ram0_j1_cc1f9e91.hdl.mif                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/lamcor.ram0_j1_cc1f9e91.hdl.mif ;         ;
; db/altsyncram_4ka1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mflamer/Dropbox/LambdaCore/Quartus/db/altsyncram_4ka1.tdf             ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 267                                                                ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 384                                                                ;
;     -- 7 input functions                    ; 17                                                                 ;
;     -- 6 input functions                    ; 123                                                                ;
;     -- 5 input functions                    ; 58                                                                 ;
;     -- 4 input functions                    ; 65                                                                 ;
;     -- <=3 input functions                  ; 121                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 105                                                                ;
;                                             ;                                                                    ;
; I/O pins                                    ; 3                                                                  ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 16896                                                              ;
; Total DSP Blocks                            ; 0                                                                  ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 170                                                                ;
; Total fan-out                               ; 2838                                                               ;
; Average fan-out                             ; 5.07                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 384 (29)          ; 105 (0)      ; 16896             ; 0          ; 3    ; 0            ; |top                                                                                        ; work         ;
;    |async_transmitter:inst9|                 ; 31 (15)           ; 28 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top|async_transmitter:inst9                                                                ; work         ;
;       |BaudTickGen:tickgen|                  ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top|async_transmitter:inst9|BaudTickGen:tickgen                                            ; work         ;
;    |j1:inst|                                 ; 324 (299)         ; 77 (43)      ; 16896             ; 0          ; 0    ; 0            ; |top|j1:inst                                                                                ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|j1:inst|altsyncram:ram_rtl_0                                                           ; work         ;
;          |altsyncram_36r1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|j1:inst|altsyncram:ram_rtl_0|altsyncram_36r1:auto_generated                            ; work         ;
;       |altsyncram:ram_rtl_1|                 ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|j1:inst|altsyncram:ram_rtl_1                                                           ; work         ;
;          |altsyncram_36r1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|j1:inst|altsyncram:ram_rtl_1|altsyncram_36r1:auto_generated                            ; work         ;
;       |regfile_16_16_r_w:dstack|             ; 17 (17)           ; 17 (17)      ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:dstack                                                       ; work         ;
;          |altsyncram:store_rtl_0|            ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0                                ; work         ;
;             |altsyncram_4ka1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated ; work         ;
;       |regfile_16_16_r_w:rstack|             ; 8 (8)             ; 17 (17)      ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:rstack                                                       ; work         ;
;          |altsyncram:store_rtl_0|            ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0                                ; work         ;
;             |altsyncram_4ka1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top|j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated ; work         ;
;    |pll:inst2|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|pll:inst2                                                                              ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|pll:inst2|pll_0002:pll_inst                                                            ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i                                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; j1:inst|altsyncram:ram_rtl_0|altsyncram_36r1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; db/LamCor.ram0_j1_cc1f9e91.hdl.mif ;
; j1:inst|altsyncram:ram_rtl_1|altsyncram_36r1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; db/LamCor.ram0_j1_cc1f9e91.hdl.mif ;
; j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 16           ; 16           ; --           ; --           ; 256  ; None                               ;
; j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 16           ; 16           ; --           ; --           ; 256  ; None                               ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |top|ramblock:inst1  ; ramblock.v      ;
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |top|pll:inst2       ; pll.v           ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |top|ramblock:inst3  ; ramblock.v      ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |top|ramblock:inst4  ; ramblock.v      ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |top|ramblock:inst5  ; ramblock.v      ;
; Altera ; LPM_MUX      ; 14.0    ; N/A          ; N/A          ; |top|ram32_mux:inst7 ; ram32_mux.v     ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; j1:inst|reboot                         ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+------------------------+-------------------+------+
; Register Name          ; Megafunction      ; Type ;
+------------------------+-------------------+------+
; j1:inst|insn[0..15]    ; j1:inst|ram_rtl_0 ; RAM  ;
; j1:inst|mem_din[0..15] ; j1:inst|ram_rtl_1 ; RAM  ;
+------------------------+-------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|async_transmitter:inst9|TxD_shift[0] ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; Yes        ; |top|j1:inst|st0[10]                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top|j1:inst|st0[13]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; No name available in netlist              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|j1:inst|_pc[8]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|j1:inst|_dsp[3]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|j1:inst|_rsp[0]                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|j1:inst|_st0[7]                      ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; No         ; |top|j1:inst|_st0[3]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for j1:inst|altsyncram:ram_rtl_0|altsyncram_36r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+------------------------------------------------------------------------------------+
; Source assignments for j1:inst|altsyncram:ram_rtl_1|altsyncram_36r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0|altsyncram_4ka1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst9 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; ClkFrequency   ; 25000000 ; Signed Integer                           ;
; Baud           ; 115200   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst9|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; ClkFrequency   ; 25000000 ; Signed Integer                                               ;
; Baud           ; 115200   ; Signed Integer                                               ;
; Oversampling   ; 1        ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; true                   ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: j1:inst ;
+----------------+------------+------------------------+
; Parameter Name ; Value      ; Type                   ;
+----------------+------------+------------------------+
; FIRMWARE       ; <firmware> ; String                 ;
; INIT           ; <hexfile>  ; String                 ;
+----------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramblock:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 64                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qem2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramblock:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 64                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qem2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramblock:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 64                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qem2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramblock:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 64                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qem2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram32_mux:inst7|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+---------------------------------------------------+
; Parameter Name         ; Value     ; Type                                              ;
+------------------------+-----------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 32        ; Signed Integer                                    ;
; LPM_SIZE               ; 4         ; Signed Integer                                    ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0         ; Untyped                                           ;
; CBXI_PARAMETER         ; mux_glc   ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                           ;
+------------------------+-----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: j1:inst|altsyncram:ram_rtl_0            ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped        ;
; WIDTH_A                            ; 16                                 ; Untyped        ;
; WIDTHAD_A                          ; 9                                  ; Untyped        ;
; NUMWORDS_A                         ; 512                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 16                                 ; Untyped        ;
; WIDTHAD_B                          ; 9                                  ; Untyped        ;
; NUMWORDS_B                         ; 512                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/LamCor.ram0_j1_cc1f9e91.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_36r1                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: j1:inst|altsyncram:ram_rtl_1            ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped        ;
; WIDTH_A                            ; 16                                 ; Untyped        ;
; WIDTHAD_A                          ; 9                                  ; Untyped        ;
; NUMWORDS_A                         ; 512                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 16                                 ; Untyped        ;
; WIDTHAD_B                          ; 9                                  ; Untyped        ;
; NUMWORDS_B                         ; 512                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/LamCor.ram0_j1_cc1f9e91.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_36r1                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_4ka1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_4ka1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 8                                                       ;
; Entity Instance                           ; ramblock:inst1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 64                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; ramblock:inst3|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 64                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; ramblock:inst4|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 64                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; ramblock:inst5|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 64                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; j1:inst|altsyncram:ram_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 512                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 512                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; j1:inst|altsyncram:ram_rtl_1                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 512                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 512                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; j1:inst|regfile_16_16_r_w:dstack|altsyncram:store_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 105                         ;
;     CLR               ; 30                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 31                          ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SLD           ; 16                          ;
;     SLD               ; 16                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 384                         ;
;     arith             ; 57                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 40                          ;
;         4 data inputs ; 16                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 310                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 58                          ;
;         6 data inputs ; 123                         ;
; boundary_port         ; 3                           ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Jan 12 09:03:42 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LamCor -c LamCor
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 4 design units, including 4 entities, in source file /users/mflamer/dropbox/lambdacore/verilog/async.v
    Info (12023): Found entity 1: async_transmitter
    Info (12023): Found entity 2: async_receiver
    Info (12023): Found entity 3: ASSERTION_ERROR
    Info (12023): Found entity 4: BaudTickGen
Info (12021): Found 2 design units, including 2 entities, in source file /users/mflamer/dropbox/lambdacore/verilog/j1.v
    Info (12023): Found entity 1: regfile_16_16_r_w
    Info (12023): Found entity 2: j1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file ramblock.v
    Info (12023): Found entity 1: ramblock
Info (12021): Found 1 design units, including 1 entities, in source file ram32_mux.v
    Info (12023): Found entity 1: ram32_mux
Info (12021): Found 1 design units, including 1 entities, in source file /users/mflamer/dropbox/lambdacore/verilog/lc32.v
    Info (12023): Found entity 1: regfile_32_32_r_w
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:inst9"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:inst9|BaudTickGen:tickgen"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "j1" for hierarchy "j1:inst"
Warning (10036): Verilog HDL or VHDL warning at j1.v(201): object "io_wr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at j1.v(52): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at j1.v(68): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at j1.v(112): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at j1.v(144): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at j1.v(156): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at j1.v(161): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "regfile_16_16_r_w" for hierarchy "j1:inst|regfile_16_16_r_w:dstack"
Info (12128): Elaborating entity "ramblock" for hierarchy "ramblock:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ramblock:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ramblock:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qem2.tdf
    Info (12023): Found entity 1: altsyncram_qem2
Info (12128): Elaborating entity "altsyncram_qem2" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la
Info (12128): Elaborating entity "decode_8la" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a
Info (12128): Elaborating entity "decode_11a" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb
Info (12128): Elaborating entity "mux_ofb" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ofb:mux4"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb
Info (12128): Elaborating entity "mux_ahb" for hierarchy "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ahb:mux5"
Info (12128): Elaborating entity "ram32_mux" for hierarchy "ram32_mux:inst7"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ram32_mux:inst7|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "ram32_mux:inst7|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "ram32_mux:inst7|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc
Info (12128): Elaborating entity "mux_glc" for hierarchy "ram32_mux:inst7|lpm_mux:LPM_MUX_component|mux_glc:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|ram_block1a31"
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "j1:inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LamCor.ram0_j1_cc1f9e91.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "j1:inst|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LamCor.ram0_j1_cc1f9e91.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "j1:inst|regfile_16_16_r_w:rstack|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "j1:inst|regfile_16_16_r_w:dstack|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "j1:inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "j1:inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LamCor.ram0_j1_cc1f9e91.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36r1.tdf
    Info (12023): Found entity 1: altsyncram_36r1
Info (12130): Elaborated megafunction instantiation "j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "j1:inst|regfile_16_16_r_w:rstack|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ka1.tdf
    Info (12023): Found entity 1: altsyncram_4ka1
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/mflamer/Dropbox/LambdaCore/Quartus/output_files/LamCor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 522 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 454 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 649 megabytes
    Info: Processing ended: Mon Jan 12 09:03:54 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mflamer/Dropbox/LambdaCore/Quartus/output_files/LamCor.map.smsg.


