Analysis & Synthesis report for Video_Controller
Thu Apr 29 19:00:07 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next
 14. State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state
 15. State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next
 16. State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state
 17. State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 18. State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 19. State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 20. Registers Protected by Synthesis
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated
 28. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 29. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated
 30. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p
 31. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p
 32. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram
 33. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr
 34. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 35. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 36. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr
 37. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp
 38. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp
 39. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp
 40. Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16
 41. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 42. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 43. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 44. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 45. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 46. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 47. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 50. Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 51. Source assignments for platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0
 54. Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux
 55. Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 56. Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux
 57. Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001
 58. Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 59. Source assignments for platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux
 60. Source assignments for platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux
 61. Source assignments for platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Parameter Settings for User Entity Instance: Top-level Entity: |Video_Controller
 70. Parameter Settings for User Entity Instance: platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 71. Parameter Settings for User Entity Instance: platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 72. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0
 73. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 74. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 75. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 76. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 77. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 78. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 79. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 80. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 81. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 82. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 83. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 84. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 85. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 86. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 87. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 88. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 89. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 90. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo
 91. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 92. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 93. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto
 94. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 95. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller
 96. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Parameter Settings for User Entity Instance: platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i
 99. Parameter Settings for User Entity Instance: platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i
100. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
101. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator
102. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator
103. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
104. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
105. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
106. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent
107. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent
108. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
111. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
114. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
115. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
123. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter
124. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter
125. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
126. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
127. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
128. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
129. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
130. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
131. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
132. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
133. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
134. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
135. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
136. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
137. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
138. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
139. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
140. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
141. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
142. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
143. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
144. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
145. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
146. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
147. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
149. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
150. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
151. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
152. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
153. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
155. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
157. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
167. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
169. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
170. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
171. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
172. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator
173. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator
174. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent
175. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent
176. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter
181. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
182. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
183. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
184. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
185. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
186. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
188. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
190. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
192. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
194. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
196. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
198. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller
199. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
200. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
201. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001
202. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
203. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
204. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002
205. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
206. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
207. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003
208. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
209. Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
210. Parameter Settings for User Entity Instance: vga_clock:U3
211. Parameter Settings for User Entity Instance: vga_pixel_gen:U4
212. dcfifo Parameter Settings by Entity Instance
213. Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1"
214. Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_003"
215. Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_002"
216. Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_001"
217. Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller"
218. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
219. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
220. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode"
221. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode"
222. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo"
223. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent"
224. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent"
225. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator"
226. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator"
227. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
228. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
229. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
230. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
231. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
232. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
233. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
234. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
235. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
236. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
237. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
238. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
239. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
240. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
241. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
242. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
243. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
244. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode"
245. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode"
246. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode"
247. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode"
248. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode"
249. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
250. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
251. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
252. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
254. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo"
255. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent"
256. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent"
257. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
258. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
259. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
260. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator"
261. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator"
262. Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
263. Port Connectivity Checks: "platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i"
264. Port Connectivity Checks: "platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i"
265. Port Connectivity Checks: "platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module"
266. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
267. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller"
268. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo"
269. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
270. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
271. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
272. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
273. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
274. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
275. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
276. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
277. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
278. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
279. Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
280. Port Connectivity Checks: "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst"
281. Port Connectivity Checks: "platform:U1|platform_fifo_0:fifo_0"
282. Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram"
283. Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux"
284. Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0"
285. Port Connectivity Checks: "platform:U1"
286. Post-Synthesis Netlist Statistics for Top Partition
287. Elapsed Time Per Partition
288. Analysis & Synthesis Messages
289. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 29 19:00:07 2021           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; Video_Controller                                ;
; Top-level Entity Name           ; Video_Controller                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 277                                             ;
; Total pins                      ; 83                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 48                                              ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Video_Controller   ; Video_Controller   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                 ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; source/Video_Controller.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv                                                                        ;             ;
; source/vga_pixel_gen.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv                                                                           ;             ;
; source/vga_parameters.svh                                                                         ; yes             ; User Unspecified File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_parameters.svh                                                                         ;             ;
; source/vga_clock.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv                                                                               ;             ;
; source/reset.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv                                                                                   ;             ;
; platform/synthesis/platform.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v                                                                     ; platform    ;
; platform/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v                                           ; platform    ;
; platform/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v                                         ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v                                        ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                      ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv                               ; platform    ;
; platform/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv                               ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv                             ; platform    ;
; platform/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; platform    ;
; platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; platform    ;
; platform/synthesis/submodules/altera_merlin_address_alignment.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv                                  ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_pipeline_base.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v                                    ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv                            ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv                                ; platform    ;
; platform/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; platform    ;
; platform/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; platform    ;
; platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; platform    ;
; platform/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv                                       ; platform    ;
; platform/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; platform    ;
; platform/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv                                  ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v                                        ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                  ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; platform    ;
; platform/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                           ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv                               ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv                         ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv                             ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv                           ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv                               ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                         ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv                             ; platform    ;
; platform/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv                            ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv                            ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv                            ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv                            ; platform    ;
; platform/synthesis/submodules/platform_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv                                ; platform    ;
; platform/synthesis/submodules/platform_pll_1.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v                                                    ; platform    ;
; platform/synthesis/submodules/platform_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v                                                    ; platform    ;
; platform/synthesis/submodules/platform_pio_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v                                                    ; platform    ;
; platform/synthesis/submodules/platform_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v                                   ; platform    ;
; platform/synthesis/submodules/platform_master_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v                                                 ; platform    ;
; platform/synthesis/submodules/platform_master_0_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv                                    ; platform    ;
; platform/synthesis/submodules/platform_master_0_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv                                    ; platform    ;
; platform/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; platform    ;
; platform/synthesis/submodules/platform_master_0_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv                                     ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_jtag_interface.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v                                   ; platform    ;
; platform/synthesis/submodules/altera_jtag_dc_streaming.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v                                          ; platform    ;
; platform/synthesis/submodules/altera_jtag_sld_node.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v                                              ; platform    ;
; platform/synthesis/submodules/altera_jtag_streaming.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v                                             ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; platform    ;
; platform/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_idle_remover.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v                                     ; platform    ;
; platform/synthesis/submodules/altera_avalon_st_idle_inserter.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v                                    ; platform    ;
; platform/synthesis/submodules/platform_fifo_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v                                                   ; platform    ;
; platform/synthesis/submodules/platform_dma_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v                                                    ; platform    ;
; lpm_ram_dp.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                                                                             ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                               ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                             ;             ;
; aglobal201.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                             ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                               ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                             ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                              ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                        ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                             ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                             ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                      ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                 ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                 ;             ;
; db/altsyncram_hm02.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf                                                                            ;             ;
; dcfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                 ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                            ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                            ;             ;
; a_graycounter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                          ;             ;
; a_fefifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                               ;             ;
; a_gray2bin.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                             ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                ;             ;
; alt_sync_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                          ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                            ;             ;
; altsyncram_fifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                        ;             ;
; db/dcfifo_nq52.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf                                                                                ;             ;
; db/a_gray2bin_d9b.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_gray2bin_d9b.tdf                                                                             ;             ;
; db/a_graycounter_cu6.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_graycounter_cu6.tdf                                                                          ;             ;
; db/a_graycounter_8cc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_graycounter_8cc.tdf                                                                          ;             ;
; db/altsyncram_s5d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf                                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_3dc.tdf                                                                                ;             ;
; db/alt_synch_pipe_tnl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_tnl.tdf                                                                         ;             ;
; db/dffpipe_ed9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_ed9.tdf                                                                                ;             ;
; db/dffpipe_dd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_dd9.tdf                                                                                ;             ;
; db/alt_synch_pipe_unl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_unl.tdf                                                                         ;             ;
; db/dffpipe_fd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_fd9.tdf                                                                                ;             ;
; db/cmpr_uu5.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/cmpr_uu5.tdf                                                                                   ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                          ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                  ;             ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                               ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                ; altera_sld  ;
; db/ip/sld9552038f/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                             ;             ;
; source/VTC.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; source/VTC.sv                                                                                                                                                                                ;             ;
; source/PG.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; source/PG.sv                                                                                                                                                                                 ;             ;
; source/parameters.vh                                                                              ; yes             ; User Unspecified File                        ; source/parameters.vh                                                                                                                                                                         ;             ;
; db/altsyncram_40n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_40n1.tdf                                                                            ;             ;
; db/altsyncram_g0n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_g0n1.tdf                                                                            ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 211                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 346                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 61                       ;
;     -- 5 input functions                    ; 75                       ;
;     -- 4 input functions                    ; 67                       ;
;     -- <=3 input functions                  ; 143                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 277                      ;
;                                             ;                          ;
; I/O pins                                    ; 83                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 48                       ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 4                        ;
;     -- PLLs                                 ; 4                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 240                      ;
; Total fan-out                               ; 2389                     ;
; Average fan-out                             ; 2.84                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |Video_Controller                                                                                                                       ; 346 (1)             ; 277 (0)                   ; 48                ; 0          ; 83   ; 0            ; |Video_Controller                                                                                                                                                                                                                                                                                                                                            ; Video_Controller                     ; work         ;
;    |platform:U1|                                                                                                                        ; 203 (0)             ; 149 (0)                   ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1                                                                                                                                                                                                                                                                                                                                ; platform                             ; platform     ;
;       |platform_fifo_0:fifo_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                         ; platform_fifo_0                      ; platform     ;
;          |platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                                ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                           ; platform_fifo_0_dcfifo_with_controls ; platform     ;
;             |platform_fifo_0_dual_clock_fifo:the_dcfifo|                                                                                ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                ; platform_fifo_0_dual_clock_fifo      ; platform     ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                         ; dcfifo                               ; work         ;
;                   |dcfifo_nq52:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated                                                                                                                                              ; dcfifo_nq52                          ; work         ;
;                      |altsyncram_s5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                     ; altsyncram_s5d1                      ; work         ;
;       |platform_master_0:master_0|                                                                                                      ; 203 (0)             ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0                                                                                                                                                                                                                                                                                                     ; platform_master_0                    ; platform     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 203 (0)             ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface      ; platform     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 200 (0)             ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                  ; altera_jtag_dc_streaming             ; platform     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 4 (1)               ; 6 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                      ; altera_avalon_st_clock_crosser       ; platform     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                          ; altera_avalon_st_pipeline_base       ; platform     ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                 ; altera_std_synchronizer_nocut        ; platform     ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 196 (195)           ; 140 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                             ; altera_jtag_streaming                ; platform     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                    ; altera_std_synchronizer              ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                           ; altera_std_synchronizer              ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                   ; altera_std_synchronizer              ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                        ; altera_std_synchronizer              ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                             ; altera_std_synchronizer              ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                          ; altera_jtag_sld_node                 ; platform     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                        ; sld_virtual_jtag_basic               ; work         ;
;       |platform_pll_0:pll_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_pll_0:pll_0                                                                                                                                                                                                                                                                                                           ; platform_pll_0                       ; platform     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                           ; work         ;
;       |platform_pll_1:pll_1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_pll_1:pll_1                                                                                                                                                                                                                                                                                                           ; platform_pll_1                       ; platform     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |vga_clock:U3|                                                                                                                       ; 42 (42)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|vga_clock:U3                                                                                                                                                                                                                                                                                                                               ; vga_clock                            ; work         ;
;    |vga_pixel_gen:U4|                                                                                                                   ; 6 (6)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|vga_pixel_gen:U4                                                                                                                                                                                                                                                                                                                           ; vga_pixel_gen                        ; work         ;
;    |vga_reset:U2|                                                                                                                       ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Video_Controller|vga_reset:U2                                                                                                                                                                                                                                                                                                                               ; vga_reset                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1                                                                                                                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_avalon_dma                  ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_dma_0:dma_0                                                                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_avalon_fifo                 ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_fifo_0:fifo_0                                                                                                                                                                                                                                  ; platform.qsys   ;
; Altera ; altera_jtag_avalon_master          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0                                                                                                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                        ; platform.qsys   ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|platform_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                   ; platform.qsys   ;
; Altera ; altera_jtag_dc_streaming           ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                        ; platform.qsys   ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|platform_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                       ; platform.qsys   ;
; Altera ; timing_adapter                     ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|platform_master_0_timing_adt:timing_adt                                                                                                                                                                                      ; platform.qsys   ;
; Altera ; altera_avalon_packets_to_master    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; platform.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; platform.qsys   ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; platform.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                     ; platform.qsys   ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; platform.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; platform.qsys   ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                     ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent                                                                                                                                                   ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_traffic_limiter      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator                                                                                                                                               ; platform.qsys   ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_traffic_limiter      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                      ; platform.qsys   ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                 ; platform.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                  ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                        ; platform.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                        ; platform.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                   ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                                                                                   ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                     ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                         ; platform.qsys   ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                            ; platform.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; platform.qsys   ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                 ; platform.qsys   ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent                                                                                                                                                        ; platform.qsys   ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent                                                                                                                                                                  ; platform.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter                                                                                                                                                        ; platform.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator                                                                                                                                                        ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router                                                                                                                                                                   ; platform.qsys   ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001                                                                                                                                                           ; platform.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                             ; platform.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                 ; platform.qsys   ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                  ; platform.qsys   ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_pio_0:pio_0                                                                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_pll_0:pll_0                                                                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|platform_pll_1:pll_1                                                                                                                                                                                                                                    ; platform.qsys   ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; platform.qsys   ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                              ; platform.qsys   ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Video_Controller|platform:U1|altera_reset_controller:rst_controller_003                                                                                                                                                                                                              ; platform.qsys   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Video_Controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+---------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                ;
+------------------+------------------+------------------+------------------+---------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                               ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                               ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                               ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                               ;
+------------------+------------------+------------------+------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                              ;
+------------+------------+------------+------------+---------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                       ;
+------------+------------+------------+------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000              ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                        ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                        ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                        ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                        ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                        ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                             ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]        ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                             ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]   ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                             ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]   ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]           ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                              ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]           ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1            ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]    ; yes                                                              ; yes                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 23                                                                                                                                                                                                                          ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; vga_clock:U3|h_sync                                ; GND                 ; yes                    ;
; vga_clock:U3|v_sync                                ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent|hold_waitrequest                                                                                                                                                               ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[2..12]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[0..9]                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|first_burst_stalled                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burst_stalled                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|read_accepted                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|end_beginbursttransfer                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|end_begintransfer                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0..31]                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0..9]                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0..15]                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0..3]                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0..15]                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_channel[1]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_channel[0]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..15,50..53,67..69,76,77,90..92]                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0,1]                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..9]                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..9]                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..9]                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..31]                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..31]                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0..31]                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..9]                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..30,68..71,94,95]                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..9]                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..9]                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..9]                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..31]                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..31]                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2..4]                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..9]                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_dest_id[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|has_pending_responses                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|pending_response_count[0..3]                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0..3]                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0..2]                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0..2]                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                             ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[0..15]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0,1]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][93]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][90]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][94]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][77]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0..7]                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                                                                     ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem_used[0,1]                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent|hold_waitrequest                                                                                                                                                                ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                  ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0,1]                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0..31]                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|wait_latency_counter[0,1]                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|waitrequest_reset_override                                                                                                                                      ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[30]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[30]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[29]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[29]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[28]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[28]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[27]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[27]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[26]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[26]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[25]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[25]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[24]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[24]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[23]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[23]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[22]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[22]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[21]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[21]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[20]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[20]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[19]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[19]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[18]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[18]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[17]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[17]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[16]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[16]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[15]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[15]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[14]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[14]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[13]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[13]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[12]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[12]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[11]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[11]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[10]                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[10]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[9]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[9]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[8]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[7]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[7]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[6]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[6]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[5]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[5]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[4]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[4]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[3]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[3]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[2]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[2]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[1]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[1]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[0]                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[0]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|read_latency_shift_reg[0]                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_chipselect_pre                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[2..31]                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[0..9]                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|first_burst_stalled                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burst_stalled                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|end_beginbursttransfer                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|end_begintransfer                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|burst_read_waitrequest_s1                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_dma_0:dma_0|read_waitrequest_s1                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_pio_0:pio_0|data_out[0..9]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12,13]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6..10]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2..4]                                                                                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0,1]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0..3]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..12]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_count[0..2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_refs[0..2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0..3]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_bank[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[0..12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[0..15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_count[0..2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[0..24]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[0..15]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[0..27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[28..43]                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[0..43]                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                            ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7,15,23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6,14,22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5,13,21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4,12,20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3,11,19]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2,10,18]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1,9,17]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0,8,16]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0..31]                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2..31]                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0..15]                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0..7]                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1..3]                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[0..7]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                              ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1..7]                                                                                                                                                                                           ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1..7]                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0..5]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0..5]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[7]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[6]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[5]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[4]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[3]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[2]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[1]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0..6] ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1     ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0..6]                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                           ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0..7]                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0..7]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[0]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[1]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[1]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[1]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[2]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[3]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[3]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[3]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[4]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[5]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[5]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[5]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|rdptr_g[0..5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr|dffe10a[0]                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr|dffe10a[0]                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a1                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a2                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a3                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a4                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a5                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|parity8                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a1                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a2                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a3                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a4                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a5                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|parity6                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|burstcount_update[1..7]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|burstcount_update[0]                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|burstcount[1..7]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|burstcount[0]                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|readaddress[0..4]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|writeaddress[0..12]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|control[8..12]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|control[7]                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|control[3..6]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|control[2]                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|control[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|writelength[0..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|length_eq_0                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|writelength_eq_0                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|done_write                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_dma_0:dma_0|done                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|d1_done_transaction                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|read_got_endofpacket                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|write_got_endofpacket                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|d1_enabled_write_endofpacket                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|d1_read_got_endofpacket                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_dma_0:dma_0|len                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|reop                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|weop                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|read_select                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|platform_dma_0_mem_read_access                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|platform_dma_0_mem_read_idle                                                                                                                                                                           ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[0..6]                                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[0..6]                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[0..6]                                                                                                                                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|fifo_empty                                                                                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                               ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_collision                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|fifo_full                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[0..7]                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux|readdata_mux_select[0,1]                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50..52]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][75]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][51]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0..7]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[0..5]                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[0..5]                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[0..5]                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[5]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[5]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[4]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[4]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[3]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[3]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[2]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[2]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[1]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[1]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[0]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[0]                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..7,49]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|waitrequest_reset_override                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|read_latency_shift_reg[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..9]                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..9]                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..12]                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..12]                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][90]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][62]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][60]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][59]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][58]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][55]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][49]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][90]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][62]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][59]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][58]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][56]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][55]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][51]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][49]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem_used[0,1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0..7]                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1..7]                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0..2]                                                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0..18]                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0..2]                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                      ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..8]                                                                  ; Merged with platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                     ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                            ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                  ; Lost fanout                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 2292                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; Stuck at VCC              ; platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port preset  ; platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[30],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg,                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg,                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_channel[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10],                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0],                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0],                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][112],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid,                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_data[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|za_valid,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][94],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][93],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][77],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][76],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][65],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][64],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burst_read_waitrequest_s1,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|read_waitrequest_s1,                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|refresh_request,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|init_done,                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_addr[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_count[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_count[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_count[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_refs[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_refs[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_refs[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_bank[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_bank[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_addr[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[15],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[14],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[13],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_data[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_count[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_count[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_count[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request,                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|f_pop,                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|oe,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_cs_n,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_rnw,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[19],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[18],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[17],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[16],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[14],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[13],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_addr[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[14],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[13],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_data[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|wr_address,                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|rd_address,                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entries[1],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[27],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[26],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[25],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[24],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[23],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[22],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[21],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[20],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[19],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[18],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[17],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[16],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[15],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[14],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[13],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[12],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[11],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[10],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[9],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[8],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[7],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[6],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[5],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[4],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[3],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[2],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[1],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[0],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entries[0],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[28],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[29],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[30],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[31],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[32],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[33],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[34],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[35],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[36],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[37],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[38],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[39],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[40],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[41],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[42],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_0[43],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[0],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[1],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[2],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[3],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[4],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[5],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[6],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[7],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[8],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[9],                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[10],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[11],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[12],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[13],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[14],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[15],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[16],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[17],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[18],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[19],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[20],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[21],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[22],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[23],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[24],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[25],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[26],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[27],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[28],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[29],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[30],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[31],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[32],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[33],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[34],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[35],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[36],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[37],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[38],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[39],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[40],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[41],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[42],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module|entry_1[43],                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket,                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid,                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register,                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0], ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1,  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer,                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid,                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                    ;
; platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; Stuck at VCC              ; platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port preset  ; platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent|hold_waitrequest,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[12],                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[11],                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[10],                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[9],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[8],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[7],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[6],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[5],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[4],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|address_register[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burstcount_register_lint[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|first_burst_stalled,                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|burst_stalled,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|read_accepted,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|end_beginbursttransfer,                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|end_begintransfer,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|locked[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|locked[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_channel[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_dest_id[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|last_dest_id[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|has_pending_responses,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|pending_response_count[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|pending_response_count[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|pending_response_count[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter|pending_response_count[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][111],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][95],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][94],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][82],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][81],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][80],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][79],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][78],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][112],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][111],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][95],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][94],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][111],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][95],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][94],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][83],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][82],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][81],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][80],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][79],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][78],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][77],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][76],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][112],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][111],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][95],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][94],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][83],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][82],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][81],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][78],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][77],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][71],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem_used[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem_used[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent|hold_waitrequest,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|wait_latency_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|wait_latency_counter[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|waitrequest_reset_override,                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[30],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[29],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[28],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[27],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[26],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[25],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[24],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[23],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[22],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[21],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[20],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[19],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[18],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[17],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[16],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[15],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[14],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[13],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[12],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[11],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[9],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[8],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[7],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[6],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[5],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[4],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_readdata_pre[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|dma_ctl_readdata[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|read_latency_shift_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_chipselect_pre,                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[31],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[30],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[29],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[28],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[27],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[26],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[25],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[24],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[23],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[22],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[21],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[20],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[19],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[18],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[17],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[16],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[15],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[14],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[13],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|address_register[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burstcount_register_lint[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|first_burst_stalled,                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|burst_stalled,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|end_beginbursttransfer,                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator|end_begintransfer,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[0],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[9],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[8],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[7],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[6],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[5],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[4],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[3],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[2],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_pio_0:pio_0|data_out[1],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans,                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[7],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[6],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[5],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[4],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[3],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[2],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[1],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount_update[0],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[7],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[6],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[5],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[4],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|burstcount[0],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|readaddress[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|readaddress[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|readaddress[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|readaddress[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|readaddress[0],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[12],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[11],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[10],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[9],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[8],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[7],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[6],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[5],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[4],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writeaddress[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[12],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[11],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[10],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[9],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[8],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[7],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[6],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[5],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[4],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[3],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|control[0],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[31],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[30],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[29],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[28],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[27],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[26],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[25],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[24],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[23],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[22],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[21],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[20],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[19],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[18],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[17],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[16],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[15],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[14],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[13],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[12],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[11],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[10],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[9],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[8],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[7],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[6],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[5],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength[0],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|length_eq_0,                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|writelength_eq_0,                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|done_write, platform:U1|platform_dma_0:dma_0|done,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|d1_done_transaction,                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|read_got_endofpacket,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|write_got_endofpacket,                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|d1_enabled_write_endofpacket,                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|d1_read_got_endofpacket,                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|len, platform:U1|platform_dma_0:dma_0|reop,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|weop,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|read_select,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|platform_dma_0_mem_read_access,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read|platform_dma_0_mem_read_idle,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[6],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[5],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|wraddress[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[6],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[5],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|rdaddress_reg[0],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|estimated_wraddress[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|fifo_empty,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_collision,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|fifo_full,                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[7],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[6],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[5],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|last_write_data[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux|readdata_mux_select[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux|readdata_mux_select[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|waitrequest_reset_override,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|read_latency_shift_reg[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][90],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem_used[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ;
; platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; Stuck at VCC              ; platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port preset  ; platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped,                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[5],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[4],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[3],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[2],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[1],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[0],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid,                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket,                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|empty,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|full,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[7],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[6],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[5],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7],                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle,                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0],                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0],                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                             ;
; platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; Stuck at VCC              ; platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port preset  ; platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr|dffe10a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr|dffe11a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr|dffe10a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a1,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a2,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a3,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a4,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a5,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p|parity8,                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a1,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a2,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a3,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a4,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a5,                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p|parity6,                                                        ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                                                                             ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[5],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[4],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[3],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[2],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[1],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|wrptr_g[0],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[5],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[4],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[3],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[2],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[1],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp|dffe15a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[5],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[4],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[3],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[2],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[1],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp|dffe15a[0],                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[5],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[5],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[4],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[4],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[3],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[3],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[2],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[2],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[1],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[1],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[0],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[0],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                    ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],                                                                  ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest,                                                                              ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                  ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                      ; Stuck at GND              ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                                                                                                      ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                                              ; Stuck at GND              ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem_used[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                                                                               ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[0]                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[1] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[1],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[1]                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[2]                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[3] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[3],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[3]                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[4]                                                                          ;
; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[5] ; Lost Fanouts              ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[5],                                ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|delayed_wrptr_g[5]                                                                          ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Lost Fanouts              ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][49],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ;                           ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                                                            ; Stuck at GND              ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.011,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                            ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                               ; Stuck at GND              ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[0][51]                                                                                                                                        ; Lost Fanouts              ; platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo|mem[1][51]                                                                                                                                                                        ;
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                ; Stuck at GND              ; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                        ; Stuck at GND              ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                           ;
; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                         ; Stuck at GND              ; platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                   ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                           ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                       ; Stuck at GND              ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                           ;
; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                               ; Lost Fanouts              ; platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                            ;
; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                              ; Stuck at GND              ; platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 277   ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 167   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                              ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Video_Controller|vga_clock:U3|h_count[3]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Video_Controller|vga_clock:U3|v_count[8]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Video_Controller|platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |Video_Controller|platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector21                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                     ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                    ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------------------+
; Assignment                  ; Value ; From ; To                                           ;
+-----------------------------+-------+------+----------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                              ;
+-----------------------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Video_Controller ;
+----------------------+-------+---------------------------------------------------+
; Parameter Name       ; Value ; Type                                              ;
+----------------------+-------+---------------------------------------------------+
; H_SYNC_PULSE_WIDTH   ; 40    ; Signed Integer                                    ;
; H_ACTIVE_PIXEL_COUNT ; 1280  ; Signed Integer                                    ;
; H_FRONT_PORCH        ; 110   ; Signed Integer                                    ;
; H_PIXEL_COUNT        ; 1650  ; Signed Integer                                    ;
; V_SYNC_PULSE_WIDTH   ; 5     ; Signed Integer                                    ;
; V_ACTIVE_LINE_COUNT  ; 720   ; Signed Integer                                    ;
; V_FRONT_PORCH        ; 5     ; Signed Integer                                    ;
; V_LINE_COUNT         ; 750   ; Signed Integer                                    ;
; BOX_WIDTH_1          ; 50    ; Signed Integer                                    ;
; BOX_HEIGHT_1         ; 50    ; Signed Integer                                    ;
; BOX_WIDTH_2          ; 70    ; Signed Integer                                    ;
; BOX_HEIGHT_2         ; 70    ; Signed Integer                                    ;
+----------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                                        ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_WIDTHAD            ; 7            ; Signed Integer                                                                                                                                                                                                 ;
; LPM_NUMWORDS           ; 128          ; Untyped                                                                                                                                                                                                        ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                                        ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                        ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                        ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                                        ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                                        ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                          ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                          ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                 ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_nq52 ; Untyped                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                             ;
; PLI_PORT       ; 50000 ; Signed Integer                                             ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                        ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                        ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                        ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                        ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                   ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                   ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                ;
; FAST_VER              ; 0     ; Signed Integer                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; General                ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                ;
; phase_shift1                         ; -2972 ps               ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_bypass_en                      ; false                  ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; General                ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 74.242424 MHz          ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 74.242424 MHz          ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_bypass_en                      ; false                  ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 31    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 31    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_0_read_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 66    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 69    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 71    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 13    ; Signed Integer                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 16    ; Signed Integer                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 15    ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clock:U3 ;
+----------------------+-------+----------------------------+
; Parameter Name       ; Value ; Type                       ;
+----------------------+-------+----------------------------+
; H_SYNC_PULSE_WIDTH   ; 40    ; Signed Integer             ;
; H_ACTIVE_PIXEL_COUNT ; 1280  ; Signed Integer             ;
; H_FRONT_PORCH        ; 110   ; Signed Integer             ;
; H_PIXEL_COUNT        ; 1650  ; Signed Integer             ;
; V_SYNC_PULSE_WIDTH   ; 5     ; Signed Integer             ;
; V_ACTIVE_LINE_COUNT  ; 720   ; Signed Integer             ;
; V_FRONT_PORCH        ; 5     ; Signed Integer             ;
; V_LINE_COUNT         ; 750   ; Signed Integer             ;
; BOX_WIDTH_1          ; 50    ; Signed Integer             ;
; BOX_HEIGHT_1         ; 50    ; Signed Integer             ;
; BOX_WIDTH_2          ; 70    ; Signed Integer             ;
; BOX_HEIGHT_2         ; 70    ; Signed Integer             ;
+----------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pixel_gen:U4 ;
+----------------------+-------+--------------------------------+
; Parameter Name       ; Value ; Type                           ;
+----------------------+-------+--------------------------------+
; H_SYNC_PULSE_WIDTH   ; 40    ; Signed Integer                 ;
; H_ACTIVE_PIXEL_COUNT ; 1280  ; Signed Integer                 ;
; H_FRONT_PORCH        ; 110   ; Signed Integer                 ;
; H_PIXEL_COUNT        ; 1650  ; Signed Integer                 ;
; V_SYNC_PULSE_WIDTH   ; 5     ; Signed Integer                 ;
; V_ACTIVE_LINE_COUNT  ; 720   ; Signed Integer                 ;
; V_FRONT_PORCH        ; 5     ; Signed Integer                 ;
; V_LINE_COUNT         ; 750   ; Signed Integer                 ;
; BOX_WIDTH_1          ; 50    ; Signed Integer                 ;
; BOX_HEIGHT_1         ; 50    ; Signed Integer                 ;
; BOX_WIDTH_2          ; 70    ; Signed Integer                 ;
; BOX_HEIGHT_2         ; 70    ; Signed Integer                 ;
+----------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                  ;
; Entity Instance            ; platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                  ;
; out_data[14..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                 ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                               ;
+-------------------+--------+----------+-------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                ;
+-------------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; avalonmm_data[31..8] ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_fifo_0:fifo_0"                                                                                                                                                                         ;
+--------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avalonmm_write_slave_writedata ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                               ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; readaddress_inc ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1|platform_dma_0:dma_0"                                                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma_ctl_readdata  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (31 bits) it drives; bit(s) "dma_ctl_readdata[31..31]" have no fanouts                                 ;
; dma_ctl_writedata ; Input  ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dma_ctl_writedata[31..31]" will be connected to GND.           ;
; dma_ctl_irq       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; read_address      ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (31 bits) it drives.  The 26 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:U1"                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_0_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 200                         ;
;     CLR               ; 18                          ;
;     ENA               ; 79                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 36                          ;
;     plain             ; 29                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 254                         ;
;     arith             ; 60                          ;
;         1 data inputs ; 60                          ;
;     normal            ; 194                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 51                          ;
;         5 data inputs ; 56                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 112                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 3.80                        ;
; Average LUT depth     ; 1.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Thu Apr 29 18:59:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Video_Controller -c Video_Controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file source/video_controller.sv
    Info (12023): Found entity 1: Video_Controller File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file source/vga_pixel_gen.sv
    Info (12023): Found entity 1: vga_pixel_gen File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/vga_clock.sv
    Info (12023): Found entity 1: vga_clock File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/reset.sv
    Info (12023): Found entity 1: vga_reset File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v
    Info (12023): Found entity 1: platform File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1.v
    Info (12023): Found entity 1: platform_mm_interconnect_1 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_rsp_mux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_mux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_demux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_001_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router_001 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0.v
    Info (12023): Found entity 1: platform_mm_interconnect_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux_001 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux_002 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux_002 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux_001 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_004_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_004 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_003_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_003 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_002_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_002 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_001_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_001 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_default_decode File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_pll_1.v
    Info (12023): Found entity 1: platform_pll_1 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_pll_0.v
    Info (12023): Found entity 1: platform_pll_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_pio_0.v
    Info (12023): Found entity 1: platform_pio_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_new_sdram_controller_0.v
    Info (12023): Found entity 1: platform_new_sdram_controller_0_input_efifo_module File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: platform_new_sdram_controller_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_master_0.v
    Info (12023): Found entity 1: platform_master_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: platform_master_0_p2b_adapter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: platform_master_0_b2p_adapter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file platform/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_master_0_timing_adt.sv
    Info (12023): Found entity 1: platform_master_0_timing_adt File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file platform/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 4 design units, including 4 entities, in source file platform/synthesis/submodules/platform_fifo_0.v
    Info (12023): Found entity 1: platform_fifo_0_dual_clock_fifo File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 21
    Info (12023): Found entity 2: platform_fifo_0_dcfifo_with_controls File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 97
    Info (12023): Found entity 3: platform_fifo_0_map_avalonmm_to_avalonst File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 157
    Info (12023): Found entity 4: platform_fifo_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 185
Info (12021): Found 7 design units, including 7 entities, in source file platform/synthesis/submodules/platform_dma_0.v
    Info (12023): Found entity 1: platform_dma_0_read_data_mux File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 21
    Info (12023): Found entity 2: platform_dma_0_byteenables File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 99
    Info (12023): Found entity 3: platform_dma_0_fifo_module_fifo_ram_module File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 140
    Info (12023): Found entity 4: platform_dma_0_fifo_module File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 239
    Info (12023): Found entity 5: platform_dma_0_mem_read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 403
    Info (12023): Found entity 6: platform_dma_0_mem_write File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 491
    Info (12023): Found entity 7: platform_dma_0 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 541
Info (12127): Elaborating entity "Video_Controller" for the top level hierarchy
Info (12128): Elaborating entity "platform" for hierarchy "platform:U1" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 82
Info (12128): Elaborating entity "platform_dma_0" for hierarchy "platform:U1|platform_dma_0:dma_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 104
Info (12128): Elaborating entity "platform_dma_0_read_data_mux" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_read_data_mux:the_platform_dma_0_read_data_mux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 699
Info (12128): Elaborating entity "platform_dma_0_byteenables" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_byteenables:the_platform_dma_0_byteenables" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 708
Info (12128): Elaborating entity "platform_dma_0_fifo_module" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 964
Info (12128): Elaborating entity "platform_dma_0_fifo_module_fifo_ram_module" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 389
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 214
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 214
Info (12133): Instantiated megafunction "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 214
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "7"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12131): Elaborated megafunction instantiation "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12131): Elaborated megafunction instantiation "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hm02.tdf
    Info (12023): Found entity 1: altsyncram_hm02 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hm02" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_dma_0_mem_read" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_read:the_platform_dma_0_mem_read" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 978
Info (12128): Elaborating entity "platform_dma_0_mem_write" for hierarchy "platform:U1|platform_dma_0:dma_0|platform_dma_0_mem_write:the_platform_dma_0_mem_write" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v Line: 1000
Info (12128): Elaborating entity "platform_fifo_0" for hierarchy "platform:U1|platform_fifo_0:fifo_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 118
Info (12128): Elaborating entity "platform_fifo_0_dcfifo_with_controls" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 243
Info (12128): Elaborating entity "platform_fifo_0_dual_clock_fifo" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 142
Info (12128): Elaborating entity "dcfifo" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 66
Info (12133): Instantiated megafunction "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nq52.tdf
    Info (12023): Found entity 1: dcfifo_nq52 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_nq52" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf
    Info (12023): Found entity 1: a_gray2bin_d9b File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_gray2bin_d9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_d9b" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf
    Info (12023): Found entity 1: a_graycounter_cu6 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_graycounter_cu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cu6" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_cu6:rdptr_g1p" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf
    Info (12023): Found entity 1: a_graycounter_8cc File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/a_graycounter_8cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8cc" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|a_graycounter_8cc:wrptr_g1p" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|dffpipe_dd9:ws_brp" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|cmpr_uu5:rdempty_eq_comp" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/dcfifo_nq52.tdf Line: 77
Info (12128): Elaborating entity "platform_fifo_0_map_avalonmm_to_avalonst" for hierarchy "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v Line: 252
Info (12128): Elaborating entity "platform_master_0" for hierarchy "platform:U1|platform_master_0:master_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 136
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "platform_master_0_timing_adt" for hierarchy "platform:U1|platform_master_0:master_0|platform_master_0_timing_adt:timing_adt" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at platform_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "platform:U1|platform_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "platform_master_0_b2p_adapter" for hierarchy "platform:U1|platform_master_0:master_0|platform_master_0_b2p_adapter:b2p_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at platform_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at platform_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "platform_master_0_p2b_adapter" for hierarchy "platform:U1|platform_master_0:master_0|platform_master_0_p2b_adapter:p2b_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:U1|platform_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "platform_new_sdram_controller_0" for hierarchy "platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 159
Info (12128): Elaborating entity "platform_new_sdram_controller_0_input_efifo_module" for hierarchy "platform:U1|platform_new_sdram_controller_0:new_sdram_controller_0|platform_new_sdram_controller_0_input_efifo_module:the_platform_new_sdram_controller_0_input_efifo_module" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "platform_pio_0" for hierarchy "platform:U1|platform_pio_0:pio_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 170
Info (12128): Elaborating entity "platform_pll_0" for hierarchy "platform:U1|platform_pll_0:pll_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 178
Info (12128): Elaborating entity "altera_pll" for hierarchy "platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v Line: 88
Info (12133): Instantiated megafunction "platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2972 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "platform_pll_1" for hierarchy "platform:U1|platform_pll_1:pll_1" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 186
Info (12128): Elaborating entity "altera_pll" for hierarchy "platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v Line: 88
Info (12133): Instantiated megafunction "platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "74.242424 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "74.242424 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "platform_mm_interconnect_0" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 227
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 411
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 471
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 535
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 599
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 663
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 744
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 825
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 909
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 950
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1034
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1116
Info (12128): Elaborating entity "platform_mm_interconnect_0_router" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1273
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_002" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1289
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_002_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_003" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1305
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_003_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_004" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1321
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_004_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1371
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1471
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1521
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux_001" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1573
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1596
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux_002" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1636
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1659
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux_002" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1699
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1728
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux_001" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1751
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1817
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1883
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1912
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v Line: 1941
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "platform:U1|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_1" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 244
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 176
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 240
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_0_write_master_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 321
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 405
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_in_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 446
Info (12128): Elaborating entity "platform_mm_interconnect_1_router" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 462
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv Line: 179
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 478
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001_default_decode" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 528
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_demux" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 545
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_mux" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 562
Info (12128): Elaborating entity "platform_mm_interconnect_1_rsp_mux" for hierarchy "platform:U1|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v Line: 596
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:U1|altera_reset_controller:rst_controller_003" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 496
Info (12128): Elaborating entity "vga_reset" for hierarchy "vga_reset:U2" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 89
Info (12128): Elaborating entity "vga_clock" for hierarchy "vga_clock:U3" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 97
Warning (10230): Verilog HDL assignment warning at vga_clock.sv(39): truncated value with size 32 to match size of target (12) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 39
Warning (10230): Verilog HDL assignment warning at vga_clock.sv(50): truncated value with size 32 to match size of target (12) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 50
Warning (10240): Verilog HDL Always Construct warning at vga_clock.sv(55): inferring latch(es) for variable "h_sync", which holds its previous value in one or more paths through the always construct File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at vga_clock.sv(65): inferring latch(es) for variable "v_sync", which holds its previous value in one or more paths through the always construct File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 65
Info (10041): Inferred latch for "v_sync" at vga_clock.sv(65) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 65
Info (10041): Inferred latch for "h_sync" at vga_clock.sv(55) File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv Line: 55
Info (12128): Elaborating entity "vga_pixel_gen" for hierarchy "vga_pixel_gen:U4" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 108
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "platform:U1|dma_0_read_master_address[30]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[29]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[28]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[27]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[26]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[25]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[24]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[23]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[22]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[21]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[20]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[19]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[18]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[17]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[16]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[15]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[14]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[13]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[12]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[11]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[10]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[9]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[8]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[7]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[6]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
    Warning (12110): Net "platform:U1|dma_0_read_master_address[5]" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v Line: 41
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ready" is missing source, defaulting to GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 48
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.29.18:59:55 Progress: Loading sld9552038f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9552038f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/ip/sld9552038f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 810
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 842
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 874
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 906
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 938
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 970
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 1034
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[0]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 40
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[1]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 70
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[2]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 100
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[3]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 130
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[4]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 160
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[5]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 190
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[6]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 220
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[7]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 250
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[8]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 280
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[9]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 310
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[10]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 340
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[11]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 370
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[12]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 400
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[13]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 430
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[14]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 460
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[15]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 490
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[16]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 520
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[17]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 550
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[18]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 580
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[19]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 610
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[20]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 640
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[21]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 670
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[22]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 700
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[23]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 730
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[24]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 760
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[25]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 790
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[26]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 820
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[27]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 850
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[28]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 880
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[29]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 910
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[30]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 940
        Warning (14320): Synthesized away node "platform:U1|platform_dma_0:dma_0|platform_dma_0_fifo_module:the_platform_dma_0_fifo_module|platform_dma_0_fifo_module_fifo_ram_module:platform_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|q_b[31]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_hm02.tdf Line: 970
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 15
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 18
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 19
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 19
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 20
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 21
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 23
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 25
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 26
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 27
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 28
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 31
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 37
Info (17049): 779 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "platform:U1|platform_fifo_0:fifo_0|platform_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|platform_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_nq52:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/db/altsyncram_s5d1.tdf Line: 38
Info (144001): Generated suppressed messages file C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/Video_Controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance platform:U1|platform_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance platform:U1|platform_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv Line: 12
Info (21057): Implemented 568 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 452 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 4967 megabytes
    Info: Processing ended: Thu Apr 29 19:00:07 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/Video_Controller.map.smsg.


