Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug  6 16:28:56 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    713         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14557)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (841)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14557)
----------------------------
 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[0]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[10]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[11]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[12]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[13]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[14]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[15]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[16]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[17]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[18]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[19]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[1]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[20]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[2]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[3]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[4]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[5]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[6]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[7]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[8]/Q (HIGH)

 There are 691 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (841)
--------------------------------------------------
 There are 841 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.728        0.000                      0                   86        0.191        0.000                      0                   86        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.728        0.000                      0                   86        0.191        0.000                      0                   86        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.952ns (25.151%)  route 2.833ns (74.849%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.930     8.871    game_clk/counter[20]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  game_clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    game_clk/CLK
    SLICE_X32Y43         FDRE                                         r  game_clk/counter_reg[0]/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429    14.600    game_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.952ns (25.180%)  route 2.829ns (74.820%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.926     8.867    game_clk/counter[20]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    game_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.952ns (25.180%)  route 2.829ns (74.820%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.926     8.867    game_clk/counter[20]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    game_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.952ns (25.180%)  route 2.829ns (74.820%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.926     8.867    game_clk/counter[20]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    game_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.952ns (25.180%)  route 2.829ns (74.820%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.926     8.867    game_clk/counter[20]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[4]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    game_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.706%)  route 2.712ns (75.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559     5.080    seg_clk/CLK
    SLICE_X56Y30         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.099     6.698    seg_clk/counter_reg_n_0_[8]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.227    seg_clk/counter[16]_i_4_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.924    seg_clk/counter[16]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.683    seg_clk/counter[16]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[10]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    seg_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.706%)  route 2.712ns (75.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559     5.080    seg_clk/CLK
    SLICE_X56Y30         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.099     6.698    seg_clk/counter_reg_n_0_[8]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.227    seg_clk/counter[16]_i_4_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.924    seg_clk/counter[16]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.683    seg_clk/counter[16]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[11]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    seg_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.706%)  route 2.712ns (75.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559     5.080    seg_clk/CLK
    SLICE_X56Y30         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.099     6.698    seg_clk/counter_reg_n_0_[8]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.227    seg_clk/counter[16]_i_4_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.924    seg_clk/counter[16]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.683    seg_clk/counter[16]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[12]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    seg_clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.706%)  route 2.712ns (75.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559     5.080    seg_clk/CLK
    SLICE_X56Y30         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.099     6.698    seg_clk/counter_reg_n_0_[8]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.227    seg_clk/counter[16]_i_4_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.924    seg_clk/counter[16]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.683    seg_clk/counter[16]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[9]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    seg_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.952ns (26.109%)  route 2.694ns (73.891%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.086    game_clk/CLK
    SLICE_X33Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.016     6.558    game_clk/counter_reg_n_0_[2]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.305     6.987    game_clk/counter[20]_i_4_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.111 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.280     7.391    game_clk/counter[20]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.791     8.732    game_clk/counter[20]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  game_clk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.446    14.787    game_clk/CLK
    SLICE_X33Y47         FDRE                                         r  game_clk/counter_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    game_clk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    db_left/CLK
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.133     1.717    db_left/shift_reg[1]
    SLICE_X32Y59         FDRE                                         r  db_left/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.956    db_left/CLK
    SLICE_X32Y59         FDRE                                         r  db_left/shift_reg_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.070     1.526    db_left/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.181     1.764    db_down/shift_reg[1]
    SLICE_X38Y62         FDRE                                         r  db_down/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.953    db_down/CLK
    SLICE_X38Y62         FDRE                                         r  db_down/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.059     1.513    db_down/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.184     1.768    db_up/shift_reg[0]
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.956    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.070     1.513    db_up/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    db_left/CLK
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.181     1.766    db_left/shift_reg[0]
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.956    db_left/CLK
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.066     1.509    db_left/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    game_clk/CLK
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_clk/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.707    game_clk/counter_reg_n_0_[8]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  game_clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    game_clk/counter0_carry__0_n_4
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    game_clk/CLK
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    game_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.559     1.442    seg_clk/CLK
    SLICE_X56Y29         FDRE                                         r  seg_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  seg_clk/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.732    seg_clk/counter_reg_n_0_[3]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  seg_clk/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.842    seg_clk/counter0_carry_n_5
    SLICE_X56Y29         FDRE                                         r  seg_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    seg_clk/CLK
    SLICE_X56Y29         FDRE                                         r  seg_clk/counter_reg[3]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.134     1.576    seg_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  seg_clk/counter_reg[11]/Q
                         net (fo=3, routed)           0.126     1.734    seg_clk/counter_reg_n_0_[11]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  seg_clk/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.844    seg_clk/counter0_carry__1_n_5
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.955    seg_clk/CLK
    SLICE_X56Y31         FDRE                                         r  seg_clk/counter_reg[11]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.134     1.578    seg_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    seg_clk/CLK
    SLICE_X56Y32         FDRE                                         r  seg_clk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  seg_clk/counter_reg[15]/Q
                         net (fo=3, routed)           0.127     1.736    seg_clk/counter_reg_n_0_[15]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  seg_clk/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.846    seg_clk/counter0_carry__2_n_5
    SLICE_X56Y32         FDRE                                         r  seg_clk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.956    seg_clk/CLK
    SLICE_X56Y32         FDRE                                         r  seg_clk/counter_reg[15]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.134     1.579    seg_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    game_clk/CLK
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_clk/counter_reg[5]/Q
                         net (fo=3, routed)           0.117     1.704    game_clk/counter_reg_n_0_[5]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  game_clk/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.819    game_clk/counter0_carry__0_n_7
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    game_clk/CLK
    SLICE_X33Y44         FDRE                                         r  game_clk/counter_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    game_clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    game_clk/CLK
    SLICE_X33Y46         FDRE                                         r  game_clk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_clk/counter_reg[15]/Q
                         net (fo=3, routed)           0.122     1.709    game_clk/counter_reg_n_0_[15]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  game_clk/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.820    game_clk/counter0_carry__2_n_5
    SLICE_X33Y46         FDRE                                         r  game_clk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    game_clk/CLK
    SLICE_X33Y46         FDRE                                         r  game_clk/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    game_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54   db_down/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y62   db_down/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62   db_down/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y59   db_left/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y59   db_left/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y59   db_left/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62   db_right/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62   db_right/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62   db_right/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   db_down/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   db_down/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y62   db_down/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y62   db_down/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y62   db_down/shift_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y62   db_down/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   db_down/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   db_down/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y62   db_down/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y62   db_down/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y62   db_down/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y62   db_down/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y59   db_left/shift_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           866 Endpoints
Min Delay           866 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.734ns  (logic 6.401ns (16.525%)  route 32.333ns (83.475%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.200    32.049    dsply/vga_red[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124    32.173 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.037    35.210    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    38.734 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.734    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.655ns  (logic 6.372ns (16.485%)  route 32.283ns (83.515%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.068    31.917    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.041 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.120    35.160    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    38.655 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.655    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.539ns  (logic 6.396ns (16.596%)  route 32.143ns (83.404%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.068    31.917    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.041 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.979    35.020    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    38.539 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.539    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.497ns  (logic 6.398ns (16.619%)  route 32.100ns (83.381%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.060    31.909    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124    32.033 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.944    34.977    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    38.497 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.497    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.473ns  (logic 6.630ns (17.232%)  route 31.843ns (82.768%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.068    31.917    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.150    32.067 r  game/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.680    34.746    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    38.473 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.473    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.446ns  (logic 6.401ns (16.648%)  route 32.046ns (83.352%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.200    32.049    dsply/vga_red[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124    32.173 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.750    34.923    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    38.446 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.446    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.399ns  (logic 6.379ns (16.614%)  route 32.020ns (83.386%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.196    32.045    dsply/vga_red[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124    32.169 r  dsply/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.728    34.897    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    38.399 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.399    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.373ns  (logic 6.380ns (16.627%)  route 31.992ns (83.373%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.068    31.917    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.041 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.829    34.869    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    38.373 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.373    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.349ns  (logic 6.382ns (16.643%)  route 31.966ns (83.357%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.060    31.909    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124    32.033 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.811    34.843    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    38.349 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.349    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.349ns  (logic 6.643ns (17.324%)  route 31.705ns (82.676%))
  Logic Levels:           17  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE                         0.000     0.000 r  game/active_y_reg[0]_rep__1/C
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/active_y_reg[0]_rep__1/Q
                         net (fo=125, routed)         7.932     8.388    game/active_y_reg[0]_rep__1_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  game/vga_red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.263     8.775    game/vga_red_OBUF[3]_inst_i_2030_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.899 f  game/vga_red_OBUF[3]_inst_i_1093/O
                         net (fo=93, routed)          4.443    13.342    game/vga_red_OBUF[3]_inst_i_1093_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  game/vga_red_OBUF[3]_inst_i_771/O
                         net (fo=166, routed)         7.399    20.865    game/vga_red_OBUF[3]_inst_i_771_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.989 f  game/vga_red_OBUF[3]_inst_i_3755/O
                         net (fo=1, routed)           0.263    21.252    game/vga_red_OBUF[3]_inst_i_3755_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.376 f  game/vga_red_OBUF[3]_inst_i_3284/O
                         net (fo=1, routed)           0.729    22.105    game/vga_red_OBUF[3]_inst_i_3284_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.229 f  game/vga_red_OBUF[3]_inst_i_2430/O
                         net (fo=2, routed)           0.604    22.833    game/vga_red_OBUF[3]_inst_i_2430_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.957 r  game/vga_red_OBUF[3]_inst_i_2061/O
                         net (fo=2, routed)           2.364    25.321    game/vga_red_OBUF[3]_inst_i_2061_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.124    25.445 f  game/vga_red_OBUF[3]_inst_i_1126/O
                         net (fo=1, routed)           0.884    26.329    game/game_grid_array[5][3][0]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.124    26.453 r  game/vga_red_OBUF[3]_inst_i_490/O
                         net (fo=1, routed)           0.000    26.453    game/vga_red_OBUF[3]_inst_i_490_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    26.698 r  game/vga_red_OBUF[3]_inst_i_183/O
                         net (fo=1, routed)           0.000    26.698    game/vga_red_OBUF[3]_inst_i_183_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    26.802 r  game/vga_red_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           1.252    28.054    game/vga_red_OBUF[3]_inst_i_63_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.316    28.370 r  game/vga_red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    28.370    game/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.587 r  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    29.550    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.299    29.849 r  game/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           2.060    31.909    game/vga_red_OBUF[3]_inst_i_15_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.152    32.061 r  game/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.550    34.610    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.738    38.349 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.349    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[8][3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[9][3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.640%)  route 0.093ns (33.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE                         0.000     0.000 r  game/gm_memory_reg[8][3][2]/C
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[8][3][2]/Q
                         net (fo=11, routed)          0.093     0.234    game/gm_memory_reg_n_0_[8][3][2]
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.045     0.279 r  game/gm_memory[9][3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    game/gm_memory[9][3][2]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  game/gm_memory_reg[9][3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[8][7][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[9][7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.284%)  route 0.103ns (35.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE                         0.000     0.000 r  game/gm_memory_reg[8][7][2]/C
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[8][7][2]/Q
                         net (fo=11, routed)          0.103     0.244    game/gm_memory_reg_n_0_[8][7][2]
    SLICE_X50Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.289 r  game/gm_memory[9][7][2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    game/gm_memory[9][7][2]_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  game/gm_memory_reg[9][7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[18][9][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][9][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE                         0.000     0.000 r  game/gm_memory_reg[18][9][0]/C
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[18][9][0]/Q
                         net (fo=10, routed)          0.114     0.255    game/gm_memory_reg_n_0_[18][9][0]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  game/gm_memory[19][9][0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    game/gm_memory[19][9][0]_i_1_n_0
    SLICE_X14Y78         FDRE                                         r  game/gm_memory_reg[19][9][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][7][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[17][7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][7][2]/C
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[17][7][2]/Q
                         net (fo=10, routed)          0.117     0.258    game/gm_memory_reg_n_0_[17][7][2]
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  game/gm_memory[17][7][2]_i_1/O
                         net (fo=1, routed)           0.000     0.303    game/gm_memory[17][7][2]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  game/gm_memory_reg[17][7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[7][6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[8][6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  game/gm_memory_reg[7][6][0]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[7][6][0]/Q
                         net (fo=11, routed)          0.121     0.262    game/gm_memory_reg_n_0_[7][6][0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  game/gm_memory[8][6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    game/gm_memory[8][6][0]_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  game/gm_memory_reg[8][6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[15][4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[15][4][2]/C
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[15][4][2]/Q
                         net (fo=10, routed)          0.122     0.263    game/gm_memory_reg_n_0_[15][4][2]
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  game/gm_memory[15][4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    game/gm_memory[15][4][2]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  game/gm_memory_reg[15][4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[3][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE                         0.000     0.000 r  game/gm_memory_reg[3][2][0]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[3][2][0]/Q
                         net (fo=10, routed)          0.124     0.265    game/gm_memory_reg_n_0_[3][2][0]
    SLICE_X53Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  game/gm_memory[3][2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    game/gm_memory[3][2][0]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  game/gm_memory_reg[3][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[5][4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[5][4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[5][4][2]/C
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[5][4][2]/Q
                         net (fo=10, routed)          0.124     0.265    game/gm_memory_reg_n_0_[5][4][2]
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  game/gm_memory[5][4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    game/gm_memory[5][4][2]_i_1_n_0
    SLICE_X53Y84         FDRE                                         r  game/gm_memory_reg[5][4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/active_y_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE                         0.000     0.000 r  game/active_y_reg[1]_rep__0/C
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  game/active_y_reg[1]_rep__0/Q
                         net (fo=114, routed)         0.086     0.214    game/active_y_reg[1]_rep__0_n_0
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.099     0.313 r  game/active_y[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.313    game/active_y[2]_rep__0_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  game/active_y_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[18][5][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE                         0.000     0.000 r  game/gm_memory_reg[18][5][2]/C
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game/gm_memory_reg[18][5][2]/Q
                         net (fo=10, routed)          0.105     0.269    game/gm_memory_reg_n_0_[18][5][2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  game/gm_memory[19][5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    game/gm_memory[19][5][2]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  game/gm_memory_reg[19][5][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           666 Endpoints
Min Delay           666 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.709ns  (logic 1.882ns (13.729%)  route 11.827ns (86.271%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 f  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 f  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 f  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 f  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 f  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 f  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.422    16.834    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.958 f  game/active_x[3]_i_8/O
                         net (fo=1, routed)           0.653    17.611    game/active_x[3]_i_8_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.735 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.320    18.055    game/active_x[3]_i_3_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124    18.179 r  game/active_x[3]_i_1/O
                         net (fo=4, routed)           0.600    18.778    game/active_x[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  game/active_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.709ns  (logic 1.882ns (13.729%)  route 11.827ns (86.271%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 f  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 f  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 f  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 f  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 f  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 f  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.422    16.834    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.958 f  game/active_x[3]_i_8/O
                         net (fo=1, routed)           0.653    17.611    game/active_x[3]_i_8_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.735 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.320    18.055    game/active_x[3]_i_3_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124    18.179 r  game/active_x[3]_i_1/O
                         net (fo=4, routed)           0.600    18.778    game/active_x[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  game/active_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.709ns  (logic 1.882ns (13.729%)  route 11.827ns (86.271%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 f  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 f  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 f  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 f  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 f  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 f  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.422    16.834    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.958 f  game/active_x[3]_i_8/O
                         net (fo=1, routed)           0.653    17.611    game/active_x[3]_i_8_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.735 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.320    18.055    game/active_x[3]_i_3_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124    18.179 r  game/active_x[3]_i_1/O
                         net (fo=4, routed)           0.600    18.778    game/active_x[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  game/active_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.709ns  (logic 1.882ns (13.729%)  route 11.827ns (86.271%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 f  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 f  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 f  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 f  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 f  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 f  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.422    16.834    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.958 f  game/active_x[3]_i_8/O
                         net (fo=1, routed)           0.653    17.611    game/active_x[3]_i_8_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.735 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.320    18.055    game/active_x[3]_i_3_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124    18.179 r  game/active_x[3]_i_1/O
                         net (fo=4, routed)           0.600    18.778    game/active_x[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  game/active_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.299ns  (logic 1.758ns (13.219%)  route 11.541ns (86.781%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 r  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 r  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 r  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 r  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 r  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 r  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.828    17.240    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.364 r  game/rotate[1]_i_4/O
                         net (fo=2, routed)           0.881    18.245    game/rotate[1]_i_4_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124    18.369 r  game/rotate[0]_i_1/O
                         net (fo=1, routed)           0.000    18.369    game/rotate[0]_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  game/rotate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.079ns  (logic 1.758ns (13.441%)  route 11.321ns (86.559%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.549     5.070    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.790     6.378    db_right/shift_reg[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.502 r  db_right/clean/O
                         net (fo=84, routed)          1.267     7.769    game/right_clean
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.893 r  game/rotate[1]_i_21/O
                         net (fo=31, routed)          2.326    10.219    game/rotate[1]_i_21_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.343 r  game/rotate[1]_i_258/O
                         net (fo=1, routed)           0.755    11.098    game/rotate[1]_i_258_n_0
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.222 r  game/rotate[1]_i_200/O
                         net (fo=1, routed)           0.628    11.850    game/rotate[1]_i_200_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.974 r  game/rotate[1]_i_153/O
                         net (fo=1, routed)           1.441    13.415    game/rotate[1]_i_153_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.539 r  game/rotate[1]_i_97/O
                         net (fo=1, routed)           2.173    15.712    game/rotate[1]_i_97_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.836 r  game/rotate[1]_i_42/O
                         net (fo=1, routed)           0.452    16.288    game/rotate[1]_i_42_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.412 r  game/rotate[1]_i_14/O
                         net (fo=2, routed)           0.828    17.240    game/rotate[1]_i_14_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.364 r  game/rotate[1]_i_4/O
                         net (fo=2, routed)           0.661    18.025    game/rotate[1]_i_4_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.124    18.149 r  game/rotate[1]_i_1/O
                         net (fo=1, routed)           0.000    18.149    game/rotate[1]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  game/rotate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[18][6][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 1.182ns (9.391%)  route 11.405ns (90.609%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  db_down/shift_reg_reg[0]/Q
                         net (fo=3, routed)           1.454     6.984    db_down/shift_reg[0]
    SLICE_X38Y62         LUT5 (Prop_lut5_I1_O)        0.150     7.134 r  db_down/clean/O
                         net (fo=162, routed)         6.502    13.637    game/gm_state
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.328    13.965 r  game/gm_memory[18][6][2]_i_3/O
                         net (fo=1, routed)           1.427    15.391    game/gm_memory[18][6][2]_i_3_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.515 r  game/gm_memory[18][6][2]_i_2/O
                         net (fo=3, routed)           2.021    17.537    game/gm_memory[18][6][2]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I4_O)        0.124    17.661 r  game/gm_memory[18][6][0]_i_1/O
                         net (fo=1, routed)           0.000    17.661    game/gm_memory[18][6][0]_i_1_n_0
    SLICE_X33Y86         FDRE                                         r  game/gm_memory_reg[18][6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[18][6][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.396ns  (logic 1.182ns (9.535%)  route 11.214ns (90.465%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  db_down/shift_reg_reg[0]/Q
                         net (fo=3, routed)           1.454     6.984    db_down/shift_reg[0]
    SLICE_X38Y62         LUT5 (Prop_lut5_I1_O)        0.150     7.134 r  db_down/clean/O
                         net (fo=162, routed)         6.502    13.637    game/gm_state
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.328    13.965 r  game/gm_memory[18][6][2]_i_3/O
                         net (fo=1, routed)           1.427    15.391    game/gm_memory[18][6][2]_i_3_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.515 r  game/gm_memory[18][6][2]_i_2/O
                         net (fo=3, routed)           1.831    17.346    game/gm_memory[18][6][2]_i_2_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.124    17.470 r  game/gm_memory[18][6][2]_i_1/O
                         net (fo=1, routed)           0.000    17.470    game/gm_memory[18][6][2]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  game/gm_memory_reg[18][6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[18][6][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.362ns  (logic 1.182ns (9.562%)  route 11.180ns (90.438%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  db_down/shift_reg_reg[0]/Q
                         net (fo=3, routed)           1.454     6.984    db_down/shift_reg[0]
    SLICE_X38Y62         LUT5 (Prop_lut5_I1_O)        0.150     7.134 r  db_down/clean/O
                         net (fo=162, routed)         6.502    13.637    game/gm_state
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.328    13.965 r  game/gm_memory[18][6][2]_i_3/O
                         net (fo=1, routed)           1.427    15.391    game/gm_memory[18][6][2]_i_3_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.515 r  game/gm_memory[18][6][2]_i_2/O
                         net (fo=3, routed)           1.796    17.312    game/gm_memory[18][6][2]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I4_O)        0.124    17.436 r  game/gm_memory[18][6][1]_i_1/O
                         net (fo=1, routed)           0.000    17.436    game/gm_memory[18][6][1]_i_1_n_0
    SLICE_X33Y86         FDRE                                         r  game/gm_memory_reg[18][6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[12][5][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 1.182ns (10.025%)  route 10.609ns (89.975%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  db_down/shift_reg_reg[0]/Q
                         net (fo=3, routed)           1.454     6.984    db_down/shift_reg[0]
    SLICE_X38Y62         LUT5 (Prop_lut5_I1_O)        0.150     7.134 r  db_down/clean/O
                         net (fo=162, routed)         6.331    13.465    game/gm_state
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.328    13.793 r  game/gm_memory[12][5][2]_i_3/O
                         net (fo=1, routed)           0.792    14.585    game/gm_memory[12][5][2]_i_3_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.709 r  game/gm_memory[12][5][2]_i_2/O
                         net (fo=3, routed)           2.031    16.741    game/gm_memory[12][5][2]_i_2_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I4_O)        0.124    16.865 r  game/gm_memory[12][5][2]_i_1/O
                         net (fo=1, routed)           0.000    16.865    game/gm_memory[12][5][2]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  game/gm_memory_reg[12][5][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.300ns (40.243%)  route 0.445ns (59.757%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.133     2.187    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  game/FSM_onehot_gm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.300ns (39.848%)  route 0.453ns (60.152%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.140     2.194    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X38Y64         FDSE                                         r  game/FSM_onehot_gm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.300ns (39.848%)  route 0.453ns (60.152%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.140     2.194    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X38Y64         FDSE                                         r  game/FSM_onehot_gm_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.300ns (39.848%)  route 0.453ns (60.152%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.140     2.194    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  game/FSM_onehot_gm_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.300ns (32.044%)  route 0.636ns (67.956%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.324     2.377    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  game/FSM_onehot_gm_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.300ns (32.044%)  route 0.636ns (67.956%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.729 r  db_down/clean/O
                         net (fo=162, routed)         0.213     1.943    game/gm_state
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.111     2.054 r  game/FSM_onehot_gm_state[4]_i_1/O
                         net (fo=6, routed)           0.324     2.377    game/FSM_onehot_gm_state[4]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  game/FSM_onehot_gm_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.276ns (26.954%)  route 0.748ns (73.046%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.217     1.801    db_up/shift_reg[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  db_up/clean/O
                         net (fo=4, routed)           0.480     2.326    game/up_clean
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.045     2.371 r  game/rotate[1]_i_2/O
                         net (fo=1, routed)           0.051     2.422    game/rotate[1]
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.467 r  game/rotate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.467    game/rotate[1]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  game/rotate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.089ns  (logic 0.276ns (25.354%)  route 0.813ns (74.646%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.217     1.801    db_up/shift_reg[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  db_up/clean/O
                         net (fo=4, routed)           0.542     2.388    game/up_clean
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.045     2.433 r  game/rotate[0]_i_2/O
                         net (fo=1, routed)           0.054     2.487    game/rotate[0]_i_2_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  game/rotate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.532    game/rotate[0]_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  game/rotate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.095ns  (logic 0.255ns (23.290%)  route 0.840ns (76.710%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.160     1.766    db_right/shift_reg[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.811 r  db_right/clean/O
                         net (fo=84, routed)          0.680     2.490    game/right_clean
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.046     2.536 r  game/active_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.536    game/active_x[0]
    SLICE_X28Y63         FDRE                                         r  game/active_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.231ns (20.173%)  route 0.914ns (79.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    db_down/CLK
    SLICE_X39Y62         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_down/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.681    db_down/shift_reg[1]
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.726 r  db_down/clean__0/O
                         net (fo=34, routed)          0.686     2.412    game/gm_state1
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.457 r  game/active_y[4]_i_1/O
                         net (fo=35, routed)          0.129     2.586    game/active_y[4]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  game/active_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 1.451ns (30.592%)  route 3.292ns (69.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           3.292     4.743    db_right/D[0]
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.431     4.772    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.454ns (31.953%)  route 3.096ns (68.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.550    db_up/D[0]
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.433     4.774    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 1.451ns (32.156%)  route 3.062ns (67.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           3.062     4.513    db_left/D[0]
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.433     4.774    db_left/CLK
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 1.452ns (33.269%)  route 2.913ns (66.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.913     4.366    db_down/D[0]
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.435     4.776    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.221ns (14.130%)  route 1.340ns (85.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.561    db_down/D[0]
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.957    db_down/CLK
    SLICE_X36Y54         FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.219ns (13.624%)  route 1.391ns (86.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.610    db_left/D[0]
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.956    db_left/CLK
    SLICE_X33Y59         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.222ns (13.538%)  route 1.417ns (86.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.417     1.639    db_up/D[0]
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.956    db_up/CLK
    SLICE_X32Y59         FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.219ns (12.766%)  route 1.498ns (87.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.498     1.718    db_right/D[0]
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.953    db_right/CLK
    SLICE_X38Y62         FDRE                                         r  db_right/shift_reg_reg[0]/C





