##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyHFCLK
		4.3::Critical Path Report for SENSOR_U_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. SENSOR_U_IntClock:R)
		5.2::Critical Path Report for (SENSOR_U_IntClock:R vs. SENSOR_U_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1            | Frequency: 55.78 MHz  | Target: 0.00 MHz   | 
Clock: CyHFCLK            | Frequency: 47.66 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK            | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1          | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyWCO              | N/A                   | Target: 0.03 MHz   | 
Clock: SENSOR_U_IntClock  | Frequency: 47.66 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            1e+009           999982073   N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK            SENSOR_U_IntClock  41666.7          20683       N/A              N/A         N/A              N/A         N/A              N/A         
SENSOR_U_IntClock  SENSOR_U_IntClock  1.30417e+007     13025177    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 55.78 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999982073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell2   3850   3850  999982073  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell2   2557   6407  999982073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 47.66 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15773
-------------------------------------   ----- 
End-of-path arrival time (ps)           15773
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/main_1         macrocell2      6128  10175  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/q              macrocell2      3350  13525  20683  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  15773  20683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SENSOR_U_IntClock
***********************************************
Clock: SENSOR_U_IntClock
Frequency: 47.66 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15773
-------------------------------------   ----- 
End-of-path arrival time (ps)           15773
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/main_1         macrocell2      6128  10175  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/q              macrocell2      3350  13525  20683  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  15773  20683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. SENSOR_U_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15773
-------------------------------------   ----- 
End-of-path arrival time (ps)           15773
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/main_1         macrocell2      6128  10175  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/q              macrocell2      3350  13525  20683  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  15773  20683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (SENSOR_U_IntClock:R vs. SENSOR_U_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \SENSOR_U:BUART:sRX:RxSts\/status_4
Capture Clock  : \SENSOR_U:BUART:sRX:RxSts\/clock
Path slack     : 13025177p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14919
-------------------------------------   ----- 
End-of-path arrival time (ps)           14919
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025177  RISE       1
\SENSOR_U:BUART:rx_status_4\/main_1                 macrocell3      2259   7539  13025177  RISE       1
\SENSOR_U:BUART:rx_status_4\/q                      macrocell3      3350  10889  13025177  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/status_4                 statusicell1    4030  14919  13025177  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/clock                          statusicell1               0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999982073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell2   3850   3850  999982073  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell2   2557   6407  999982073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15773
-------------------------------------   ----- 
End-of-path arrival time (ps)           15773
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/main_1         macrocell2      6128  10175  20683  RISE       1
\SENSOR_U:BUART:rx_postpoll\/q              macrocell2      3350  13525  20683  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  15773  20683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:rx_state_0\/main_9
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 27982p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_9  macrocell7    6128  10175  27982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:pollcount_1\/main_3
Capture Clock  : \SENSOR_U:BUART:pollcount_1\/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:pollcount_1\/main_3  macrocell13   5254   9301  28856  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:pollcount_0\/main_2
Capture Clock  : \SENSOR_U:BUART:pollcount_0\/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:pollcount_0\/main_2  macrocell14   5254   9301  28856  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:rx_status_3\/main_6
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_6  macrocell15   5254   9301  28856  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:rx_state_2\/main_8
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 28862p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_8  macrocell10   5248   9295  28862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \SENSOR_U:BUART:rx_last\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_last\/clock_0
Path slack     : 28862p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#313 vs. SENSOR_U_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       4047   4047  20683  RISE       1
\SENSOR_U:BUART:rx_last\/main_0  macrocell16   5248   9295  28862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_last\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \SENSOR_U:BUART:sRX:RxSts\/status_4
Capture Clock  : \SENSOR_U:BUART:sRX:RxSts\/clock
Path slack     : 13025177p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14919
-------------------------------------   ----- 
End-of-path arrival time (ps)           14919
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025177  RISE       1
\SENSOR_U:BUART:rx_status_4\/main_1                 macrocell3      2259   7539  13025177  RISE       1
\SENSOR_U:BUART:rx_status_4\/q                      macrocell3      3350  10889  13025177  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/status_4                 statusicell1    4030  14919  13025177  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/clock                          statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SENSOR_U:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -4220
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q            macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_counter_load\/main_1  macrocell1    5267   6517  13025263  RISE       1
\SENSOR_U:BUART:rx_counter_load\/q       macrocell1    3350   9867  13025263  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/load   count7cell    2316  12183  13025263  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13028712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q        macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_0  macrocell15   8195   9445  13028712  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  13029236  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4881   6131  13029236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13029273p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q       macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_0  macrocell10   7634   8884  13029273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q                macrocell7      1250   1250  13025263  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4818   6068  13029299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_state_3\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13029664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q       macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_0  macrocell9    7243   8493  13029664  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029691p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q                macrocell6      1250   1250  13028226  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4426   5676  13029691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13030263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q       macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_3  macrocell7    6644   7894  13030263  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13030263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q         macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_3  macrocell8    6644   7894  13030263  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030791p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q               macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/main_2  macrocell12   6115   7365  13030791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13031122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q       macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_3  macrocell10   5784   7034  13031122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_state_3\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13031145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7012
-------------------------------------   ---- 
End-of-path arrival time (ps)           7012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q       macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_3  macrocell9    5762   7012  13031145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13031169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6988
-------------------------------------   ---- 
End-of-path arrival time (ps)           6988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q       macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_0  macrocell7    5738   6988  13031169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13031169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6988
-------------------------------------   ---- 
End-of-path arrival time (ps)           6988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q         macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_0  macrocell8    5738   6988  13031169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13031496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  13029236  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_2   macrocell7    5411   6661  13031496  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13031496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  13029236  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_2  macrocell8    5411   6661  13031496  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13031607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q        macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_1  macrocell15   5300   6550  13031607  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_state_3\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13031610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q       macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_1  macrocell9    5297   6547  13031610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13031636p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q       macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_1  macrocell10   5271   6521  13031636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_3\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13031680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_3\/q        macrocell9    1250   1250  13026180  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_3  macrocell15   5227   6477  13031680  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_4
Path End       : \SENSOR_U:BUART:rx_state_2\/main_7
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13031823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031823  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_7         macrocell10   4224   6334  13031823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_4
Path End       : \SENSOR_U:BUART:rx_state_0\/main_7
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13031904p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031823  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_7         macrocell7    4142   6252  13031904  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_4
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_7
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13031904p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031823  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_7       macrocell8    4142   6252  13031904  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_4
Path End       : \SENSOR_U:BUART:rx_state_3\/main_7
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13032377p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031823  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_7         macrocell9    3670   5780  13032377  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_4
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q       macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_4  macrocell7    4485   5735  13032421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_4
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q         macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_4  macrocell8    4485   5735  13032421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \SENSOR_U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032433p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q               macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/main_3  macrocell12   4474   5724  13032433  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_1\/q
Path End       : \SENSOR_U:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_1\/q               macrocell6    1250   1250  13028226  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/main_0  macrocell12   4432   5682  13032474  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_6
Path End       : \SENSOR_U:BUART:rx_state_0\/main_5
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13032518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032518  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_5         macrocell7    3528   5638  13032518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_6
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_5
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13032518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032518  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_5       macrocell8    3528   5638  13032518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_5
Path End       : \SENSOR_U:BUART:rx_state_0\/main_6
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13032520p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032520  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_6         macrocell7    3526   5636  13032520  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_5
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_6
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13032520p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032520  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_6       macrocell8    3526   5636  13032520  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_0\/q
Path End       : \SENSOR_U:BUART:pollcount_1\/main_4
Capture Clock  : \SENSOR_U:BUART:pollcount_1\/clock_0
Path slack     : 13032740p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_0\/q       macrocell14   1250   1250  13025547  RISE       1
\SENSOR_U:BUART:pollcount_1\/main_4  macrocell13   4166   5416  13032740  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_0\/q
Path End       : \SENSOR_U:BUART:pollcount_0\/main_3
Capture Clock  : \SENSOR_U:BUART:pollcount_0\/clock_0
Path slack     : 13032740p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_0\/q       macrocell14   1250   1250  13025547  RISE       1
\SENSOR_U:BUART:pollcount_0\/main_3  macrocell14   4166   5416  13032740  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_0\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_7
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13032740p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_0\/q       macrocell14   1250   1250  13025547  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_7  macrocell15   4166   5416  13032740  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_0\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_10
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_0\/q       macrocell14   1250   1250  13025547  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_10  macrocell7    4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13033060p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q       macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_1  macrocell7    3846   5096  13033060  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_load_fifo\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_load_fifo\/clock_0
Path slack     : 13033060p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q         macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/main_1  macrocell8    3846   5096  13033060  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_state_3\/main_4
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q       macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_4  macrocell9    3586   4836  13033321  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_6
Path End       : \SENSOR_U:BUART:rx_state_2\/main_5
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13033409p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032518  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_5         macrocell10   2637   4747  13033409  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_5
Path End       : \SENSOR_U:BUART:rx_state_2\/main_6
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032520  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_6         macrocell10   2635   4745  13033411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_6
Path End       : \SENSOR_U:BUART:rx_state_3\/main_5
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032518  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_5         macrocell9    2629   4739  13033418  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_5
Path End       : \SENSOR_U:BUART:rx_state_3\/main_6
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032520  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_6         macrocell9    2621   4731  13033426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_4
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13033483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q       macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_4  macrocell10   3423   4673  13033483  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_2\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_4
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_2\/q        macrocell10   1250   1250  13026951  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_4  macrocell15   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13033531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  13029236  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_2   macrocell10   3375   4625  13033531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13033532p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  13029236  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_2  macrocell15   3375   4625  13033532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_state_0\/q
Path End       : \SENSOR_U:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_state_0\/q               macrocell7    1250   1250  13025263  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/main_1  macrocell12   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_stop1_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_bitclk_enable\/q
Path End       : \SENSOR_U:BUART:rx_state_3\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_state_3\/clock_0
Path slack     : 13033643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  13029236  RISE       1
\SENSOR_U:BUART:rx_state_3\/main_2   macrocell9    3264   4514  13033643  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_3\/clock_0                       macrocell9                 0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_2
Path End       : \SENSOR_U:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \SENSOR_U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033726  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/main_0   macrocell11   2320   4430  13033726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_2
Path End       : \SENSOR_U:BUART:pollcount_1\/main_0
Capture Clock  : \SENSOR_U:BUART:pollcount_1\/clock_0
Path slack     : 13033726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033726  RISE       1
\SENSOR_U:BUART:pollcount_1\/main_0        macrocell13   2320   4430  13033726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_2
Path End       : \SENSOR_U:BUART:pollcount_0\/main_0
Capture Clock  : \SENSOR_U:BUART:pollcount_0\/clock_0
Path slack     : 13033726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033726  RISE       1
\SENSOR_U:BUART:pollcount_0\/main_0        macrocell14   2320   4430  13033726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_1
Path End       : \SENSOR_U:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \SENSOR_U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033729  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/main_1   macrocell11   2318   4428  13033729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_1
Path End       : \SENSOR_U:BUART:pollcount_1\/main_1
Capture Clock  : \SENSOR_U:BUART:pollcount_1\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033729  RISE       1
\SENSOR_U:BUART:pollcount_1\/main_1        macrocell13   2318   4428  13033729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_1
Path End       : \SENSOR_U:BUART:pollcount_0\/main_1
Capture Clock  : \SENSOR_U:BUART:pollcount_0\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033729  RISE       1
\SENSOR_U:BUART:pollcount_0\/main_1        macrocell14   2318   4428  13033729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_0\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_1\/q
Path End       : \SENSOR_U:BUART:rx_state_0\/main_8
Capture Clock  : \SENSOR_U:BUART:rx_state_0\/clock_0
Path slack     : 13033732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_1\/q      macrocell13   1250   1250  13026433  RISE       1
\SENSOR_U:BUART:rx_state_0\/main_8  macrocell7    3175   4425  13033732  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_0\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:sRX:RxBitCounter\/count_0
Path End       : \SENSOR_U:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \SENSOR_U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033741  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/main_2   macrocell11   2305   4415  13033741  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_bitclk_enable\/clock_0                 macrocell11                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_last\/q
Path End       : \SENSOR_U:BUART:rx_state_2\/main_9
Capture Clock  : \SENSOR_U:BUART:rx_state_2\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_last\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_last\/q          macrocell16   1250   1250  13034614  RISE       1
\SENSOR_U:BUART:rx_state_2\/main_9  macrocell10   2293   3543  13034614  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_state_2\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_1\/q
Path End       : \SENSOR_U:BUART:pollcount_1\/main_2
Capture Clock  : \SENSOR_U:BUART:pollcount_1\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_1\/q       macrocell13   1250   1250  13026433  RISE       1
\SENSOR_U:BUART:pollcount_1\/main_2  macrocell13   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:pollcount_1\/q
Path End       : \SENSOR_U:BUART:rx_status_3\/main_5
Capture Clock  : \SENSOR_U:BUART:rx_status_3\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:pollcount_1\/clock_0                      macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:pollcount_1\/q       macrocell13   1250   1250  13026433  RISE       1
\SENSOR_U:BUART:rx_status_3\/main_5  macrocell15   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_load_fifo\/q
Path End       : \SENSOR_U:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \SENSOR_U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035937p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -1930
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_load_fifo\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_load_fifo\/q            macrocell8      1250   1250  13028928  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2550   3800  13035937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SENSOR_U:BUART:rx_status_3\/q
Path End       : \SENSOR_U:BUART:sRX:RxSts\/status_3
Capture Clock  : \SENSOR_U:BUART:sRX:RxSts\/clock
Path slack     : 13035966p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SENSOR_U_IntClock:R#1 vs. SENSOR_U_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:rx_status_3\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\SENSOR_U:BUART:rx_status_3\/q       macrocell15    1250   1250  13035966  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/status_3  statusicell1   2881   4131  13035966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SENSOR_U:BUART:sRX:RxSts\/clock                          statusicell1               0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999982073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell2   3850   3850  999982073  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell2   2557   6407  999982073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999983228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15202
-------------------------------------   ----- 
End-of-path arrival time (ps)           15202
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell2   3850   3850  999982073  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell5      2572   6422  999983228  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell5      3350   9772  999983228  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell2    5430  15202  999983228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                    statusicell2               0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999983362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999983362  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell2   2538   5118  999983362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_244/main_1
Capture Clock  : Net_244/clock_0
Path slack     : 999990068p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell2   3850   3850  999982073  RISE       1
Net_244/main_1                             macrocell17     2572   6422  999990068  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_244/clock_0                                           macrocell17                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_244/main_0
Capture Clock  : Net_244/clock_0
Path slack     : 999991358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT      slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999983362  RISE       1
Net_244/main_0                                         macrocell17    2552   5132  999991358  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_244/clock_0                                           macrocell17                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

