
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VN                                         |VN                                         
VP                                         |VP                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.
Flattening unmatched subcell Sil_CSRL_4_Pin in circuit ShiftReg_xschem_LVS.spice (0)(4 instances)
Flattening unmatched subcell FF in circuit ShiftReg.spice (1)(4 instances)

Class ShiftReg_xschem_LVS.spice (0):  Merged 8 parallel devices.
Class ShiftReg.spice (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: ShiftReg_xschem_LVS.spice       |Circuit 2: ShiftReg.spice                  
-------------------------------------------|-------------------------------------------
inverter (1)                               |inverter (1)                               
sky130_fd_pr__pfet_01v8 (32->28)           |sky130_fd_pr__pfet_01v8 (32->28)           
sky130_fd_pr__nfet_01v8 (32->28)           |sky130_fd_pr__nfet_01v8 (32->28)           
Number of devices: 57                      |Number of devices: 57                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q3 vs. FF_1/sky130_fd_pr__nfet_01v8:0:
 W circuit1: 0.9   circuit2: 1.1   (delta=20%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q4 vs. FF_1/sky130_fd_pr__nfet_01v8:11:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q3 vs. FF_2/sky130_fd_pr__nfet_01v8:0:
 W circuit1: 0.9   circuit2: 1.1   (delta=20%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q4 vs. FF_2/sky130_fd_pr__nfet_01v8:11:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q3 vs. FF_0/sky130_fd_pr__nfet_01v8:0:
 W circuit1: 0.9   circuit2: 1.1   (delta=20%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q4 vs. FF_0/sky130_fd_pr__nfet_01v8:11:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q14 vs. FF_0/sky130_fd_pr__nfet_01v8:15:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q13 vs. FF_0/sky130_fd_pr__nfet_01v8:1:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q14 vs. FF_1/sky130_fd_pr__nfet_01v8:15:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q13 vs. FF_1/sky130_fd_pr__nfet_01v8:1:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q14 vs. FF_2/sky130_fd_pr__nfet_01v8:15:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q13 vs. FF_2/sky130_fd_pr__nfet_01v8:1:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q7 vs. FF_3/sky130_fd_pr__nfet_01v8:2:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q6 vs. FF_3/sky130_fd_pr__nfet_01v8:5:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q7 vs. FF_2/sky130_fd_pr__nfet_01v8:2:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q6 vs. FF_2/sky130_fd_pr__nfet_01v8:5:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q7 vs. FF_1/sky130_fd_pr__nfet_01v8:2:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q6 vs. FF_1/sky130_fd_pr__nfet_01v8:5:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q7 vs. FF_0/sky130_fd_pr__nfet_01v8:2:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q6 vs. FF_0/sky130_fd_pr__nfet_01v8:5:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__nfet_01v8:Q5a vs. FF_0/sky130_fd_pr__nfet_01v8:8:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__nfet_01v8:Q5a vs. FF_1/sky130_fd_pr__nfet_01v8:8:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__nfet_01v8:Q5a vs. FF_2/sky130_fd_pr__nfet_01v8:8:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q5a vs. FF_3/sky130_fd_pr__nfet_01v8:8:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q3 vs. FF_3/sky130_fd_pr__nfet_01v8:0:
 W circuit1: 0.9   circuit2: 1.1   (delta=20%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q4 vs. FF_3/sky130_fd_pr__nfet_01v8:11:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q14 vs. FF_3/sky130_fd_pr__nfet_01v8:15:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__nfet_01v8:Q13 vs. FF_3/sky130_fd_pr__nfet_01v8:1:
 W circuit1: 0.45   circuit2: 0.5   (delta=10.5%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q2 vs. FF_0/sky130_fd_pr__pfet_01v8:4:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q1 vs. FF_0/sky130_fd_pr__pfet_01v8:3:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q11 vs. FF_0/sky130_fd_pr__pfet_01v8:7:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q12 vs. FF_0/sky130_fd_pr__pfet_01v8:6:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q11 vs. FF_1/sky130_fd_pr__pfet_01v8:7:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q12 vs. FF_1/sky130_fd_pr__pfet_01v8:6:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q11 vs. FF_2/sky130_fd_pr__pfet_01v8:7:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q12 vs. FF_2/sky130_fd_pr__pfet_01v8:6:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q2 vs. FF_3/sky130_fd_pr__pfet_01v8:4:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q1 vs. FF_3/sky130_fd_pr__pfet_01v8:3:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q2 vs. FF_1/sky130_fd_pr__pfet_01v8:4:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q1 vs. FF_1/sky130_fd_pr__pfet_01v8:3:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q2 vs. FF_2/sky130_fd_pr__pfet_01v8:4:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q1 vs. FF_2/sky130_fd_pr__pfet_01v8:3:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q11 vs. FF_3/sky130_fd_pr__pfet_01v8:7:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q12 vs. FF_3/sky130_fd_pr__pfet_01v8:6:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q10 vs. FF_3/sky130_fd_pr__pfet_01v8:9:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q10 vs. FF_2/sky130_fd_pr__pfet_01v8:9:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q10 vs. FF_1/sky130_fd_pr__pfet_01v8:9:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q10 vs. FF_0/sky130_fd_pr__pfet_01v8:9:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q9 vs. FF_3/sky130_fd_pr__pfet_01v8:12:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:4/sky130_fd_pr__pfet_01v8:Q8 vs. FF_3/sky130_fd_pr__pfet_01v8:13:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q9 vs. FF_2/sky130_fd_pr__pfet_01v8:12:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:3/sky130_fd_pr__pfet_01v8:Q8 vs. FF_2/sky130_fd_pr__pfet_01v8:13:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q9 vs. FF_1/sky130_fd_pr__pfet_01v8:12:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:2/sky130_fd_pr__pfet_01v8:Q8 vs. FF_1/sky130_fd_pr__pfet_01v8:13:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q9 vs. FF_0/sky130_fd_pr__pfet_01v8:12:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Sil_CSRL_4_Pin:1/sky130_fd_pr__pfet_01v8:Q8 vs. FF_0/sky130_fd_pr__pfet_01v8:13:
 W circuit1: 0.9   circuit2: 1.05   (delta=15.4%, cutoff=1%)
Cells have no pins;  pin matching not needed.
Device classes ShiftReg_xschem_LVS.spice and ShiftReg.spice are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 ShiftReg_xschem_LVS.spice
