Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 30 21:40:19 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arctan_top_timing_summary_routed.rpt -pb arctan_top_timing_summary_routed.pb -rpx arctan_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arctan_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.657        0.000                      0                  559        0.126        0.000                      0                  559        9.500        0.000                       0                   589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                13.657        0.000                      0                  559        0.126        0.000                      0                  559        9.500        0.000                       0                   589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 init_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_01_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.837ns (45.049%)  route 3.461ns (54.951%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.847     5.037    clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  init_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.555 f  init_x_reg[12]/Q
                         net (fo=5, routed)           1.195     6.750    dft1/Q[1]
    SLICE_X3Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  dft1/xout0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.874    dft1/xout0_carry_i_5_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.480 r  dft1/xout0_carry/O[3]
                         net (fo=4, routed)           1.433     8.913    dft1/xout0[4]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.306     9.219 r  dft1/xout0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.219    dft2/x_01_reg[7][0]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.751 r  dft2/xout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    dft2/xout0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  dft2/xout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.865    dft2/xout0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  dft2/xout0_carry__2/O[1]
                         net (fo=2, routed)           0.833    11.032    dft2/p_0_in1_in[13]
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.303    11.335 r  dft2/x_01[1]_i_1/O
                         net (fo=1, routed)           0.000    11.335    x_0_1[13]
    SLICE_X4Y114         FDCE                                         r  x_01_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.726    24.668    clk_IBUF_BUFG
    SLICE_X4Y114         FDCE                                         r  x_01_reg[1]/C
                         clock pessimism              0.328    24.996    
                         clock uncertainty           -0.035    24.961    
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.031    24.992    x_01_reg[1]
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.673ns  (required time - arrival time)
  Source:                 init_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_01_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.865ns (45.292%)  route 3.461ns (54.708%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.847     5.037    clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  init_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.555 f  init_x_reg[12]/Q
                         net (fo=5, routed)           1.195     6.750    dft1/Q[1]
    SLICE_X3Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  dft1/xout0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.874    dft1/xout0_carry_i_5_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.480 r  dft1/xout0_carry/O[3]
                         net (fo=4, routed)           1.433     8.913    dft1/xout0[4]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.306     9.219 r  dft1/xout0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.219    dft2/x_01_reg[7][0]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.751 r  dft2/xout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    dft2/xout0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  dft2/xout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.865    dft2/xout0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  dft2/xout0_carry__2/O[1]
                         net (fo=2, routed)           0.833    11.032    dft2/p_0_in1_in[13]
    SLICE_X4Y114         LUT3 (Prop_lut3_I0_O)        0.331    11.363 r  dft2/y_01[1]_i_1/O
                         net (fo=1, routed)           0.000    11.363    y_0_1[13]
    SLICE_X4Y114         FDCE                                         r  y_01_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.726    24.668    clk_IBUF_BUFG
    SLICE_X4Y114         FDCE                                         r  y_01_reg[1]/C
                         clock pessimism              0.328    24.996    
                         clock uncertainty           -0.035    24.961    
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.075    25.036    y_01_reg[1]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 13.673    

Slack (MET) :             13.845ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.834ns (45.547%)  route 3.388ns (54.453%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 24.658 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.833 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.833    dft14/xout__43_carry__1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.167 r  dft14/xout__43_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.167    x_out[13]
    SLICE_X4Y123         FDCE                                         r  xout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.716    24.658    clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  xout_reg[1]/C
                         clock pessimism              0.328    24.986    
                         clock uncertainty           -0.035    24.951    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    25.013    xout_reg[1]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 13.845    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 2.739ns (44.703%)  route 3.388ns (55.297%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 24.658 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.833 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.833    dft14/xout__43_carry__1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.072 r  dft14/xout__43_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.072    x_out[14]
    SLICE_X4Y123         FDCE                                         r  xout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.716    24.658    clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  xout_reg[0]/C
                         clock pessimism              0.328    24.986    
                         clock uncertainty           -0.035    24.951    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    25.013    xout_reg[0]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 2.723ns (44.558%)  route 3.388ns (55.442%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 24.658 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.833 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.833    dft14/xout__43_carry__1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.056 r  dft14/xout__43_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.056    x_out[12]
    SLICE_X4Y123         FDCE                                         r  xout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.716    24.658    clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  xout_reg[2]/C
                         clock pessimism              0.328    24.986    
                         clock uncertainty           -0.035    24.951    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    25.013    xout_reg[2]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.960ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.720ns (44.531%)  route 3.388ns (55.469%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.053 r  dft14/xout__43_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.053    x_out[9]
    SLICE_X4Y122         FDCE                                         r  xout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.717    24.659    clk_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  xout_reg[5]/C
                         clock pessimism              0.328    24.987    
                         clock uncertainty           -0.035    24.952    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    25.014    xout_reg[5]
  -------------------------------------------------------------------
                         required time                         25.014    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                 13.960    

Slack (MET) :             13.981ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.699ns (44.339%)  route 3.388ns (55.661%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.032 r  dft14/xout__43_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.032    x_out[11]
    SLICE_X4Y122         FDCE                                         r  xout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.717    24.659    clk_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  xout_reg[3]/C
                         clock pessimism              0.328    24.987    
                         clock uncertainty           -0.035    24.952    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    25.014    xout_reg[3]
  -------------------------------------------------------------------
                         required time                         25.014    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 13.981    

Slack (MET) :             14.003ns  (required time - arrival time)
  Source:                 init_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_01_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.721ns (45.717%)  route 3.231ns (54.283%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.847     5.037    clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  init_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.555 f  init_x_reg[12]/Q
                         net (fo=5, routed)           1.195     6.750    dft1/Q[1]
    SLICE_X3Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  dft1/xout0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.874    dft1/xout0_carry_i_5_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.480 r  dft1/xout0_carry/O[3]
                         net (fo=4, routed)           1.433     8.913    dft1/xout0[4]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.306     9.219 r  dft1/xout0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.219    dft2/x_01_reg[7][0]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.751 r  dft2/xout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    dft2/xout0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  dft2/xout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.865    dft2/xout0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.087 r  dft2/xout0_carry__2/O[0]
                         net (fo=2, routed)           0.603    10.690    dft2/p_0_in1_in[12]
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.299    10.989 r  dft2/x_01[2]_i_1/O
                         net (fo=1, routed)           0.000    10.989    x_0_1[12]
    SLICE_X4Y114         FDCE                                         r  x_01_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.726    24.668    clk_IBUF_BUFG
    SLICE_X4Y114         FDCE                                         r  x_01_reg[2]/C
                         clock pessimism              0.328    24.996    
                         clock uncertainty           -0.035    24.961    
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.031    24.992    x_01_reg[2]
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 14.003    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 init_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_01_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.750ns (45.980%)  route 3.231ns (54.020%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.847     5.037    clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  init_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.555 f  init_x_reg[12]/Q
                         net (fo=5, routed)           1.195     6.750    dft1/Q[1]
    SLICE_X3Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  dft1/xout0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.874    dft1/xout0_carry_i_5_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.480 r  dft1/xout0_carry/O[3]
                         net (fo=4, routed)           1.433     8.913    dft1/xout0[4]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.306     9.219 r  dft1/xout0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.219    dft2/x_01_reg[7][0]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.751 r  dft2/xout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    dft2/xout0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  dft2/xout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.865    dft2/xout0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.087 r  dft2/xout0_carry__2/O[0]
                         net (fo=2, routed)           0.603    10.690    dft2/p_0_in1_in[12]
    SLICE_X4Y114         LUT3 (Prop_lut3_I0_O)        0.328    11.018 r  dft2/y_01[2]_i_1/O
                         net (fo=1, routed)           0.000    11.018    y_0_1[12]
    SLICE_X4Y114         FDCE                                         r  y_01_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.726    24.668    clk_IBUF_BUFG
    SLICE_X4Y114         FDCE                                         r  y_01_reg[2]/C
                         clock pessimism              0.328    24.996    
                         clock uncertainty           -0.035    24.961    
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.075    25.036    y_01_reg[2]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 x_11s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.625ns (43.654%)  route 3.388ns (56.346%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.755     4.945    clk_IBUF_BUFG
    SLICE_X12Y122        FDCE                                         r  x_11s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDCE (Prop_fdce_C_Q)         0.518     5.463 f  x_11s_reg[5]/Q
                         net (fo=13, routed)          1.320     6.783    dft14/Q[8]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  dft14/xout__1_carry_i_3/O
                         net (fo=2, routed)           0.293     7.200    dft14/xout__1_carry_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.324    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  dft14/xout__1_carry/O[3]
                         net (fo=4, routed)           0.766     8.729    dft14/xout__1_carry_n_4
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.306     9.035 r  dft14/xout__43_carry__0_i_3/O
                         net (fo=2, routed)           1.010    10.045    dft14/xout__43_carry__0_i_3_n_0
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    10.169 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.169    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.719 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.719    dft14/xout__43_carry__0_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.958 r  dft14/xout__43_carry__1/O[2]
                         net (fo=1, routed)           0.000    10.958    x_out[10]
    SLICE_X4Y122         FDCE                                         r  xout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.717    24.659    clk_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  xout_reg[4]/C
                         clock pessimism              0.328    24.987    
                         clock uncertainty           -0.035    24.952    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    25.014    xout_reg[4]
  -------------------------------------------------------------------
                         required time                         25.014    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 14.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ang_34_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_45_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.560    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_34_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  ang_34_reg[8]/Q
                         net (fo=1, routed)           0.056     1.756    ang_34[8]
    SLICE_X5Y116         FDCE                                         r  ang_45_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.921     2.081    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_45_reg[8]/C
                         clock pessimism             -0.522     1.560    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.071     1.631    ang_45_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ang_11s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.623     1.534    clk_IBUF_BUFG
    SLICE_X16Y111        FDCE                                         r  ang_11s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        FDCE (Prop_fdce_C_Q)         0.164     1.698 r  ang_11s_reg[13]/Q
                         net (fo=1, routed)           0.052     1.750    ang_11s[13]
    SLICE_X17Y111        FDCE                                         r  ang_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.896     2.056    clk_IBUF_BUFG
    SLICE_X17Y111        FDCE                                         r  ang_out_reg[13]/C
                         clock pessimism             -0.510     1.547    
    SLICE_X17Y111        FDCE (Hold_fdce_C_D)         0.047     1.594    ang_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ang_89_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_910_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X19Y115        FDCE                                         r  ang_89_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_89_reg[1]/Q
                         net (fo=2, routed)           0.065     1.738    dft11/Q[12]
    SLICE_X18Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.783 r  dft11/ang_out0_carry__2_i_1__4/O
                         net (fo=1, routed)           0.000     1.783    dft11/ang_out0_carry__2_i_1__4_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.848 r  dft11/ang_out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.848    dft11_n_0
    SLICE_X18Y115        FDCE                                         r  ang_910_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.892     2.052    clk_IBUF_BUFG
    SLICE_X18Y115        FDCE                                         r  ang_910_reg[0]/C
                         clock pessimism             -0.508     1.545    
    SLICE_X18Y115        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_910_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ang_11s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.622     1.533    clk_IBUF_BUFG
    SLICE_X16Y112        FDCE                                         r  ang_11s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.164     1.697 r  ang_11s_reg[7]/Q
                         net (fo=1, routed)           0.110     1.807    ang_11s[7]
    SLICE_X17Y111        FDCE                                         r  ang_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.896     2.056    clk_IBUF_BUFG
    SLICE_X17Y111        FDCE                                         r  ang_out_reg[7]/C
                         clock pessimism             -0.507     1.550    
    SLICE_X17Y111        FDCE (Hold_fdce_C_D)         0.078     1.628    ang_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ang_34_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_45_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.560    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_34_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  ang_34_reg[7]/Q
                         net (fo=1, routed)           0.113     1.814    ang_34[7]
    SLICE_X5Y116         FDCE                                         r  ang_45_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.921     2.081    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_45_reg[7]/C
                         clock pessimism             -0.522     1.560    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.075     1.635    ang_45_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ang_1011_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_11s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.804%)  route 0.076ns (23.196%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.622     1.533    clk_IBUF_BUFG
    SLICE_X17Y112        FDCE                                         r  ang_1011_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDCE (Prop_fdce_C_Q)         0.141     1.674 r  ang_1011_reg[10]/Q
                         net (fo=3, routed)           0.076     1.750    dft13/ang_11s_reg[0][3]
    SLICE_X16Y112        LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  dft13/ang_out0_carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     1.795    dft13/ang_out0_carry__0_i_3__8_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.861 r  dft13/ang_out0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.861    dft13_n_9
    SLICE_X16Y112        FDCE                                         r  ang_11s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.894     2.054    clk_IBUF_BUFG
    SLICE_X16Y112        FDCE                                         r  ang_11s_reg[9]/C
                         clock pessimism             -0.509     1.546    
    SLICE_X16Y112        FDCE (Hold_fdce_C_D)         0.134     1.680    ang_11s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ang_1011_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_11s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.804%)  route 0.076ns (23.196%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X17Y114        FDCE                                         r  ang_1011_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_1011_reg[2]/Q
                         net (fo=3, routed)           0.076     1.749    dft13/ang_11s_reg[0][11]
    SLICE_X16Y114        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  dft13/ang_out0_carry__2_i_2__5/O
                         net (fo=1, routed)           0.000     1.794    dft13/ang_out0_carry__2_i_2__5_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.860 r  dft13/ang_out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.860    dft13_n_1
    SLICE_X16Y114        FDCE                                         r  ang_11s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X16Y114        FDCE                                         r  ang_11s_reg[1]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X16Y114        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_11s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ang_1011_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_11s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.804%)  route 0.076ns (23.196%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  ang_1011_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_1011_reg[6]/Q
                         net (fo=3, routed)           0.076     1.749    dft13/ang_11s_reg[0][7]
    SLICE_X16Y113        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  dft13/ang_out0_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000     1.794    dft13/ang_out0_carry__1_i_3__7_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.860 r  dft13/ang_out0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.860    dft13_n_5
    SLICE_X16Y113        FDCE                                         r  ang_11s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X16Y113        FDCE                                         r  ang_11s_reg[5]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X16Y113        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_11s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ang_89_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_910_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X19Y114        FDCE                                         r  ang_89_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_89_reg[5]/Q
                         net (fo=3, routed)           0.077     1.750    dft11/Q[8]
    SLICE_X18Y114        LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  dft11/ang_out0_carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     1.795    dft11/ang_out0_carry__1_i_2__5_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.860 r  dft11/ang_out0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.860    dft11_n_4
    SLICE_X18Y114        FDCE                                         r  ang_910_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X18Y114        FDCE                                         r  ang_910_reg[4]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X18Y114        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_910_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ang_89_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_910_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.430%)  route 0.077ns (23.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X19Y113        FDCE                                         r  ang_89_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_89_reg[9]/Q
                         net (fo=3, routed)           0.077     1.750    dft11/Q[4]
    SLICE_X18Y113        LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  dft11/ang_out0_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     1.795    dft11/ang_out0_carry__0_i_3__6_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.860 r  dft11/ang_out0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.860    dft11_n_8
    SLICE_X18Y113        FDCE                                         r  ang_910_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X18Y113        FDCE                                         r  ang_910_reg[8]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X18Y113        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_910_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y118   ang_01_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114   ang_01_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y116   ang_01_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y115  ang_1011_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y111  ang_1011_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y114  ang_1011_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y116   ang_01_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y115  ang_78_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y115  ang_78_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y115  ang_78_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X16Y116  x_78_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y115  x_89_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y115  x_89_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112   y_01_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112   y_01_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y116   ang_12_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X16Y116  x_78_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y106  x_45_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y106  x_45_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y106  x_45_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y106  x_45_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X16Y116  x_78_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X16Y116  x_78_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X16Y116  x_78_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y122   xout_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y122   xout_reg[4]/C



