
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040030                       # Number of seconds simulated
sim_ticks                                 40030379000                       # Number of ticks simulated
final_tick                                40030379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145928                       # Simulator instruction rate (inst/s)
host_op_rate                                   149684                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24924154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742628                       # Number of bytes of host memory used
host_seconds                                  1606.09                       # Real time elapsed on the host
sim_insts                                   234373212                       # Number of instructions simulated
sim_ops                                     240404872                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            21056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            67200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           684992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           727488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           690944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             6976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           688896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             3264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           584128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           634496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           576960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             6464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data           599168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5305792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        21056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4544                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         6976                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         3264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         6464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           51520                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       581696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            581696                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               329                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1050                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                71                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             10703                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                75                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             11367                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             10796                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst               109                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             10764                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                51                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              9127                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              9914                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              9015                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst               101                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data              9362                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 82903                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9089                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9089                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              526001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1678725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              113514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            17111804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              119909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            18173398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               33575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            17260491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              174268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            17209330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               81538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            14592118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               33575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            15850362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst               43167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            14413054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst              161477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data            14967832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132544136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         526001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         113514                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         119909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          33575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         174268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          81538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          33575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst          43167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst         161477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1287023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14531364                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14531364                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14531364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             526001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1678725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             113514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           17111804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             119909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           18173398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              33575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           17260491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             174268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           17209330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              81538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           14592118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              33575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           15850362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst              43167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           14413054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst             161477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data           14967832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              147075500                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20004119                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         19998765                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              754                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19997544                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19997070                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.997630                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2503                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                59                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              383064                       # Number of system calls
system.cpu0.numCycles                        40030380                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100011560                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20004119                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999573                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40008820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1734                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7102                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40023134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.502714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   17206      0.04%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2865      0.01%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19995195     49.96%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20007868     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40023134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499723                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498391                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12280                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5699                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40003770                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  703                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   682                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2493                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  205                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100013330                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  417                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   682                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   13024                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    588                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2739                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40003648                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2453                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100012015                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2349                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100014005                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460041645                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100013928                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004355                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    9620                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                63                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            64                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1108                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39989154                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19998235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19991876                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19991814                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100009611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100007380                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              367                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           6239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        15308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40023134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.498739                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708943                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              16633      0.04%      0.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5005056     12.51%     12.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10002011     24.99%     37.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           24999434     62.46%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40023134                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40020637     40.02%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39988791     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           19997943     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100007380                       # Type of FU issued
system.cpu0.iq.rate                          2.498287                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240038226                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100016012                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100006048                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100007364                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19992024                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1689                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          666                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   682                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    478                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  115                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100009718                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              437                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39989154                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            19998235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                59                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          527                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 606                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100006600                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39988565                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              777                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           20                       # number of nop insts executed
system.cpu0.iew.exec_refs                    59986320                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20002248                       # Number of branches executed
system.cpu0.iew.exec_stores                  19997755                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498268                       # Inst execution rate
system.cpu0.iew.wb_sent                     100006165                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100006064                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 59999109                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010557                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498254                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999809                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6259                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              569                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40021999                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.498712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581522                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17819      0.04%      0.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000462     49.97%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3459      0.01%     50.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5003855     12.50%     62.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9998090     24.98%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4998044     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           74      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          102      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           94      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40021999                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000000                       # Number of instructions committed
system.cpu0.commit.committedOps             100003435                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59985019                       # Number of memory references committed
system.cpu0.commit.loads                     39987455                       # Number of loads committed
system.cpu0.commit.membars                         28                       # Number of memory barriers committed
system.cpu0.commit.branches                  20001809                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80006119                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2204                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40018407     40.02%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39987455     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      19997564     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003435                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   94                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140031286                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200020554                       # The number of ROB writes
system.cpu0.timesIdled                            230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000000                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003435                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400304                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400304                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498103                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498103                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100005454                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40011342                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                419983864                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                59995926                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61244129                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    58                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              606                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           74.580358                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39987889                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              666                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         60041.875375                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         26923000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    74.580358                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.145665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.145665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         79988887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        79988887                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19996118                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19996118                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19993016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19993016                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           27                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39989134                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39989134                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39989134                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39989134                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4478                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4690                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4690                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8585487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8585487                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224246999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224246999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    232832486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    232832486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    232832486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    232832486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     19996330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19996330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     19997494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19997494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     39993824                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     39993824                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     39993824                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39993824                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 40497.580189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40497.580189                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50077.489728                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50077.489728                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49644.453305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49644.453305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49644.453305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49644.453305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          528                       # number of writebacks
system.cpu0.dcache.writebacks::total              528                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3506                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          972                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6078509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6078509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     53229500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     53229500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59308009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59308009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59308009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59308009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 39470.837662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39470.837662                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54762.860082                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54762.860082                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               59                       # number of replacements
system.cpu0.icache.tags.tagsinuse          294.871314                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6677                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              354                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.861582                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   294.871314                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.575921                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.575921                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14558                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14558                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6677                       # number of overall hits
system.cpu0.icache.overall_hits::total           6677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          425                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          425                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           425                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          425                       # number of overall misses
system.cpu0.icache.overall_misses::total          425                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21906999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21906999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21906999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21906999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21906999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21906999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7102                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7102                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7102                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7102                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.059842                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059842                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.059842                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059842                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.059842                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059842                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51545.880000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51545.880000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51545.880000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51545.880000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51545.880000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51545.880000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           71                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           71                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           71                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18614501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18614501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18614501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18614501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18614501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18614501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.049845                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.049845                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.049845                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.049845                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.049845                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.049845                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52583.336158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52583.336158                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52583.336158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52583.336158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52583.336158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52583.336158                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                8357058                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5746519                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           664294                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5943282                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5307382                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.300525                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 970588                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            225209                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39986537                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           5341129                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      38681048                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8357058                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           6277970                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     33929998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1424858                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          356                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  4741806                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               109321                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39983919                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.031955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.309911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                23617801     59.07%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1537981      3.85%     62.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4760801     11.91%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10067336     25.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39983919                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.208997                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.967352                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4030351                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             24165631                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 10198636                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               878371                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                710930                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              718904                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1763                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              28402273                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2609                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                710930                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4929887                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 710908                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      23013664                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 10159408                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               459122                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              26510384                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 21574                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   114                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                     6                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           30355558                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            121856866                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        28989737                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             22518419                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 7837112                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            653604                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        653201                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2308001                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             6411162                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3148971                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2146651                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1931053                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  24017186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             921437                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 22890969                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            57728                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        5080625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     10214687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        256098                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39983919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.572504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.002039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           28200940     70.53%     70.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            4747687     11.87%     82.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2962594      7.41%     89.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4072698     10.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39983919                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13944872     60.92%     60.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                9063      0.04%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6055124     26.45%     87.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2881910     12.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22890969                       # Type of FU issued
system.cpu1.iq.rate                          0.572467                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          85823582                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         30021342                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     22037349                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              22890969                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1804239                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1048726                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3479                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       421553                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        25627                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                710930                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 518686                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               394844                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           24951115                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           463897                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              6411162                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3148971                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            644520                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  9976                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3479                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        514871                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       165743                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              680614                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             22401629                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5975111                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           489337                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        12492                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8832050                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4806165                       # Number of branches executed
system.cpu1.iew.exec_stores                   2856939                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.560229                       # Inst execution rate
system.cpu1.iew.wb_sent                      22102667                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     22037349                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 11877138                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 15824602                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.551119                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.750549                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        5082335                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         665339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           662795                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38981786                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.509702                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.251981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     30068411     77.13%     77.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4957355     12.72%     89.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1298086      3.33%     93.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       468760      1.20%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       771598      1.98%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1043095      2.68%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       148745      0.38%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        90919      0.23%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       134817      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38981786                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            19130426                       # Number of instructions committed
system.cpu1.commit.committedOps              19869113                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8089842                       # Number of memory references committed
system.cpu1.commit.loads                      5362428                       # Number of loads committed
system.cpu1.commit.membars                     202772                       # Number of memory barriers committed
system.cpu1.commit.branches                   4326821                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 16004646                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              143492                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11770232     59.24%     59.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           9039      0.05%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5362428     26.99%     86.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2727414     13.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19869113                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               134817                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    63188782                       # The number of ROB reads
system.cpu1.rob.rob_writes                   50926667                       # The number of ROB writes
system.cpu1.timesIdled                            418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       43842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   19119291                       # Number of Instructions Simulated
system.cpu1.committedOps                     19857978                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.091424                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.091424                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.478143                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.478143                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                23416733                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11317294                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 85349535                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13349810                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               12055524                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1660739                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            34998                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.060527                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5683691                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           160.252939                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   467.060527                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.912228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13735288                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13735288                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3117941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3117941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2201412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2201412                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       187809                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       187809                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         7374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7374                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5319353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5319353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5319353                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5319353                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       475541                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       475541                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       108927                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       108927                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       377517                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       377517                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        86773                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        86773                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       584468                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        584468                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       584468                       # number of overall misses
system.cpu1.dcache.overall_misses::total       584468                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  11715367814                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11715367814                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3748559119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3748559119                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  11532818546                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  11532818546                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1404390274                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1404390274                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    363814467                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    363814467                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  15463926933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15463926933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  15463926933                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15463926933                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3593482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3593482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2310339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2310339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       565326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       565326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        94147                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        94147                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5903821                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5903821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5903821                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5903821                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.132334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132334                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.047148                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047148                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.667786                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.667786                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.921676                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.921676                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.098998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.098998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.098998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.098998                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 24635.873277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24635.873277                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34413.498205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34413.498205                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 30549.136982                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30549.136982                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16184.645846                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16184.645846                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26458.124197                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26458.124197                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26458.124197                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26458.124197                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6777                       # number of writebacks
system.cpu1.dcache.writebacks::total             6777                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       216426                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       216426                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        55120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        55120                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        71750                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        71750                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       271546                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       271546                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       271546                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       271546                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       259115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       259115                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        53807                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        53807                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       305767                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       305767                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        86773                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        86773                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       312922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       312922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       312922                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       312922                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5118086908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5118086908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2193559981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2193559981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   8551143322                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   8551143322                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1210055726                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1210055726                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    305822533                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    305822533                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7311646889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7311646889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7311646889                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7311646889                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.023290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.540868                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.540868                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.921676                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.921676                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.053003                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053003                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.053003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053003                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19752.183038                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19752.183038                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40767.186072                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40767.186072                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 27966.207347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27966.207347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13945.071923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13945.071923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23365.716981                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23365.716981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23365.716981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23365.716981                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4868                       # number of replacements
system.cpu1.icache.tags.tagsinuse          408.325787                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4736384                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5282                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           896.702764                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   408.325787                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.797511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.797511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9488895                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9488895                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4736384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4736384                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4736384                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4736384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4736384                       # number of overall hits
system.cpu1.icache.overall_hits::total        4736384                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         5422                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5422                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         5422                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5422                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         5422                       # number of overall misses
system.cpu1.icache.overall_misses::total         5422                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     89109367                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     89109367                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     89109367                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     89109367                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     89109367                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     89109367                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4741806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4741806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4741806                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4741806                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4741806                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4741806                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001143                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001143                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16434.778126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16434.778126                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16434.778126                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16434.778126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16434.778126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16434.778126                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          139                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5283                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5283                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     71993600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     71993600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     71993600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     71993600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     71993600                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     71993600                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001114                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13627.408669                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13627.408669                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13627.408669                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13627.408669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13627.408669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13627.408669                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                7554932                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4780978                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           723334                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4962050                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                4276836                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.190909                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1046764                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            240308                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39986343                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           5721789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      34312257                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    7554932                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           5323600                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     33486806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1547782                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          642                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  5081218                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               118056                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39983136                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.927971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.286688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                25282691     63.23%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1656056      4.14%     67.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3686037      9.22%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9358352     23.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39983136                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.188938                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.858099                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4360836                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             25804792                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  8098018                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               947074                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                772416                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              764972                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1712                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              23330951                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2576                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                772416                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5337128                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 739470                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      24589722                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  8050854                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               493546                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              21273369                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 20764                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    36                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                    21                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           25422385                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             96302849                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        22463825                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             16828973                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 8593406                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            706373                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        706161                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2486234                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4029510                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1955750                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           881233                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          701044                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  18568867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             992976                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 17334163                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            54430                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        5550235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     11142338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        276104                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39983136                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.433537                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.867970                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           30203806     75.54%     75.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            4821156     12.06%     87.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2361515      5.91%     93.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2596659      6.49%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39983136                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12017732     69.33%     69.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                9396      0.05%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3648677     21.05%     90.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1658358      9.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17334163                       # Type of FU issued
system.cpu2.iq.rate                          0.433502                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          74705892                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         25114374                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     16390088                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              17334163                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          526182                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1138756                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          368                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         3776                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       459346                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        27369                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                772416                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 543265                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               425028                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           19574266                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           510085                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4029510                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1955750                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            696762                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 10036                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          3776                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        563582                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       178769                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              742351                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             16787958                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3557465                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           546205                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        12423                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5187403                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3719664                       # Number of branches executed
system.cpu2.iew.exec_stores                   1629938                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.419842                       # Inst execution rate
system.cpu2.iew.wb_sent                      16459124                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     16390088                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  8364624                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 12462382                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.409892                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.671190                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        5552094                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         716871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           721859                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38891010                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.360562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.042663                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     31945273     82.14%     82.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4150608     10.67%     92.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1150911      2.96%     95.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       448428      1.15%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       485279      1.25%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       334506      0.86%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       153091      0.39%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        90581      0.23%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       132333      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38891010                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            13264188                       # Number of instructions committed
system.cpu2.commit.committedOps              14022637                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       4387156                       # Number of memory references committed
system.cpu2.commit.loads                      2890753                       # Number of loads committed
system.cpu2.commit.membars                     216833                       # Number of memory barriers committed
system.cpu2.commit.branches                   3190185                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 11316323                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              147463                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9626144     68.65%     68.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           9337      0.07%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2890753     20.61%     89.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1496403     10.67%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         14022637                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               132333                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    57693353                       # The number of ROB reads
system.cpu2.rob.rob_writes                   40264564                       # The number of ROB writes
system.cpu2.timesIdled                            439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       44036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   13253156                       # Number of Instructions Simulated
system.cpu2.committedOps                     14011605                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.017119                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.017119                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.331442                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.331442                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                16461862                       # number of integer regfile reads
system.cpu2.int_regfile_writes                9199929                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 61262916                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                10004589                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                8525679                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1801990                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            36880                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          470.507924                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3230926                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37359                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            86.483204                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   470.507924                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.918961                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918961                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8980776                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8980776                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1911495                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1911495                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       936730                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        936730                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       202650                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       202650                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         8920                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8920                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2848225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2848225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2848225                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2848225                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       495371                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       495371                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       107458                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       107458                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       409883                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       409883                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        90997                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        90997                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       602829                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        602829                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       602829                       # number of overall misses
system.cpu2.dcache.overall_misses::total       602829                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12077099377                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12077099377                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3637802718                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3637802718                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  12573048256                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  12573048256                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1401525279                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1401525279                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    418712952                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    418712952                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  15714902095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15714902095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  15714902095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15714902095                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2406866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2406866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1044188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1044188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       612533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       612533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        99917                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        99917                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3451054                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3451054                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3451054                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3451054                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.205816                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.205816                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.102911                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.102911                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.669161                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.669161                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.910726                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.910726                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.174680                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.174680                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.174680                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.174680                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24379.907942                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24379.907942                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33853.251670                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33853.251670                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 30674.724875                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30674.724875                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15401.884447                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15401.884447                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 26068.590089                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26068.590089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 26068.590089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26068.590089                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7938                       # number of writebacks
system.cpu2.dcache.writebacks::total             7938                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       221438                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       221438                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        54477                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        54477                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        76308                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        76308                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       275915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       275915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       275915                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       275915                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       273933                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       273933                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        52981                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        52981                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       333575                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       333575                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        90997                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        90997                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       326914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       326914                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326914                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   5404130434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5404130434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2113343679                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2113343679                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   9387471540                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   9387471540                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1203181721                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1203181721                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    351939548                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    351939548                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   7517474113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7517474113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   7517474113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7517474113                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.113813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.113813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.050739                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050739                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.544583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.544583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.910726                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.910726                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.094729                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.094729                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.094729                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.094729                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19727.927756                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19727.927756                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39888.708764                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39888.708764                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 28142.011662                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28142.011662                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13222.213051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13222.213051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22995.265155                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22995.265155                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22995.265155                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22995.265155                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4404                       # number of replacements
system.cpu2.icache.tags.tagsinuse          405.294575                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5076258                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4816                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1054.040282                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   405.294575                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.791591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.791591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10167252                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10167252                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5076258                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5076258                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5076258                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5076258                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5076258                       # number of overall hits
system.cpu2.icache.overall_hits::total        5076258                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         4960                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4960                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         4960                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4960                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         4960                       # number of overall misses
system.cpu2.icache.overall_misses::total         4960                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     82646326                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82646326                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     82646326                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82646326                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     82646326                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82646326                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5081218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5081218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5081218                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5081218                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5081218                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5081218                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000976                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000976                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16662.565726                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16662.565726                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16662.565726                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16662.565726                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16662.565726                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16662.565726                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          144                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          144                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          144                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         4816                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4816                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         4816                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4816                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         4816                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4816                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     66618644                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     66618644                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     66618644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     66618644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     66618644                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     66618644                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000948                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000948                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000948                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000948                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13832.774917                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13832.774917                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 13832.774917                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13832.774917                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 13832.774917                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13832.774917                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                7975892                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5275217                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           685844                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5540296                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4907141                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.571820                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1003395                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            230824                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        39986113                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           5467138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      36844156                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    7975892                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5910536                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     33781808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1469898                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          714                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  4853543                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               113670                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          39984610                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.990454                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.301276                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                24273568     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1591592      3.98%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4347022     10.87%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9772428     24.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            39984610                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.199467                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.921424                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4146043                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             24840048                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  9356813                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               908259                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                733447                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              736211                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1777                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              26374415                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2598                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                733447                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 5072881                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 721289                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      23661495                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  9320608                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               474890                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              24430774                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 21684                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    72                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           28339735                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            111842217                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        26483701                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             20309000                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 8030714                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            676403                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        676147                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2384874                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5491508                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2687641                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1662638                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1463718                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  21856213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             952211                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 20697351                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            56435                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        5228868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     10575428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        264546                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     39984610                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.517633                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953973                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           29004599     72.54%     72.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            4747742     11.87%     84.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2747198      6.87%     91.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3485071      8.72%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       39984610                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             13167234     63.62%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                9009      0.04%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5117694     24.73%     88.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2403414     11.61%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              20697351                       # Type of FU issued
system.cpu3.iq.rate                          0.517613                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          81435747                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         28039415                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     19810877                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              20697351                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1313192                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1086446                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         3504                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       439170                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        24906                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                733447                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 526600                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               407439                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           22821145                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           475021                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5491508                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2687641                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            667600                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  9676                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   24                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          3504                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        531153                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       171224                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              702377                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             20188547                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5035120                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           508804                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        12721                       # number of nop insts executed
system.cpu3.iew.exec_refs                     7412920                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4373331                       # Number of branches executed
system.cpu3.iew.exec_stores                   2377800                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.504889                       # Inst execution rate
system.cpu3.iew.wb_sent                      19876284                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     19810877                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 10511324                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 14485738                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.495444                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.725633                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        5230573                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         687664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           684342                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     38952533                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.451598                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.173151                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     30784222     79.03%     79.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4666130     11.98%     91.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1205641      3.10%     94.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       477524      1.23%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       740388      1.90%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       706026      1.81%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       149002      0.38%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        93603      0.24%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       129997      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     38952533                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            16852773                       # Number of instructions committed
system.cpu3.commit.committedOps              17590875                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       6653528                       # Number of memory references committed
system.cpu3.commit.loads                      4405059                       # Number of loads committed
system.cpu3.commit.membars                     208104                       # Number of memory barriers committed
system.cpu3.commit.branches                   3882888                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 14173889                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              142620                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        10928368     62.13%     62.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           8979      0.05%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4405059     25.04%     87.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2248469     12.78%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         17590875                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               129997                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    61022181                       # The number of ROB reads
system.cpu3.rob.rob_writes                   46696950                       # The number of ROB writes
system.cpu3.timesIdled                            354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       44266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   16841438                       # Number of Instructions Simulated
system.cpu3.committedOps                     17579540                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.374270                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.374270                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.421182                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.421182                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                20701183                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10476298                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 75893343                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                12013882                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10678707                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               1724844                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            34151                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          467.947659                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4721610                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            34628                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           136.352374                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   467.947659                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.913960                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.913960                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11874110                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11874110                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2645339                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2645339                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1708536                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1708536                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       193843                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       193843                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         7758                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4353875                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4353875                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4353875                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4353875                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       480909                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       480909                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       106803                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       106803                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       392392                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       392392                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        88251                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        88251                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       587712                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        587712                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       587712                       # number of overall misses
system.cpu3.dcache.overall_misses::total       587712                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  11790463169                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11790463169                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3671492738                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3671492738                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  12004607822                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  12004607822                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1382145777                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1382145777                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    390101009                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    390101009                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  15461955907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15461955907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  15461955907                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15461955907                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3126248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3126248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1815339                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1815339                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       586235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       586235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        96009                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        96009                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4941587                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4941587                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4941587                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4941587                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.153829                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.153829                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.058834                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.058834                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.669342                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.669342                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.919195                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.919195                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.118932                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.118932                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.118932                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.118932                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24517.035799                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24517.035799                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34376.307201                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34376.307201                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30593.406140                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30593.406140                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15661.531053                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15661.531053                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26308.729287                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26308.729287                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26308.729287                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26308.729287                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6720                       # number of writebacks
system.cpu3.dcache.writebacks::total             6720                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       217772                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       217772                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        53990                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        53990                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        73723                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        73723                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       271762                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       271762                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       271762                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       271762                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       263137                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       263137                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        52813                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        52813                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       318669                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       318669                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        88251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        88251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       315950                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       315950                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       315950                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       315950                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5184169536                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5184169536                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2152572828                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2152572828                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   8931660297                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   8931660297                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   1187362723                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1187362723                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    327922991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    327922991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   7336742364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7336742364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   7336742364                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7336742364                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.084170                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084170                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.029093                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029093                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.543586                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.543586                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.919195                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.919195                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.063937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.063937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063937                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19701.408529                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19701.408529                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 40758.389563                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40758.389563                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 28028.017463                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28028.017463                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13454.382647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13454.382647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23221.213369                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23221.213369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23221.213369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23221.213369                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4712                       # number of replacements
system.cpu3.icache.tags.tagsinuse          400.758782                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4848299                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5118                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           947.303439                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   400.758782                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.782732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.782732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9712205                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9712205                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      4848299                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4848299                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      4848299                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4848299                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      4848299                       # number of overall hits
system.cpu3.icache.overall_hits::total        4848299                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         5244                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5244                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         5244                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5244                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         5244                       # number of overall misses
system.cpu3.icache.overall_misses::total         5244                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     83867844                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     83867844                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     83867844                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     83867844                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     83867844                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     83867844                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      4853543                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4853543                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      4853543                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4853543                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      4853543                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4853543                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001080                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001080                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001080                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001080                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001080                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001080                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 15993.105263                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15993.105263                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 15993.105263                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15993.105263                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 15993.105263                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15993.105263                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          125                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          125                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          125                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         5119                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5119                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         5119                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5119                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         5119                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5119                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     67326617                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     67326617                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     67326617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     67326617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     67326617                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     67326617                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001055                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001055                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001055                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001055                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001055                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001055                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13152.298691                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13152.298691                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13152.298691                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13152.298691                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13152.298691                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13152.298691                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                7893190                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5245982                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           699619                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             5371843                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4740914                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            88.254888                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 996097                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            232882                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        39985919                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           5543864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      36194514                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    7893190                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           5737011                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     33690243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1497836                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                  4930037                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               117441                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          39983281                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.972500                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.297201                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                24558234     61.42%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 1613546      4.04%     65.46% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 4164319     10.42%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 9647182     24.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            39983281                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.197399                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.905181                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 4221211                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             25073472                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  9022632                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               918556                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                747410                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              731380                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 1741                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              25554128                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2622                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                747410                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 5169683                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 703746                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      23907966                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  8975935                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               478541                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              23555489                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                 19796                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    37                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands           27591619                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            107441855                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        25284793                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             19285329                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 8306250                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            685785                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        685729                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2413821                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             5084319                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            2480111                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1446733                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1218508                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  20939035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             964168                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 19741640                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            54294                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        5362694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     10801482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        267981                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     39983281                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.493747                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.930424                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           29320404     73.33%     73.33% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            4814753     12.04%     85.37% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            2617485      6.55%     91.92% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            3230639      8.08%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       39983281                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             12820759     64.94%     64.94% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                9046      0.05%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.99% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             4710082     23.86%     88.85% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            2201753     11.15%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              19741640                       # Type of FU issued
system.cpu4.iq.rate                          0.493715                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          79520852                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         27267999                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     18829678                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              19741640                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1092480                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1106547                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          335                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         3419                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       442875                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        25585                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                747410                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 514557                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               411583                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           21915557                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           491395                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              5084319                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             2480111                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            677175                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  9737                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          3419                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        543871                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       173632                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              717503                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             19213743                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              4621678                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           527894                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                        12354                       # number of nop insts executed
system.cpu4.iew.exec_refs                     6794407                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 4188410                       # Number of branches executed
system.cpu4.iew.exec_stores                   2172729                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.480513                       # Inst execution rate
system.cpu4.iew.wb_sent                      18896540                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     18829678                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  9881650                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 13867270                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.470908                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.712588                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        5364585                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         696186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           698111                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     38928233                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.425178                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.137291                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     31106748     79.91%     79.91% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      4523601     11.62%     91.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      1212153      3.11%     94.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       460501      1.18%     95.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       619889      1.59%     97.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       634905      1.63%     99.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       152972      0.39%     99.44% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        89597      0.23%     99.67% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       127867      0.33%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     38928233                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            15813537                       # Number of instructions committed
system.cpu4.commit.committedOps              16551438                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       6015000                       # Number of memory references committed
system.cpu4.commit.loads                      3977765                       # Number of loads committed
system.cpu4.commit.membars                     210087                       # Number of memory barriers committed
system.cpu4.commit.branches                   3681175                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 13338048                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              142427                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        10527425     63.60%     63.60% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           9013      0.05%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        3977765     24.03%     87.69% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       2037235     12.31%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         16551438                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               127867                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    60091583                       # The number of ROB reads
system.cpu4.rob.rob_writes                   44908904                       # The number of ROB writes
system.cpu4.timesIdled                            353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       44460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   15802573                       # Number of Instructions Simulated
system.cpu4.committedOps                     16540474                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.530342                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.530342                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.395203                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.395203                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                19486179                       # number of integer regfile reads
system.cpu4.int_regfile_writes               10085155                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 71732185                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                11485727                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               10082698                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1751174                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            33828                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          470.977658                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            4315397                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            34313                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           125.765657                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   470.977658                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.919878                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.919878                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11058566                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11058566                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      2441723                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2441723                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1491889                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1491889                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       197041                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       197041                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         7814                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7814                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      3933612                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3933612                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      3933612                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3933612                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       480771                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       480771                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       105913                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       105913                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       398785                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       398785                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        88655                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        88655                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       586684                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        586684                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       586684                       # number of overall misses
system.cpu4.dcache.overall_misses::total       586684                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  11706627338                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  11706627338                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3593279721                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3593279721                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  12213757863                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  12213757863                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1369403750                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1369403750                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    398696993                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    398696993                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  15299907059                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15299907059                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  15299907059                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15299907059                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      2922494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2922494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1597802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1597802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       595826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       595826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        96469                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        96469                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      4520296                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4520296                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      4520296                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4520296                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.164507                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.164507                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.066287                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.066287                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.669298                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.669298                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.919000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.919000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.129789                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.129789                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.129789                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.129789                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 24349.695256                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 24349.695256                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 33926.710800                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 33926.710800                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30627.425462                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30627.425462                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 15446.435621                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15446.435621                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 26078.616528                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 26078.616528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 26078.616528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 26078.616528                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7354                       # number of writebacks
system.cpu4.dcache.writebacks::total             7354                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       216542                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       216542                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        53534                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        53534                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        74569                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        74569                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       270076                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       270076                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       270076                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       270076                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       264229                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       264229                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        52379                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        52379                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       324216                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       324216                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        88655                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        88655                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       316608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       316608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       316608                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       316608                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   5183963567                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5183963567                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   2102183484                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2102183484                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   9105293113                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   9105293113                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   1174487750                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1174487750                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    335284007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    335284007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   7286147051                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7286147051                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   7286147051                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7286147051                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.090412                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.090412                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.032782                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.032782                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.544145                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.544145                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.919000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.919000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.070041                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.070041                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.070041                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.070041                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19619.207456                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19619.207456                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 40134.089692                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 40134.089692                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 28084.033832                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28084.033832                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 13247.845581                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13247.845581                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23013.148913                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23013.148913                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23013.148913                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23013.148913                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             3977                       # number of replacements
system.cpu4.icache.tags.tagsinuse          416.431544                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            4925492                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4399                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1119.684474                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   416.431544                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.813343                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.813343                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          9864473                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         9864473                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      4925492                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        4925492                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      4925492                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         4925492                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      4925492                       # number of overall hits
system.cpu4.icache.overall_hits::total        4925492                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         4545                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4545                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         4545                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4545                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         4545                       # number of overall misses
system.cpu4.icache.overall_misses::total         4545                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     75958433                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     75958433                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     75958433                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     75958433                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     75958433                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     75958433                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      4930037                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      4930037                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      4930037                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      4930037                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      4930037                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      4930037                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000922                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000922                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000922                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000922                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000922                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16712.526513                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16712.526513                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16712.526513                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16712.526513                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16712.526513                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16712.526513                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          146                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          146                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          146                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         4399                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         4399                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         4399                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         4399                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         4399                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         4399                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     61139563                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     61139563                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     61139563                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     61139563                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     61139563                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     61139563                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000892                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000892                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000892                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000892                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000892                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000892                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 13898.513980                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13898.513980                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 13898.513980                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13898.513980                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 13898.513980                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13898.513980                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                7984730                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          5202515                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           698219                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             5514033                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                4835961                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            87.702794                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                1031195                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            233173                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        39985699                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles           5620275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      36597749                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    7984730                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           5867156                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     33613807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                1499404                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          946                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  4989338                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               118207                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          39984731                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.986371                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.300877                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                24334951     60.86%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 1633718      4.09%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 4242139     10.61%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 9773923     24.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            39984731                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.199690                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.915271                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 4259410                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             24789986                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                  9283310                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               903814                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                748211                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              770985                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                 1767                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              26180353                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2589                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                748211                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 5190989                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 712287                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      23626046                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                  9237245                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               469953                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              24218003                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 21974                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    66                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           28128030                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            110627825                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        26157607                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             19923031                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 8204969                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            671339                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        670805                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  2364956                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             5288474                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            2601026                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads          1532458                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1357994                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                  21598574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             945717                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                 20388316                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            58562                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        5375744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     10903592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        260761                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     39984731                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.509903                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.946817                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           29101449     72.78%     72.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            4799495     12.00%     84.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            2662540      6.66%     91.44% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            3421247      8.56%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       39984731                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             13152666     64.51%     64.51% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                9573      0.05%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             4917155     24.12%     88.68% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            2308922     11.32%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total              20388316                       # Type of FU issued
system.cpu5.iq.rate                          0.509890                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          80819922                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         27922263                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     19470053                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses              20388316                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1177841                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1106391                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          457                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         3442                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       461645                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        27606                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                748211                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 520533                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               403599                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts           22557910                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           485972                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              5288474                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             2601026                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            661435                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 10045                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          3442                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        542822                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       173548                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              716370                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts             19863398                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              4829281                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           524915                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                        13619                       # number of nop insts executed
system.cpu5.iew.exec_refs                     7107761                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 4307197                       # Number of branches executed
system.cpu5.iew.exec_stores                   2278480                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.496763                       # Inst execution rate
system.cpu5.iew.wb_sent                      19541243                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                     19470053                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 10264431                       # num instructions producing a value
system.cpu5.iew.wb_consumers                 14375577                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.486925                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.714019                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        5377420                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         684956                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           696728                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     38925541                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.441378                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.164952                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     30917702     79.43%     79.43% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      4578108     11.76%     91.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      1247845      3.21%     94.39% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       479189      1.23%     95.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       605111      1.55%     97.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       711386      1.83%     99.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       153022      0.39%     99.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        91413      0.23%     99.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       141765      0.36%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     38925541                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts            16401426                       # Number of instructions committed
system.cpu5.commit.committedOps              17180882                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       6321460                       # Number of memory references committed
system.cpu5.commit.loads                      4182079                       # Number of loads committed
system.cpu5.commit.membars                     209023                       # Number of memory barriers committed
system.cpu5.commit.branches                   3795350                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                 13867860                       # Number of committed integer instructions.
system.cpu5.commit.function_calls              151420                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        10849894     63.15%     63.15% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           9528      0.06%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        4182079     24.34%     87.55% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       2139381     12.45%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total         17180882                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               141765                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                    60689465                       # The number of ROB reads
system.cpu5.rob.rob_writes                   46197740                       # The number of ROB writes
system.cpu5.timesIdled                            240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       44680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                   16389079                       # Number of Instructions Simulated
system.cpu5.committedOps                     17168535                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.439777                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.439777                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.409874                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.409874                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                20247583                       # number of integer regfile reads
system.cpu5.int_regfile_writes               10428689                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 74250924                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                11738740                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               10360069                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               1698362                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            39117                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          466.661808                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4548675                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            39599                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           114.868431                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   466.661808                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.911449                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.911449                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11521693                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11521693                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      2571276                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2571276                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1595090                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1595090                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       193940                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       193940                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         6183                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         6183                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      4166366                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4166366                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      4166366                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4166366                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       487665                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       487665                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       117116                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       117116                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       384050                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       384050                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        92044                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        92044                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       604781                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        604781                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       604781                       # number of overall misses
system.cpu5.dcache.overall_misses::total       604781                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data  11691332087                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  11691332087                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   3951955537                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3951955537                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data  11703582020                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total  11703582020                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   1524081751                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1524081751                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    369134979                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    369134979                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  15643287624                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15643287624                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  15643287624                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15643287624                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      3058941                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3058941                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1712206                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1712206                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       577990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       577990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        98227                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        98227                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      4771147                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4771147                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      4771147                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4771147                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.159423                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.159423                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.068401                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.068401                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.664458                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.664458                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.937054                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.937054                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.126758                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.126758                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.126758                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.126758                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 23974.105353                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 23974.105353                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 33743.942220                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 33743.942220                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30474.110194                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30474.110194                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16558.186856                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16558.186856                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 25866.036836                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 25866.036836                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 25866.036836                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 25866.036836                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     2.520000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets     8.666667                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8263                       # number of writebacks
system.cpu5.dcache.writebacks::total             8263                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       216977                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       216977                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        58526                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        58526                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data        73040                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        73040                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       275503                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       275503                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       275503                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       275503                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       270688                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       270688                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        58590                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        58590                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       311010                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       311010                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        92044                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        92044                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       329278                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       329278                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       329278                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       329278                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   5177524242                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5177524242                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   2315331914                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2315331914                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   8677368580                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   8677368580                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   1315445249                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1315445249                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    310426021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    310426021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   7492856156                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7492856156                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   7492856156                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7492856156                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.088491                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.088491                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.034219                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.034219                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.538089                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.538089                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.937054                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.937054                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.069014                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.069014                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.069014                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.069014                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19127.276577                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19127.276577                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 39517.527121                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 39517.527121                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 27900.609562                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27900.609562                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14291.482867                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14291.482867                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 22755.410796                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 22755.410796                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 22755.410796                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 22755.410796                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             5250                       # number of replacements
system.cpu5.icache.tags.tagsinuse          405.578082                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            4983552                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             5662                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           880.175203                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   405.578082                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.792145                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.792145                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          9984338                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         9984338                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      4983552                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        4983552                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      4983552                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         4983552                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      4983552                       # number of overall hits
system.cpu5.icache.overall_hits::total        4983552                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         5786                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         5786                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         5786                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          5786                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         5786                       # number of overall misses
system.cpu5.icache.overall_misses::total         5786                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     91538479                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     91538479                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     91538479                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     91538479                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     91538479                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     91538479                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      4989338                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      4989338                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      4989338                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      4989338                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      4989338                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      4989338                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.001160                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001160                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.001160                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001160                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.001160                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001160                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 15820.684238                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15820.684238                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 15820.684238                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15820.684238                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 15820.684238                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15820.684238                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          124                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          124                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          124                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         5662                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         5662                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         5662                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         5662                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         5662                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         5662                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     73456015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     73456015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     73456015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     73456015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     73456015                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     73456015                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.001135                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001135                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.001135                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001135                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 12973.510244                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12973.510244                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 12973.510244                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12973.510244                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 12973.510244                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12973.510244                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                7461377                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          4609667                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           730702                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             4922334                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                4240117                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            86.140376                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                1066858                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            242278                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        39985512                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles           5793427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      34053764                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    7461377                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           5306975                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     33408354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                1564122                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          927                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  5157006                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               125901                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          39984770                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.927532                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.286737                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                25280741     63.23%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 1695207      4.24%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 3634539      9.09%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 9374283     23.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            39984770                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.186602                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.851653                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 4418662                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             25757952                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                  8078761                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               948791                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                780604                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              782945                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                 1746                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              23293627                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2544                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                780604                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 5394115                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 741067                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      24541118                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                  8034115                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               493751                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              21239417                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                 21724                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    39                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                    66                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           25318438                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             96148031                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        22460811                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             16690639                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 8627795                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts            705187                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts        705326                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  2485218                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             3966357                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            1938314                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           839522                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          607170                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  18508062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             991951                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 17248943                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            60041                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        5639177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     11344369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved        275267                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     39984770                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.431388                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.866706                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           30253608     75.66%     75.66% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            4809484     12.03%     87.69% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            2325575      5.82%     93.51% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            2596103      6.49%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       39984770                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             12028599     69.74%     69.74% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                9625      0.06%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.79% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             3573093     20.71%     90.51% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            1637626      9.49%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              17248943                       # Type of FU issued
system.cpu6.iq.rate                          0.431380                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          74542695                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         25141413                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     16285977                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              17248943                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          470547                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1163586                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          460                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         3658                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       485082                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        28163                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                780604                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 544270                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               423319                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           19512736                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           499385                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              3966357                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             1938314                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts            695161                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 10209                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    8                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          3658                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        568468                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       181418                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              749886                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             16692961                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              3481842                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           555980                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                        12723                       # number of nop insts executed
system.cpu6.iew.exec_refs                     5085944                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 3697840                       # Number of branches executed
system.cpu6.iew.exec_stores                   1604102                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.417475                       # Inst execution rate
system.cpu6.iew.wb_sent                      16355007                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     16285977                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  8290967                       # num instructions producing a value
system.cpu6.iew.wb_consumers                 12451883                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.407297                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.665840                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        5640895                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         716684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           729245                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     38875990                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.356834                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.041551                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     32010327     82.34%     82.34% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      4095372     10.53%     92.87% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      1168401      3.01%     95.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       449282      1.16%     97.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       427495      1.10%     98.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       339234      0.87%     99.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       154262      0.40%     99.40% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        92422      0.24%     99.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       139195      0.36%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     38875990                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts            13095213                       # Number of instructions committed
system.cpu6.commit.committedOps              13872256                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       4256002                       # Number of memory references committed
system.cpu6.commit.loads                      2802770                       # Number of loads committed
system.cpu6.commit.membars                     217568                       # Number of memory barriers committed
system.cpu6.commit.branches                   3159962                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                 11204299                       # Number of committed integer instructions.
system.cpu6.commit.function_calls              151609                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         9606666     69.25%     69.25% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           9588      0.07%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.32% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        2802770     20.20%     89.52% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       1453232     10.48%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total         13872256                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               139195                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                    57599816                       # The number of ROB reads
system.cpu6.rob.rob_writes                   40158363                       # The number of ROB writes
system.cpu6.timesIdled                            226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       44867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                   13083791                       # Number of Instructions Simulated
system.cpu6.committedOps                     13860834                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              3.056111                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        3.056111                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.327213                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.327213                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                16336826                       # number of integer regfile reads
system.cpu6.int_regfile_writes                9211449                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 60722411                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 9846355                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                8410739                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               1792819                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            41510                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          469.164171                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            3173440                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            41984                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            75.586890                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   469.164171                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.916336                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.916336                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          8860970                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         8860970                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1885356                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1885356                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       890373                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        890373                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       203129                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       203129                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         7504                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7504                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      2775729                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2775729                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      2775729                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2775729                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       502073                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       502073                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       112370                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       112370                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       407603                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       407603                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        93508                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        93508                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       614443                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        614443                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       614443                       # number of overall misses
system.cpu6.dcache.overall_misses::total       614443                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data  11977504482                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  11977504482                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   3743655354                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3743655354                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data  12468679790                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total  12468679790                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data   1460295226                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1460295226                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    412326019                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    412326019                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  15721159836                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  15721159836                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  15721159836                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  15721159836                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      2387429                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2387429                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      1002743                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1002743                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       610732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       610732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       101012                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       101012                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      3390172                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      3390172                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      3390172                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      3390172                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.210299                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.210299                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.112063                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.112063                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.667401                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.667401                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.925712                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.925712                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.181242                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.181242                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.181242                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.181242                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 23856.101567                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 23856.101567                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 33315.434315                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 33315.434315                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 30590.255199                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30590.255199                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 15616.794563                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 15616.794563                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 25586.034565                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25586.034565                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 25586.034565                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25586.034565                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     2.691176                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8832                       # number of writebacks
system.cpu6.dcache.writebacks::total             8832                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       223957                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       223957                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        55914                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        55914                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data        75972                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        75972                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       279871                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       279871                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       279871                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       279871                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       278116                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       278116                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        56456                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        56456                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       331631                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       331631                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        93508                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        93508                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       334572                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       334572                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       334572                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       334572                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   5326132061                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5326132061                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   2186263663                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2186263663                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data   9282088844                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   9282088844                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data   1253940274                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   1253940274                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    346355481                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    346355481                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   7512395724                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7512395724                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   7512395724                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7512395724                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.116492                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.116492                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.056302                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.056302                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.543006                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.543006                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.925712                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.925712                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.098689                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.098689                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.098689                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.098689                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19150.757457                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19150.757457                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 38725.089680                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 38725.089680                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 27989.207414                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27989.207414                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 13409.978547                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 13409.978547                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 22453.749041                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 22453.749041                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 22453.749041                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 22453.749041                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             3719                       # number of replacements
system.cpu6.icache.tags.tagsinuse          414.385056                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            5152732                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4140                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1244.621256                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   414.385056                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.809346                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.809346                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         10318152                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        10318152                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      5152732                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5152732                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5152732                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5152732                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5152732                       # number of overall hits
system.cpu6.icache.overall_hits::total        5152732                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         4274                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4274                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         4274                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4274                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         4274                       # number of overall misses
system.cpu6.icache.overall_misses::total         4274                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     66877479                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     66877479                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     66877479                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     66877479                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     66877479                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     66877479                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      5157006                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5157006                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      5157006                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5157006                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      5157006                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5157006                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000829                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000829                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000829                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000829                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000829                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000829                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15647.514974                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15647.514974                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15647.514974                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15647.514974                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15647.514974                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15647.514974                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          134                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          134                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          134                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         4140                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         4140                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         4140                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         4140                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         4140                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         4140                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     53434017                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     53434017                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     53434017                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     53434017                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     53434017                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     53434017                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000803                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000803                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000803                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000803                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000803                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000803                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 12906.767391                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12906.767391                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 12906.767391                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12906.767391                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 12906.767391                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12906.767391                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                7621870                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          4862467                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           712412                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             5142730                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                4488031                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            87.269427                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1030578                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            236599                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        39985318                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           5607925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      34987659                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    7621870                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           5518609                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     33612090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                1527348                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         1003                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  4983124                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               118820                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          39984693                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.946350                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.290878                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                24978830     62.47%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 1638039      4.10%     66.57% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 3901977      9.76%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 9465847     23.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            39984693                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.190617                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.875013                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 4290956                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             25509123                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  8488524                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               933860                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                762230                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              755076                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                 1693                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              24252370                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2490                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                762230                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 5250825                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 707048                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      24331243                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                  8445362                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               487985                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              22228971                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 21784                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    16                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                    11                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           26205898                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            101127914                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        23769636                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             17907994                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 8297898                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            698915                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        698465                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  2456305                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             4504928                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            2200265                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads          1147479                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          975695                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  19564865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             979783                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 18375849                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            55326                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        5406350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     10897472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved        272106                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     39984693                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.459572                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.896789                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           29841641     74.63%     74.63% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            4790491     11.98%     86.61% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            2472325      6.18%     92.80% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            2880236      7.20%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       39984693                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu             12340812     67.16%     67.16% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                9161      0.05%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.21% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             4126104     22.45%     89.66% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            1899772     10.34%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              18375849                       # Type of FU issued
system.cpu7.iq.rate                          0.459565                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          76791717                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         25953198                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     17445260                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              18375849                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          789496                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1118173                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          412                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         3520                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       457715                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        26159                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                762230                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 515347                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               418562                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           20556726                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           493434                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              4504928                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             2200265                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            688858                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  9840                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   15                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          3520                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        554090                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       176896                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              730986                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             17838842                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              4037701                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           537007                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                        12078                       # number of nop insts executed
system.cpu7.iew.exec_refs                     5909253                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 3920264                       # Number of branches executed
system.cpu7.iew.exec_stores                   1871552                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.446135                       # Inst execution rate
system.cpu7.iew.wb_sent                      17514007                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     17445260                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  9026764                       # num instructions producing a value
system.cpu7.iew.wb_consumers                 13026116                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.436292                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.692974                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        5408026                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         707676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           710968                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     38915787                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.389279                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.086458                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     31579067     81.15%     81.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      4328143     11.12%     92.27% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      1155058      2.97%     95.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       458927      1.18%     96.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       569640      1.46%     97.88% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       450622      1.16%     99.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       150653      0.39%     99.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        90952      0.23%     99.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       132725      0.34%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     38915787                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts            14406059                       # Number of instructions committed
system.cpu7.commit.committedOps              15149092                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       5129303                       # Number of memory references committed
system.cpu7.commit.loads                      3386754                       # Number of loads committed
system.cpu7.commit.membars                     213140                       # Number of memory barriers committed
system.cpu7.commit.branches                   3409532                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                 12212193                       # Number of committed integer instructions.
system.cpu7.commit.function_calls              143273                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu        10010747     66.08%     66.08% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           9042      0.06%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        3386754     22.36%     88.50% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       1742549     11.50%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         15149092                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               132725                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    58690596                       # The number of ROB reads
system.cpu7.rob.rob_writes                   42205689                       # The number of ROB writes
system.cpu7.timesIdled                            211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       45061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                   14395262                       # Number of Instructions Simulated
system.cpu7.committedOps                     15138295                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              2.777672                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        2.777672                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.360014                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.360014                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                17811795                       # number of integer regfile reads
system.cpu7.int_regfile_writes                9586134                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 65850648                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                10583507                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                9208477                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               1779614                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            37910                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          470.006030                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            3715931                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            38385                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            96.806852                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   470.006030                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.917981                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.917981                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          9914237                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         9914237                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      2138154                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2138154                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1186764                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1186764                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       200742                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       200742                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         5870                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         5870                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      3324918                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         3324918                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      3324918                       # number of overall hits
system.cpu7.dcache.overall_hits::total        3324918                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       493982                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       493982                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       109838                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       109838                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       404291                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       404291                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        93011                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        93011                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       603820                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        603820                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       603820                       # number of overall misses
system.cpu7.dcache.overall_misses::total       603820                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data  11763417190                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  11763417190                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   3668487087                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3668487087                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data  12342073851                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total  12342073851                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   1457179186                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1457179186                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    418837016                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    418837016                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  15431904277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15431904277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  15431904277                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15431904277                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2632136                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2632136                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1296602                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1296602                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       605033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       605033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        98881                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        98881                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      3928738                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3928738                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      3928738                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3928738                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.187673                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.187673                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.084712                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.084712                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.668213                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.668213                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.940636                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.940636                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.153693                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.153693                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.153693                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.153693                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 23813.453102                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 23813.453102                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 33399.070331                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 33399.070331                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 30527.698739                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30527.698739                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 15666.740343                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 15666.740343                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25557.126755                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25557.126755                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25557.126755                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25557.126755                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     2.948718                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7915                       # number of writebacks
system.cpu7.dcache.writebacks::total             7915                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       220800                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       220800                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        54928                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        54928                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data        75285                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        75285                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       275728                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       275728                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       275728                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       275728                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       273182                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       273182                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        54910                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        54910                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       329006                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       329006                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        93011                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        93011                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       328092                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       328092                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       328092                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       328092                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   5229530984                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5229530984                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   2123261803                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2123261803                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data   9207271926                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   9207271926                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data   1253875814                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   1253875814                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    351306984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    351306984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   7352792787                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7352792787                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   7352792787                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7352792787                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.103787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.103787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.042349                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.042349                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.543782                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.543782                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.940636                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.940636                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.083511                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.083511                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.083511                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.083511                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19143.029131                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19143.029131                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 38668.035021                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 38668.035021                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 27985.118588                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27985.118588                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13480.941114                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13480.941114                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 22410.765234                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 22410.765234                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 22410.765234                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 22410.765234                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             3784                       # number of replacements
system.cpu7.icache.tags.tagsinuse          409.297636                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            4978801                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4198                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1185.993568                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   409.297636                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.799409                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.799409                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          9970447                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         9970447                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      4978801                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        4978801                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      4978801                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         4978801                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      4978801                       # number of overall hits
system.cpu7.icache.overall_hits::total        4978801                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         4323                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4323                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         4323                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4323                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         4323                       # number of overall misses
system.cpu7.icache.overall_misses::total         4323                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     67674973                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     67674973                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     67674973                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     67674973                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     67674973                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     67674973                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      4983124                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      4983124                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      4983124                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      4983124                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      4983124                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      4983124                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000868                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000868                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000868                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000868                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000868                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000868                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 15654.631737                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15654.631737                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 15654.631737                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15654.631737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 15654.631737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15654.631737                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          124                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          124                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          124                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         4199                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         4199                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         4199                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         4199                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         4199                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         4199                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     54148025                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     54148025                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     54148025                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     54148025                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     54148025                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     54148025                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000843                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000843                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 12895.457252                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 12895.457252                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 12895.457252                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 12895.457252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 12895.457252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 12895.457252                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                8760135                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          6537472                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           528831                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             6769460                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                6271222                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            92.639915                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 819230                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect            185840                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        39985134                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           4529076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      41298538                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    8760135                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           7090452                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     34882598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                1142696                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.PendingTrapStallCycles          553                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  4046156                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                87180                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          39983576                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             1.094952                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.308300                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                22198934     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 2091173      5.23%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 5391492     13.48%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                10301977     25.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            39983576                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.219085                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       1.032847                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 4489115                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles             22852720                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                  9159485                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles              2912440                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                569816                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              652184                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                 1724                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              33599897                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 2665                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                569816                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                 6303045                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                 706011                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles      18486789                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                 10239014                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles              3678901                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              32097314                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents               2231836                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    51                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    20                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           35327632                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups            149230181                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        36088452                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             28519439                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                 6808123                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            502900                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        503090                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                  6653835                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             9122913                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            4567682                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          3596945                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         3494678                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  30085546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded             711301                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 28792239                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued           161163                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        4552606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      9842072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved        190493                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     39983576                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.720102                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.899229                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0           22462627     56.18%     56.18% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1            7114548     17.79%     73.97% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            9541512     23.86%     97.84% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3             864889      2.16%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       39983576                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                1214901      8.42%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%      8.42% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead              10633824     73.66%     82.08% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite              2586881     17.92%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu             15687995     54.49%     54.49% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                9344      0.03%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.52% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             8792350     30.54%     85.06% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            4302550     14.94%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              28792239                       # Type of FU issued
system.cpu8.iq.rate                          0.720074                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                   14435607                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.501371                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads         112164822                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         35351146                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     28099604                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              43227846                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         3324200                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads       903482                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation         1695                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       411826                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads        30810                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                569816                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                 537409                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               308631                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           30808438                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           313329                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              9122913                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             4567682                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            494075                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                 11186                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   30                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          1695                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        418397                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect       132979                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              551376                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             28347206                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              8698724                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           445031                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                        11591                       # number of nop insts executed
system.cpu8.iew.exec_refs                    12979791                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 5906233                       # Number of branches executed
system.cpu8.iew.exec_stores                   4281067                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.708944                       # Inst execution rate
system.cpu8.iew.wb_sent                      28162983                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     28099604                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                 15871436                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 19851057                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.702751                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.799526                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        4553816                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         520808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           527299                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     39115411                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.671212                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.215423                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0     25193442     64.41%     64.41% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      8504911     21.74%     86.15% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      2148346      5.49%     91.64% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       461187      1.18%     92.82% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4      2457083      6.28%     99.10% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5       114876      0.29%     99.40% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6        80132      0.20%     99.60% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        57390      0.15%     99.75% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8        98044      0.25%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     39115411                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            25499196                       # Number of instructions committed
system.cpu8.commit.committedOps              26254750                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                      12375248                       # Number of memory references committed
system.cpu8.commit.loads                      8219405                       # Number of loads committed
system.cpu8.commit.membars                     162839                       # Number of memory barriers committed
system.cpu8.commit.branches                   5503145                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 21177006                       # Number of committed integer instructions.
system.cpu8.commit.function_calls              144745                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu        13870421     52.83%     52.83% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult           9081      0.03%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.86% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        8219405     31.31%     84.17% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       4155843     15.83%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         26254750                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                98044                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                    69292036                       # The number of ROB reads
system.cpu8.rob.rob_writes                   62498722                       # The number of ROB writes
system.cpu8.timesIdled                            220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       45245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   25488622                       # Number of Instructions Simulated
system.cpu8.committedOps                     26244176                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.568744                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.568744                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.637452                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.637452                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                31107821                       # number of integer regfile reads
system.cpu8.int_regfile_writes               13519046                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                111433106                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                16813398                       # number of cc regfile writes
system.cpu8.misc_regfile_reads               16015192                       # number of misc regfile reads
system.cpu8.misc_regfile_writes               1257250                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements            38007                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          463.369720                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            8539687                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs            38460                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs           222.040744                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   463.369720                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.905019                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.905019                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         19013461                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        19013461                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      4539336                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        4539336                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      3725922                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       3725922                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data       134570                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       134570                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         5899                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         5899                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      8265258                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         8265258                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      8265258                       # number of overall hits
system.cpu8.dcache.overall_hits::total        8265258                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       390744                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       390744                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data       111673                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       111673                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       283018                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       283018                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        73234                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        73234                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       502417                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        502417                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       502417                       # number of overall misses
system.cpu8.dcache.overall_misses::total       502417                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data   9534109139                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total   9534109139                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   3822534963                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   3822534963                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data   8552069856                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   8552069856                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data   1398638311                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   1398638311                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    241495047                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    241495047                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data  13356644102                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total  13356644102                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data  13356644102                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total  13356644102                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      4930080                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      4930080                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      3837595                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      3837595                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       417588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       417588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data        79133                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        79133                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      8767675                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      8767675                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      8767675                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      8767675                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.079257                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.079257                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.029100                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.029100                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.677745                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.677745                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.925455                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.925455                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.057303                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.057303                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.057303                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.057303                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 24399.886215                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 24399.886215                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 34229.714998                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 34229.714998                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 30217.406158                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 30217.406158                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 19098.209998                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 19098.209998                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 26584.777390                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26584.777390                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 26584.777390                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26584.777390                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     2.946429                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks         8201                       # number of writebacks
system.cpu8.dcache.writebacks::total             8201                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data       176520                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       176520                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        54936                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        54936                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        48888                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        48888                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data       231456                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       231456                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data       231456                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       231456                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data       214224                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       214224                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        56737                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        56737                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data       234130                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total       234130                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        73234                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        73234                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data       270961                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       270961                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data       270961                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       270961                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   3920902212                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   3920902212                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data   2308472420                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   2308472420                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data   6518777488                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   6518777488                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data   1224244189                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total   1224244189                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data    204675953                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total    204675953                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data   6229374632                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total   6229374632                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data   6229374632                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total   6229374632                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.043452                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.043452                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.014785                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.014785                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.560672                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.560672                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.925455                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.925455                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.030905                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.030905                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.030905                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.030905                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18302.814867                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18302.814867                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 40687.248533                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 40687.248533                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 27842.555367                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27842.555367                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 16716.882718                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 16716.882718                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 22989.930772                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 22989.930772                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 22989.930772                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 22989.930772                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements             3550                       # number of replacements
system.cpu8.icache.tags.tagsinuse          407.705567                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            4042040                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             3963                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          1019.944487                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   407.705567                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.796300                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.796300                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses          8096275                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses         8096275                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      4042040                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        4042040                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      4042040                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         4042040                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      4042040                       # number of overall hits
system.cpu8.icache.overall_hits::total        4042040                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         4116                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         4116                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         4116                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          4116                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         4116                       # number of overall misses
system.cpu8.icache.overall_misses::total         4116                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     67489485                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     67489485                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     67489485                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     67489485                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     67489485                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     67489485                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      4046156                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      4046156                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      4046156                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      4046156                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      4046156                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      4046156                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.001017                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.001017                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.001017                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.001017                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.001017                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 16396.862245                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 16396.862245                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 16396.862245                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 16396.862245                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 16396.862245                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 16396.862245                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          153                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          153                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          153                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         3963                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         3963                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         3963                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         3963                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         3963                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         3963                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     54191513                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     54191513                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     54191513                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     54191513                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     54191513                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     54191513                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000979                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000979                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000979                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000979                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 13674.366137                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 13674.366137                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 13674.366137                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 13674.366137                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 13674.366137                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 13674.366137                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     86703                       # number of replacements
system.l2.tags.tagsinuse                  4564.213260                       # Cycle average of tags in use
system.l2.tags.total_refs                      260959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91686                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.846225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2062.217656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       328.837590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.116452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        59.179871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       221.585858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        67.105413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       215.681313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        20.441859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       227.497540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       107.354620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       217.005926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        50.383280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       208.814151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        20.523507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       187.757574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        26.359256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       180.114716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        99.780623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data       184.456056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.005018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.003311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.003186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.002865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.002748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.002815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.069644                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4126                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.076035                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    863808                       # Number of tag accesses
system.l2.tags.data_accesses                   863808                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  59                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                5144                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               20537                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                4666                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               21081                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                5041                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               19879                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                4259                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               18751                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                5609                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               24088                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                4106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               24124                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                4164                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               22589                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                3857                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data               23784                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  211762                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62528                       # number of Writeback hits
system.l2.Writeback_hits::total                 62528                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data               24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data               18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  230                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data             13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   580                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   66                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 5144                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                20559                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 4666                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                21091                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 5041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                19900                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 4259                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                18768                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 5609                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                24177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 4106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                24485                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 4164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                22612                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 3857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                23814                       # number of demand (read+write) hits
system.l2.demand_hits::total                   212342                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  24                       # number of overall hits
system.l2.overall_hits::cpu0.data                  66                       # number of overall hits
system.l2.overall_hits::cpu1.inst                5144                       # number of overall hits
system.l2.overall_hits::cpu1.data               20559                       # number of overall hits
system.l2.overall_hits::cpu2.inst                4666                       # number of overall hits
system.l2.overall_hits::cpu2.data               21091                       # number of overall hits
system.l2.overall_hits::cpu3.inst                5041                       # number of overall hits
system.l2.overall_hits::cpu3.data               19900                       # number of overall hits
system.l2.overall_hits::cpu4.inst                4259                       # number of overall hits
system.l2.overall_hits::cpu4.data               18768                       # number of overall hits
system.l2.overall_hits::cpu5.inst                5609                       # number of overall hits
system.l2.overall_hits::cpu5.data               24177                       # number of overall hits
system.l2.overall_hits::cpu6.inst                4106                       # number of overall hits
system.l2.overall_hits::cpu6.data               24485                       # number of overall hits
system.l2.overall_hits::cpu7.inst                4164                       # number of overall hits
system.l2.overall_hits::cpu7.data               22612                       # number of overall hits
system.l2.overall_hits::cpu8.inst                3857                       # number of overall hits
system.l2.overall_hits::cpu8.data               23814                       # number of overall hits
system.l2.overall_hits::total                  212342                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               330                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               138                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             10336                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               150                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             10999                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                77                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             10417                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             10389                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                53                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              8802                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              9543                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              8673                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst               106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data              9024                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 79340                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          33140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          32059                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          32535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          31816                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          34980                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          32954                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          32154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          34197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             263836                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        17886                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        17639                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        17433                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        17176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        19522                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        18389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        18479                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data        18754                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           145278                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data             338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3841                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              10707                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              11369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              10797                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              10765                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               9127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               9916                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               9017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data               9362                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83181                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               330                       # number of overall misses
system.l2.overall_misses::cpu0.data              1059                       # number of overall misses
system.l2.overall_misses::cpu1.inst               138                       # number of overall misses
system.l2.overall_misses::cpu1.data             10707                       # number of overall misses
system.l2.overall_misses::cpu2.inst               150                       # number of overall misses
system.l2.overall_misses::cpu2.data             11369                       # number of overall misses
system.l2.overall_misses::cpu3.inst                77                       # number of overall misses
system.l2.overall_misses::cpu3.data             10797                       # number of overall misses
system.l2.overall_misses::cpu4.inst               140                       # number of overall misses
system.l2.overall_misses::cpu4.data             10765                       # number of overall misses
system.l2.overall_misses::cpu5.inst                53                       # number of overall misses
system.l2.overall_misses::cpu5.data              9127                       # number of overall misses
system.l2.overall_misses::cpu6.inst                34                       # number of overall misses
system.l2.overall_misses::cpu6.data              9916                       # number of overall misses
system.l2.overall_misses::cpu7.inst                34                       # number of overall misses
system.l2.overall_misses::cpu7.data              9017                       # number of overall misses
system.l2.overall_misses::cpu8.inst               106                       # number of overall misses
system.l2.overall_misses::cpu8.data              9362                       # number of overall misses
system.l2.overall_misses::total                 83181                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17649500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7025000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    547542500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7623500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    582747500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3799500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    551862500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7334500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    550387000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      2824500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data    466408000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1819500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data    505655000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      1780500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data    459476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      5576500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data    478010500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4202671000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       635500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       264500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data       212000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu8.data       530000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1165500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     51152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     19982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     20024000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     20431000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     20096499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     17403000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     19847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     18286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data     17973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     205194999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    567524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    602771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    572293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7334500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    570483499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      2824500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    483811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    525502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      1780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data    477762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      5576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data    495983500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4407865999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17649500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56301500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7025000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    567524500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7623500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    602771500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3799500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    572293500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7334500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    570483499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      2824500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    483811000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1819500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    525502000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      1780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data    477762000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      5576500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data    495983500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4407865999                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            5282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           30873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            4816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           32080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            5118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           30296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            4399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           29140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            5662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           32890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            4140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           33667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            4198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           31262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            3963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data           32808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              291102                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62528                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62528                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        33164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        32087                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        32565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        31845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        35012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        32999                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        32178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        34215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           264066                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        17889                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        17639                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        17433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        17189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        19527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        18389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        18479                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data        18754                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         145299                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data           368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4421                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1125                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             5282                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            31266                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             4816                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            32460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             5118                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            30697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             4399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            29533                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             5662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            33304                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             4140                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            34401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             4198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            31629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             3963                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data            33176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               295523                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1125                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            5282                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           31266                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            4816                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           32460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            5118                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           30697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            4399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           29533                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            5662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           33304                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            4140                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           34401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            4198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           31629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            3963                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data           33176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              295523                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.932203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.616883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.026126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.334791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.031146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.342862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.015045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.343841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.031825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.356520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.009361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.267619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.008213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.283453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.008099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.277429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.026747                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.275055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.272551                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999127                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.999086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.998636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999129                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999832                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999244                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.999744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999855                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.944020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.973684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.947631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.956743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.785024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.508174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.937330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.918478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868808                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.932203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.941333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.026126                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.342449                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.031146                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.350246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.015045                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.351728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.031825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.364508                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.009361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.274051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.008213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.288247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.008099                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.285086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.026747                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.282192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281470                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.932203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.026126                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.342449                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.031146                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.350246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.015045                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.351728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.031825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.364508                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.009361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.274051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.008213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.288247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.008099                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.285086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.026747                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.282192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281470                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53483.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50905.797101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52974.313080                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50823.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52981.861987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49344.155844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52977.104733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 52389.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52977.861199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 53292.452830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52988.866167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 53514.705882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52987.006183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 52367.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52977.747031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52608.490566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52971.021720                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52970.393244                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     3.258030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     3.331657                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     6.060606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     3.201432                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data     1.648317                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data     1.549844                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     2.408693                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data    14.788102                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data     3.040211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data    12.342804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     5.429772                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu8.data    28.260638                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     8.022550                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.759336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53859.838275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 54118.918919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53765.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53448.135638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53547.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53209.115282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53156.976744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53174.556213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53422.285603                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53483.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53164.778093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50905.797101                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53004.996731                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50823.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53018.867095                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49344.155844                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53004.862462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 52389.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52994.286948                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 53292.452830                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 53008.765202                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 53514.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 52995.361033                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 52367.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 52984.584673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52608.490566                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 52978.370006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52991.260011                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53483.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53164.778093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50905.797101                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53004.996731                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50823.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53018.867095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49344.155844                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53004.862462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 52389.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52994.286948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 53292.452830                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 53008.765202                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 53514.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 52995.361033                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 52367.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 52984.584673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52608.490566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 52978.370006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52991.260011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 47                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9089                       # number of writebacks
system.l2.writebacks::total                      9089                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                278                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 278                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                278                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        10332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        10997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        10416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        10388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data         8802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data         9541                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data         8671                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst          101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data         9024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            79062                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        33140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        32059                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        32535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        31816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        34980                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        32954                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        32154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        34197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        263836                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        17886                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        17639                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        17433                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        17176                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        19522                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        18389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        18479                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data        18754                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       145278                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data          338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3841                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         10703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         11367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         10796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst           109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         10764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          9127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          9914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          9015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst           101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data          9362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        10703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        11367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        10796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        10764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         9127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         9914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         9015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data         9362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82903                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13515500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2898500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    418642000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3059000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    445619000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       855500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    422021000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      4457500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    420893000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      2127500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data    356739000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       859000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data    386617500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      1128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data    351355500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      4101000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data    365627000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3204158500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1352495549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1308100278                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   1327749927                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1298428049                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data   1427317972                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data   1344649123                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data   1312124346                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data   1397165436                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10768074680                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    725452324                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    715303334                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    707033835                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    696649317                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    791750789                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    745879732                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    749485170                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    760581839                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   5892136340                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     39111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     15372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     15425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     15707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     15415499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     13360500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     15201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     14007500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data     13771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157371999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13515500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    434014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    461044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       855500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    437728500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      4457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    436308499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      2127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    370099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    401818500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      1128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data    365363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      4101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data    379398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3361530499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13515500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    434014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    461044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       855500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    437728500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      4457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    436308499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      2127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    370099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    401818500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      1128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data    365363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      4101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data    379398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3361530499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.558442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.013442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.334661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.015573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.342799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.004103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.343808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.024778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.356486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.009007                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.267619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.005072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.283393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.006432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.277365                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.025486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.275055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271596                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.999086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.998636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999129                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999832                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999244                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.999744                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999855                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.944020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.973684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.947631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.956743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.785024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.508174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.937330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.918478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868808                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.013442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.342321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.015573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.350185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.004103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.351696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.024778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.364474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.009007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.274051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.005072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.288189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.006432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.285023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.025486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.282192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.013442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.342321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.015573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.350185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.004103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.351696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.024778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.364474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.009007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.274051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.005072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.288189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.006432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.285023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.025486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.282192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280530                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41080.547112                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42360.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40518.970190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40786.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40521.869601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40516.609063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40517.231421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40529.311520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40521.695839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40520.758851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40603.960396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40517.176418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40527.162227                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40811.573597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40802.903334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40809.894790                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40810.537120                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40803.829960                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40803.821175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40807.499720                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40856.374419                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40813.515517                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40559.785531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40552.374511                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40557.209602                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40559.461865                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40556.848120                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40561.190494                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40558.751556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40555.712861                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40557.664202                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40572.095436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41435.309973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41689.189189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 41335.526316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40998.667553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 41109.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 40753.351206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 40719.476744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 40742.603550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40971.621713                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41080.547112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40718.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40550.733439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40786.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40559.866280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40545.433494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40534.048588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40549.961652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40530.411539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40528.341653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40603.960396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40525.315104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40547.754593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41080.547112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40718.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40550.733439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40786.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40559.866280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40545.433494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40534.048588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40549.961652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40530.411539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40528.341653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40603.960396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40525.315104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40547.754593                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               79062                       # Transaction distribution
system.membus.trans_dist::ReadResp              79062                       # Transaction distribution
system.membus.trans_dist::Writeback              9089                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           367749                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         546636                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          409114                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17729                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1512991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1512991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      5887488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5887488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           519868                       # Total snoops (count)
system.membus.snoop_fanout::samples           1025967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1025967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1025967                       # Request fanout histogram
system.membus.reqLayer0.occupancy           752558545                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1024965995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            4634963                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4619665                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        15298                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            62528                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          367979                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        546657                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         914636                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       159816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       159816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           184286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          184286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       810265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       856945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       825631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         8798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       830724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        11324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       844648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         8280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       869856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         8397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       855443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         7926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side       688958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6661117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       105792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       338048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2434752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       308224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2585472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       327552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       281536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       362368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2660288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       264960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      2766912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2530816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side       253632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side      2648128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22915264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5188813                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5956231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17               5956231    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5956231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3092921940                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1692491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7957900                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1102117030                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           7262856                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1179972078                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          7708383                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1133168125                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          6615437                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1145108579                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          8496485                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1135457994                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          6218483                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1187236177                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          6304975                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1173160989                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          5949487                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        885537238                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
