(pcb C:\Pete\Dropbox\Kicad\Topo\Kicad1.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-01-19 BZR 3256)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 828.7 -1226.4 2643.6 -2070.2)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 8)
      (clearance 10.1)
      (clearance 10.1 (type default_smd))
      (clearance 2.5 (type smd_smd))
    )
  )
  (placement
    (component R3
      (place R1 1137.8 -1503.9 front 0 (PN 10K))
      (place R2 1744.1 -1350.4 front 0 (PN 10K))
      (place R3 1137.8 -1307.1 front 180 (PN 10K))
    )
    (component "DIP-6__300"
      (place P1 1027.6 -1870.1 front 270 (PN CONN_6))
    )
    (component SO8E
      (place U1 2503.9 -1346.5 front 270 (PN TL072))
      (place U2 2500 -1700.8 front 270 (PN TL072))
    )
  )
  (library
    (image R3
      (outline (path signal 8  -150 0  -130 0))
      (outline (path signal 8  150 0  130 0))
      (outline (path signal 8  130 0  130 40))
      (outline (path signal 8  130 40  -130 40))
      (outline (path signal 8  -130 40  -130 -40))
      (outline (path signal 8  -130 -40  130 -40))
      (outline (path signal 8  130 -40  130 0))
      (outline (path signal 8  -130 20  -110 40))
      (pin Round[A]Pad_55_mil 1 -150 0)
      (pin Round[A]Pad_55_mil 2 150 0)
    )
    (image "DIP-6__300"
      (outline (path signal 15  -175 100  175 100))
      (outline (path signal 15  175 100  175 -100))
      (outline (path signal 15  175 -100  -175 -100))
      (outline (path signal 15  -175 -100  -175 100))
      (outline (path signal 15  -175 25  -125 25))
      (outline (path signal 15  -125 25  -125 -25))
      (outline (path signal 15  -125 -25  -175 -25))
      (pin Rect[A]Pad_55x55_mil 1 -100 -150)
      (pin Round[A]Pad_55_mil 2 0 -150)
      (pin Round[A]Pad_55_mil 3 100 -150)
      (pin Round[A]Pad_55_mil 4 100 150)
      (pin Round[A]Pad_55_mil 5 0 150)
      (pin Round[A]Pad_55_mil 6 -100 150)
    )
    (image SO8E
      (outline (path signal 5  -105 -70  -105 -75))
      (outline (path signal 5  -105 -75  105 -75))
      (outline (path signal 5  105 75  -105 75))
      (outline (path signal 5  -105 75  -105 -70))
      (outline (path signal 5  -105 20  -85 20))
      (outline (path signal 5  -85 20  -85 -20))
      (outline (path signal 5  -85 -20  -105 -20))
      (outline (path signal 5  105 75  105 -75))
      (pin Rect[T]Pad_20x45_mil 8 -75 105)
      (pin Rect[T]Pad_20x45_mil 1 -75 -105)
      (pin Rect[T]Pad_20x45_mil 7 -25 105)
      (pin Rect[T]Pad_20x45_mil 6 25 105)
      (pin Rect[T]Pad_20x45_mil 5 75 105)
      (pin Rect[T]Pad_20x45_mil 2 -25 -105)
      (pin Rect[T]Pad_20x45_mil 3 25 -105)
      (pin Rect[T]Pad_20x45_mil 4 75 -105)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Rect[T]Pad_20x45_mil
      (shape (rect Front -10 -22.5 10 22.5))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P1-4 P1-5 P1-6 U1-3)
    )
    (net "N-000003"
      (pins P1-3 U2-1 U2-2)
    )
    (net "N-000004"
      (pins R2-1 P1-2)
    )
    (net "N-000005"
      (pins R1-1 P1-1)
    )
    (net "N-000007"
      (pins R3-2 U1-1 U2-3)
    )
    (net "N-000008"
      (pins R1-2 R2-2 R3-1 U1-2)
    )
    (net VCC
      (pins U1-8 U2-8)
    )
    (net VEE
      (pins U1-4 U2-4)
    )
    (class kicad_default "" GND "N-000003" "N-000004" "N-000005" "N-000007"
      "N-000008" VCC VEE
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 8)
        (clearance 10.1)
      )
    )
  )
  (wiring
  )
)
