============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:47 pm
  Module:                 Port_E
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED Setup Check with Pin IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/E->D
           View: view_tt_v1p5_25c
     Startpoint: (F) pinE_i[3]
          Clock: (R) CLK
       Endpoint: (F) IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/D
          Clock: (F) -

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         3     
       Src Latency:+       -      1250     
       Net Latency:+       -      1000 (I) 
           Arrival:=       -      2253     
                                           
             Setup:-     163               
      Launch Clock:-    2253               
       Input Delay:-   10000               
         Data Path:-       0               

Exceptions/Constraints:
  false_path               -              zipped_path_disable_0              
  input_delay            10000            Port_E_constraints_t_line_75_147_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  pinE_i[3]                                              -       -     F     (arrival)      2  4.1    20     0   12253    (-,-) 
  IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/D -       -     F     LAHHDV0        2    -     -     0   12253    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 2: UNCONSTRAINED Setup Check with Pin IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/E->D
           View: view_tt_v1p5_25c
     Startpoint: (R) pinE_i[3]
          Clock: (R) CLK
       Endpoint: (R) IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/D
          Clock: (F) -

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         4     
       Src Latency:+       -      1250     
       Net Latency:+       -      1000 (I) 
           Arrival:=       -      2254     
                                           
             Setup:-     -79               
      Launch Clock:-    2254               
       Input Delay:-   10000               
         Data Path:-       0               

Exceptions/Constraints:
  false_path               -              zipped_path_disable_0              
  input_delay            10000            Port_E_constraints_t_line_75_147_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  pinE_i[3]                                              -       -     R     (arrival)      2  4.1    22     0   12254    (-,-) 
  IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/D -       -     R     LAHHDV0        2    -     -     0   12254    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 3: UNCONSTRAINED
           View: view_tt_v1p5_25c
     Startpoint: (R) ireset
       Endpoint: (R) IO_Port_E_inst/rg_md_ddrx_inst/rg_current_reg[0]/RDN

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#-----------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  ireset                                               (a)     -     R     (arrival)      8  0.0    16     0       0    (-,-) 
  IO_Port_E_inst/rg_md_ddrx_inst/rg_current_reg[0]/RDN -       -     R     EDRNQHDV0      8    -     -     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: UNCONSTRAINED
           View: view_tt_v1p5_25c
     Startpoint: (F) ireset
       Endpoint: (F) IO_Port_E_inst/rg_md_ddrx_inst/rg_current_reg[0]/RDN

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#-----------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  ireset                                               (a)     -     F     (arrival)      8  0.0    17     0       0    (-,-) 
  IO_Port_E_inst/rg_md_ddrx_inst/rg_current_reg[0]/RDN -       -     F     EDRNQHDV0      8    -     -     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: UNCONSTRAINED
           View: view_tt_v1p5_25c
     Startpoint: (R) cp2
       Endpoint: (R) IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/E

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cp2                                                    (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  IO_Port_E_inst/synchronizer_pinx_inst/d_latch_reg[3]/E -       -     R     LAHHDV0       16    -     -     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.

