$comment
	File created using the following command:
		vcd file assignment1.msim.vcd -direction
$end
$date
	Thu Oct 29 20:57:46 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Register_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " CLR $end
$var reg 1 # D1 $end
$var reg 1 $ D2 $end
$var reg 1 % D3 $end
$var reg 1 & D4 $end
$var reg 1 ' PRN $end
$var wire 1 ( Q1 $end
$var wire 1 ) Q2 $end
$var wire 1 * Q3 $end
$var wire 1 + Q4 $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Clk~combout $end
$var wire 1 3 D1~combout $end
$var wire 1 4 CLR~combout $end
$var wire 1 5 PRN~combout $end
$var wire 1 6 inst~regout $end
$var wire 1 7 D2~combout $end
$var wire 1 8 inst2~regout $end
$var wire 1 9 D3~combout $end
$var wire 1 : inst3~regout $end
$var wire 1 ; D4~combout $end
$var wire 1 < inst4~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
1&
0'
1(
1)
1*
1+
0,
1-
x.
1/
10
11
02
13
14
05
16
17
18
09
1:
1;
1<
$end
#300000
1!
12
#600000
0!
02
#900000
1!
12
