$date
	Sat Oct 22 22:30:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#884579
b1010 !
1"
#884582
b1010 &
b1010 %
1$
#884583
0"
#884586
b101 &
b101 %
#884590
b10000 &
b10000 %
#884594
b1000 &
b1000 %
#884598
b100 &
b100 %
#884602
b10 &
b10 %
#884606
b1 &
1#
b1 %
#884610
b0 &
b0 %
0#
0$
#1848677
b10001 !
1"
#1848678
b10001 &
b10001 %
1$
#1848679
0"
#1848682
b110100 &
b110100 %
#1848686
b11010 &
b11010 %
#1848690
b1101 &
b1101 %
#1848694
b101000 &
b101000 %
#1848698
b10100 &
b10100 %
#1848702
b1010 &
b1010 %
#1848706
b101 &
b101 %
#1848710
b10000 &
b10000 %
#1848714
b1000 &
b1000 %
#1848718
b100 &
b100 %
#1848722
b10 &
b10 %
#1848726
b1 &
1#
b1 %
#1848730
b0 &
b0 %
0#
0$
#2801528
1"
#2801530
b10001 &
b10001 %
1$
#2801531
0"
#2801534
b110100 &
b110100 %
#2801538
b11010 &
b11010 %
#2801542
b1101 &
b1101 %
#2801546
b101000 &
b101000 %
#2801550
b10100 &
b10100 %
#2801554
b1010 &
b1010 %
#2801558
b101 &
b101 %
#2801562
b10000 &
b10000 %
#2801566
b1000 &
b1000 %
#2801570
b100 &
b100 %
#2801574
b10 &
b10 %
#2801578
b1 &
b1 %
1#
#2801582
b0 &
0#
b0 %
0$
#4500012
