Loading plugins phase: Elapsed time ==> 0s.197ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -d CY8C5888LTQ-LP097 -s D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.710ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 25 19:48:45 2025


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 25 19:48:45 2025

Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
Design01.v (line 732, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 25 19:48:45 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 25 19:48:46 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\JOYSTICK_ADC_XY:SAR:Net_221\
	\JOYSTICK_ADC_XY:SAR:Net_383\
	\JOYSTICK_ADC_XY:bSAR_SEQ:sw_soc\
	\JOYSTICK_ADC_XY:soc_out\
	\JOYSTICK_ADC_XY:Net_3905\
	\JOYSTICK_ADC_XY:Net_3867\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xneq\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlte\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgte\
	\JOYSTICK_ADC_XY:MODULE_1:lt\
	\JOYSTICK_ADC_XY:MODULE_1:gt\
	\JOYSTICK_ADC_XY:MODULE_1:gte\
	\JOYSTICK_ADC_XY:MODULE_1:lte\
	\JOYSTICK_ADC_XY:MODULE_1:neq\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_863
	Net_864
	\RGB_PWM_red:PWMUDB:MODULE_2:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_2:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_858
	Net_866
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_902
	Net_903
	\RGB_PWM_green:PWMUDB:MODULE_3:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_3:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_897
	Net_905
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_941
	Net_942
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_4:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_936
	Net_944
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\UART_LOG:BUART:reset_sr\
	Net_965
	Net_960
	\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_956
	\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_9:lt\
	\UART_LOG:BUART:sRX:MODULE_9:eq\
	\UART_LOG:BUART:sRX:MODULE_9:gt\
	\UART_LOG:BUART:sRX:MODULE_9:gte\
	\UART_LOG:BUART:sRX:MODULE_9:lte\

    Synthesized names
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 451 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:SAR:soc\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing zero to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing one to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing Net_4 to \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\
Aliasing \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__JOYSTICK_X_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__JOYSTICK_Y_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:reset\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cmp2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_23\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_22\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_21\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_20\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_19\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_18\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_17\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_16\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_15\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_14\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_13\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_12\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_11\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_10\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_9\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_8\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_7\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:reset\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cmp2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_23\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_22\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_21\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_20\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_19\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_18\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_17\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_16\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_15\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_14\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_13\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_12\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_11\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_10\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_9\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_8\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_7\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_23\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_22\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_21\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_20\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_19\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_18\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_17\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_16\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_15\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_14\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_13\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_12\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_11\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_10\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_9\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_8\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_7\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__RGB_Red_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__RGB_Green_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__RGB_Blue_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:FinalParityType_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:FinalParityType_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:tx_status_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:tx_status_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:tx_status_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN8_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN8_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:rx_status_1\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_6\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_5\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_4\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_3\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_2\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_1\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_0\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__Rx_1_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__Tx_1_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__LED_red_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing tmpOE__WD_Button_net_0 to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\ to \JOYSTICK_ADC_XY:MODIN1_5\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\ to \JOYSTICK_ADC_XY:MODIN1_4\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\ to \JOYSTICK_ADC_XY:MODIN1_3\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\ to \JOYSTICK_ADC_XY:MODIN1_2\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\ to \JOYSTICK_ADC_XY:MODIN1_1\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\ to \JOYSTICK_ADC_XY:MODIN1_0\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\
Aliasing \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ to \RGB_PWM_blue:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Aliasing \UART_LOG:BUART:reset_reg\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to \JOYSTICK_ADC_XY:SAR:vp_ctl_0\
Removing Lhs of wire \JOYSTICK_ADC_XY:cmp_vv_vv_MODGEN_1\[2] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[339]
Removing Rhs of wire \JOYSTICK_ADC_XY:clock\[3] = \JOYSTICK_ADC_XY:Net_3874\[239]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_5\[5] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_5\[206]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_4\[7] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_4\[207]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_3\[9] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_3\[208]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_2\[11] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_2\[209]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_1\[13] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_1\[210]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_0\[15] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_0\[211]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_2\[150] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_1\[151] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_3\[152] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_1\[153] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_3\[154] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_0\[155] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_2\[156] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:Net_188\[157] = \JOYSTICK_ADC_XY:clock\[3]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:soc\[163] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Rhs of wire zero[164] = \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[149]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:enable\[195] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_0\[196]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\[197] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_1\[198]
Removing Rhs of wire one[204] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\[0]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\[212] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\[213] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\[214] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\[215] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\[216] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\[217] = zero[164]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\[218] = zero[164]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[219] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\[220]
Removing Rhs of wire Net_4[227] = \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[219]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_5\[250] = \JOYSTICK_ADC_XY:MODIN1_5\[251]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_5\[251] = \JOYSTICK_ADC_XY:ch_addr_5\[5]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_4\[252] = \JOYSTICK_ADC_XY:MODIN1_4\[253]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_4\[253] = \JOYSTICK_ADC_XY:ch_addr_4\[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_3\[254] = \JOYSTICK_ADC_XY:MODIN1_3\[255]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_3\[255] = \JOYSTICK_ADC_XY:ch_addr_3\[9]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_2\[256] = \JOYSTICK_ADC_XY:MODIN1_2\[257]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_2\[257] = \JOYSTICK_ADC_XY:ch_addr_2\[11]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_1\[258] = \JOYSTICK_ADC_XY:MODIN1_1\[259]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_1\[259] = \JOYSTICK_ADC_XY:ch_addr_1\[13]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_0\[260] = \JOYSTICK_ADC_XY:MODIN1_0\[261]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_0\[261] = \JOYSTICK_ADC_XY:ch_addr_0\[15]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_5\[262] = \JOYSTICK_ADC_XY:MODIN2_5\[263]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_5\[263] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[4]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_4\[264] = \JOYSTICK_ADC_XY:MODIN2_4\[265]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_4\[265] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[6]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_3\[266] = \JOYSTICK_ADC_XY:MODIN2_3\[267]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_3\[267] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[8]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_2\[268] = \JOYSTICK_ADC_XY:MODIN2_2\[269]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_2\[269] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[10]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_1\[270] = \JOYSTICK_ADC_XY:MODIN2_1\[271]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_1\[271] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[12]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_0\[272] = \JOYSTICK_ADC_XY:MODIN2_0\[273]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_0\[273] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[14]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_5\[274] = \JOYSTICK_ADC_XY:ch_addr_5\[5]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_4\[275] = \JOYSTICK_ADC_XY:ch_addr_4\[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_3\[276] = \JOYSTICK_ADC_XY:ch_addr_3\[9]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_2\[277] = \JOYSTICK_ADC_XY:ch_addr_2\[11]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_1\[278] = \JOYSTICK_ADC_XY:ch_addr_1\[13]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_0\[279] = \JOYSTICK_ADC_XY:ch_addr_0\[15]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_5\[280] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[4]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_4\[281] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[6]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_3\[282] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[8]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_2\[283] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[10]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_1\[284] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[12]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_0\[285] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[14]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_5\[286] = \JOYSTICK_ADC_XY:ch_addr_5\[5]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_4\[287] = \JOYSTICK_ADC_XY:ch_addr_4\[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_3\[288] = \JOYSTICK_ADC_XY:ch_addr_3\[9]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_2\[289] = \JOYSTICK_ADC_XY:ch_addr_2\[11]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_1\[290] = \JOYSTICK_ADC_XY:ch_addr_1\[13]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_0\[291] = \JOYSTICK_ADC_XY:ch_addr_0\[15]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_5\[292] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[4]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_4\[293] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[6]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_3\[294] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[8]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_2\[295] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[10]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_1\[296] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[12]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_0\[297] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[14]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\[304] = one[204]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_0\[305] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\[303]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eqi_0\[311] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\[310]
Removing Rhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[339] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_1\[312]
Removing Lhs of wire tmpOE__JOYSTICK_X_net_0[351] = one[204]
Removing Lhs of wire tmpOE__JOYSTICK_Y_net_0[357] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[376] = \RGB_PWM_red:PWMUDB:control_7\[368]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[386] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[387] = \RGB_PWM_red:PWMUDB:control_7\[368]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[391] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[393] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[394] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[395] = \RGB_PWM_red:PWMUDB:runmode_enable\[392]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[399] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[400] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[401] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[402] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[405] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_1\[409] = \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_1\[697]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_2_0\[411] = \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_0\[698]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[412] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[413] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[414] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[415] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[418] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[419] = zero[164]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[420] = \RGB_PWM_red:PWMUDB:final_kill_reg\[434]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[421] = zero[164]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[422] = \RGB_PWM_red:PWMUDB:fifo_full\[441]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[424] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[433]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[425] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[432]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status\[430] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2\[431] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[435] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[436] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[437] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[438] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[439] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[440] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[442] = \RGB_PWM_red:PWMUDB:tc_i\[397]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[443] = \RGB_PWM_red:PWMUDB:runmode_enable\[392]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[444] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[525] = \RGB_PWM_red:PWMUDB:cmp1_less\[496]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[530] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[532] = zero[164]
Removing Rhs of wire \RGB_PWM_red:Net_96\[535] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[527]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[538] = \RGB_PWM_red:PWMUDB:cmp1\[428]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_23\[579] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_22\[580] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_21\[581] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_20\[582] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_19\[583] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_18\[584] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_17\[585] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_16\[586] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_15\[587] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_14\[588] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_13\[589] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_12\[590] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_11\[591] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_10\[592] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_9\[593] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_8\[594] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_7\[595] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_6\[596] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_5\[597] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_4\[598] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_3\[599] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_2\[600] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_1\[601] = \RGB_PWM_red:PWMUDB:MODIN3_1\[602]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN3_1\[602] = \RGB_PWM_red:PWMUDB:dith_count_1\[408]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:a_0\[603] = \RGB_PWM_red:PWMUDB:MODIN3_0\[604]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN3_0\[604] = \RGB_PWM_red:PWMUDB:dith_count_0\[410]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[736] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[737] = one[204]
Removing Rhs of wire Net_967[738] = \RGB_PWM_red:Net_96\[535]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[757] = \RGB_PWM_green:PWMUDB:control_7\[749]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[767] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[768] = \RGB_PWM_green:PWMUDB:control_7\[749]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[772] = one[204]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[774] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[775] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[776] = \RGB_PWM_green:PWMUDB:runmode_enable\[773]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[780] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[781] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[782] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[783] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[786] = one[204]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_1\[790] = \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_1\[1078]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_3_0\[792] = \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_0\[1079]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[793] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[794] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[795] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[796] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[799] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[800] = zero[164]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[801] = \RGB_PWM_green:PWMUDB:final_kill_reg\[815]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[802] = zero[164]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[803] = \RGB_PWM_green:PWMUDB:fifo_full\[822]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[805] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[814]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[806] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[813]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status\[811] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2\[812] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[816] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[817] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[818] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[819] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[820] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[821] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[823] = \RGB_PWM_green:PWMUDB:tc_i\[778]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[824] = \RGB_PWM_green:PWMUDB:runmode_enable\[773]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[825] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[906] = \RGB_PWM_green:PWMUDB:cmp1_less\[877]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[911] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[913] = zero[164]
Removing Rhs of wire \RGB_PWM_green:Net_96\[916] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[908]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[919] = \RGB_PWM_green:PWMUDB:cmp1\[809]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_23\[960] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_22\[961] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_21\[962] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_20\[963] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_19\[964] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_18\[965] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_17\[966] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_16\[967] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_15\[968] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_14\[969] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_13\[970] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_12\[971] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_11\[972] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_10\[973] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_9\[974] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_8\[975] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_7\[976] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_6\[977] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_5\[978] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_4\[979] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_3\[980] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_2\[981] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_1\[982] = \RGB_PWM_green:PWMUDB:MODIN4_1\[983]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN4_1\[983] = \RGB_PWM_green:PWMUDB:dith_count_1\[789]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:a_0\[984] = \RGB_PWM_green:PWMUDB:MODIN4_0\[985]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN4_0\[985] = \RGB_PWM_green:PWMUDB:dith_count_0\[791]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1117] = one[204]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1118] = one[204]
Removing Rhs of wire Net_968[1119] = \RGB_PWM_green:Net_96\[916]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[1138] = \RGB_PWM_blue:PWMUDB:control_7\[1130]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[1148] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[1149] = \RGB_PWM_blue:PWMUDB:control_7\[1130]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[1153] = one[204]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[1155] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[1156] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[1157] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1154]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[1161] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[1162] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[1163] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[1164] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[1167] = one[204]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_1\[1171] = \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_1\[1459]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_4_0\[1173] = \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_0\[1460]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[1174] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[1175] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[1176] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[1177] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[1180] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[1181] = zero[164]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[1182] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[1196]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[1183] = zero[164]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[1184] = \RGB_PWM_blue:PWMUDB:fifo_full\[1203]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[1186] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[1195]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[1187] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[1194]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status\[1192] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2\[1193] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[1197] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[1198] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[1199] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[1200] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[1201] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[1202] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[1204] = \RGB_PWM_blue:PWMUDB:tc_i\[1159]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[1205] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1154]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[1206] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[1287] = \RGB_PWM_blue:PWMUDB:cmp1_less\[1258]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[1292] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[1294] = zero[164]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[1297] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[1289]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[1300] = \RGB_PWM_blue:PWMUDB:cmp1\[1190]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_23\[1341] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_22\[1342] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_21\[1343] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_20\[1344] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_19\[1345] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_18\[1346] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_17\[1347] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_16\[1348] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_15\[1349] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_14\[1350] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_13\[1351] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_12\[1352] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_11\[1353] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_10\[1354] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_9\[1355] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_8\[1356] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_7\[1357] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_6\[1358] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_5\[1359] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_4\[1360] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_3\[1361] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_2\[1362] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_1\[1363] = \RGB_PWM_blue:PWMUDB:MODIN5_1\[1364]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN5_1\[1364] = \RGB_PWM_blue:PWMUDB:dith_count_1\[1170]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:a_0\[1365] = \RGB_PWM_blue:PWMUDB:MODIN5_0\[1366]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN5_0\[1366] = \RGB_PWM_blue:PWMUDB:dith_count_0\[1172]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1498] = one[204]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1499] = one[204]
Removing Rhs of wire Net_969[1500] = \RGB_PWM_blue:Net_96\[1297]
Removing Lhs of wire tmpOE__RGB_Red_net_0[1508] = one[204]
Removing Lhs of wire tmpOE__RGB_Green_net_0[1514] = one[204]
Removing Lhs of wire tmpOE__RGB_Blue_net_0[1520] = one[204]
Removing Lhs of wire \UART_LOG:Net_61\[1527] = \UART_LOG:Net_9\[1526]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[1531] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[1532] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[1533] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[1534] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[1535] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[1536] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[1537] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[1538] = zero[164]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[1550] = \UART_LOG:BUART:tx_bitclk_dp\[1586]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[1596] = \UART_LOG:BUART:tx_counter_dp\[1587]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[1597] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[1598] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[1599] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[1601] = \UART_LOG:BUART:tx_fifo_empty\[1564]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[1603] = \UART_LOG:BUART:tx_fifo_notfull\[1563]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[1663] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1671] = \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1682]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1673] = \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1683]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1674] = \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1699]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1675] = \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1713]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1676] = \UART_LOG:BUART:sRX:s23Poll:MODIN6_1\[1677]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN6_1\[1677] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1678] = \UART_LOG:BUART:sRX:s23Poll:MODIN6_0\[1679]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN6_0\[1679] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1685] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1686] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1687] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\[1688] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1689] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\[1690] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1691] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1692] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1693] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1694] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1695] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1696] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1701] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN8_1\[1702] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1703] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN8_0\[1704] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1705] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1706] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1707] = \UART_LOG:BUART:pollcount_1\[1669]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1708] = \UART_LOG:BUART:pollcount_0\[1672]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1709] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1710] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[1717] = zero[164]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[1718] = \UART_LOG:BUART:rx_parity_error_status\[1719]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[1720] = \UART_LOG:BUART:rx_stop_bit_error\[1721]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_8\[1731] = \UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_0\[1780]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_9\[1735] = \UART_LOG:BUART:sRX:MODULE_9:g1:a0:xneq\[1802]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_6\[1736] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_5\[1737] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_4\[1738] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_3\[1739] = \UART_LOG:BUART:sRX:MODIN9_6\[1740]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN9_6\[1740] = \UART_LOG:BUART:rx_count_6\[1658]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_2\[1741] = \UART_LOG:BUART:sRX:MODIN9_5\[1742]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN9_5\[1742] = \UART_LOG:BUART:rx_count_5\[1659]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_1\[1743] = \UART_LOG:BUART:sRX:MODIN9_4\[1744]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN9_4\[1744] = \UART_LOG:BUART:rx_count_4\[1660]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newa_0\[1745] = \UART_LOG:BUART:sRX:MODIN9_3\[1746]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN9_3\[1746] = \UART_LOG:BUART:rx_count_3\[1661]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_6\[1747] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_5\[1748] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_4\[1749] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_3\[1750] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_2\[1751] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_1\[1752] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:newb_0\[1753] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_6\[1754] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_5\[1755] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_4\[1756] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_3\[1757] = \UART_LOG:BUART:rx_count_6\[1658]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_2\[1758] = \UART_LOG:BUART:rx_count_5\[1659]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_1\[1759] = \UART_LOG:BUART:rx_count_4\[1660]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:dataa_0\[1760] = \UART_LOG:BUART:rx_count_3\[1661]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_6\[1761] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_5\[1762] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_4\[1763] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_3\[1764] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_2\[1765] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_1\[1766] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_8:g2:a0:datab_0\[1767] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:newa_0\[1782] = \UART_LOG:BUART:rx_postpoll\[1617]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:newb_0\[1783] = \UART_LOG:BUART:rx_parity_bit\[1734]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:dataa_0\[1784] = \UART_LOG:BUART:rx_postpoll\[1617]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:datab_0\[1785] = \UART_LOG:BUART:rx_parity_bit\[1734]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[1786] = \UART_LOG:BUART:rx_postpoll\[1617]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[1787] = \UART_LOG:BUART:rx_parity_bit\[1734]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[1789] = one[204]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[1790] = \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1788]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[1791] = \UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1788]
Removing Lhs of wire tmpOE__Rx_1_net_0[1813] = one[204]
Removing Lhs of wire tmpOE__Tx_1_net_0[1818] = one[204]
Removing Lhs of wire tmpOE__LED_red_net_0[1824] = one[204]
Removing Lhs of wire tmpOE__WD_Button_net_0[1830] = one[204]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\[1836] = \JOYSTICK_ADC_XY:ch_addr_5\[5]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\[1837] = \JOYSTICK_ADC_XY:ch_addr_4\[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\[1838] = \JOYSTICK_ADC_XY:ch_addr_3\[9]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\[1839] = \JOYSTICK_ADC_XY:ch_addr_2\[11]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\[1840] = \JOYSTICK_ADC_XY:ch_addr_1\[13]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\[1841] = \JOYSTICK_ADC_XY:ch_addr_0\[15]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\\D\[1906] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\[226]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\\D\[1908] = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\[223]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[1909] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[1910] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[1911] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[1914] = one[204]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[1917] = \RGB_PWM_red:PWMUDB:cmp1\[428]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[1918] = \RGB_PWM_red:PWMUDB:cmp1_status\[429]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[1919] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[1921] = \RGB_PWM_red:PWMUDB:pwm_i\[528]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[1922] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[1923] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[1924] = \RGB_PWM_red:PWMUDB:status_2\[423]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[1925] = one[204]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[1926] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[1927] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[1930] = one[204]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[1933] = \RGB_PWM_green:PWMUDB:cmp1\[809]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[1934] = \RGB_PWM_green:PWMUDB:cmp1_status\[810]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[1935] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[1937] = \RGB_PWM_green:PWMUDB:pwm_i\[909]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[1938] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[1939] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[1940] = \RGB_PWM_green:PWMUDB:status_2\[804]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[1941] = one[204]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[1942] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[1943] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[1946] = one[204]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[1949] = \RGB_PWM_blue:PWMUDB:cmp1\[1190]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[1950] = \RGB_PWM_blue:PWMUDB:cmp1_status\[1191]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[1951] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[1953] = \RGB_PWM_blue:PWMUDB:pwm_i\[1290]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[1954] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[1955] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[1956] = \RGB_PWM_blue:PWMUDB:status_2\[1185]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[1957] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[1972] = \UART_LOG:BUART:rx_bitclk_pre\[1652]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[1981] = \UART_LOG:BUART:rx_parity_error_pre\[1729]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[1982] = zero[164]

------------------------------------------------------
Aliased 0 equations, 439 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_957 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_957 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_957 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_957 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_957 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 125 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[446] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[707] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[717] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[727] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[827] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1088] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1098] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1108] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[1208] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1469] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1479] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1489] = zero[164]
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[1616] = \UART_LOG:BUART:rx_bitclk\[1664]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[1715] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[1724] = zero[164]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[1912] = \RGB_PWM_red:PWMUDB:control_7\[368]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[1920] = zero[164]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[1928] = \RGB_PWM_green:PWMUDB:control_7\[749]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[1936] = zero[164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[1944] = \RGB_PWM_blue:PWMUDB:control_7\[1130]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[1952] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[1964] = \UART_LOG:BUART:tx_ctrl_mark_last\[1607]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[1976] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[1977] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[1979] = zero[164]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[1980] = \UART_LOG:BUART:rx_markspace_pre\[1728]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[1985] = \UART_LOG:BUART:rx_parity_bit\[1734]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_957 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_957 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.160ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 25 May 2025 19:48:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\Second_sem\EAA\Assignment1\Electronic_Gaspedal\Design01.cydsn\Design01.cyprj -d CY8C5888LTQ-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
Assigning clock JOYSTICK_ADC_XY_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_273
    Digital Clock 1: Automatic-assigning  clock 'JOYSTICK_ADC_XY_IntClock'. Fanout=73, Signal=\JOYSTICK_ADC_XY:clock\
    Digital Clock 2: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = JOYSTICK_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => JOYSTICK_X(0)__PA ,
            analog_term => Net_5 ,
            pad => JOYSTICK_X(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = JOYSTICK_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => JOYSTICK_Y(0)__PA ,
            analog_term => Net_6 ,
            pad => JOYSTICK_Y(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = RGB_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Red(0)__PA ,
            pin_input => Net_967 ,
            pad => RGB_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Green(0)__PA ,
            pin_input => Net_968 ,
            pad => RGB_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Blue(0)__PA ,
            pin_input => Net_969 ,
            pad => RGB_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_957 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_961 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WD_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WD_Button(0)__PA ,
            pad => WD_Button(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_961, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_961 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_957 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4 (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_967, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_967 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_968, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_968 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_969, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_969 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_957
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_957 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_957 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_957
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_957 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_957 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_957
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_957
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            status_0 => Net_4 ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \JOYSTICK_ADC_XY:nrq\ ,
            out => \JOYSTICK_ADC_XY:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
            control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
            control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
            control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
            control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
            control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
            control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_273 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_273 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_273 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
            count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
            count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
            count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
            count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
            count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
            count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
            count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
            tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_974 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  115 :   77 :  192 : 59.90 %
  Unique P-terms              :  147 :  237 :  384 : 38.28 %
  Total P-terms               :  156 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.358ms
Tech Mapping phase: Elapsed time ==> 0s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_8" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_9" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_11" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_13" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_14" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_16" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_18" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_19" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_21" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_23" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_24" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_26" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_28" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_29" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_31" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_33" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_34" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_36" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_38" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_39" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_41" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_43" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_44" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_46" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_48" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_49" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_51" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_53" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_54" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_56" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_58" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_59" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_61" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_63" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_64" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_66" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_68" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_69" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_71" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_73" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_74" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_76" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_78" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_79" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_81" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_83" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_84" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_85" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_86" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_87" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_88" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_89" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_90" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_91" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_92" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_93" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_94" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_95" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_96" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_97" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_98" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_99" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : JOYSTICK_X(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : JOYSTICK_Y(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_Green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_Red(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : WD_Button(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : JOYSTICK_X(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : JOYSTICK_Y(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_Green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_Red(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : WD_Button(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 1s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \JOYSTICK_ADC_XY:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_5 {
    p0_0
  }
  Net: Net_6 {
    p0_1
  }
  Net: Net_8 {
  }
  Net: Net_9 {
  }
  Net: Net_11 {
  }
  Net: Net_13 {
  }
  Net: Net_14 {
  }
  Net: Net_16 {
  }
  Net: Net_18 {
  }
  Net: Net_19 {
  }
  Net: Net_21 {
  }
  Net: Net_23 {
  }
  Net: Net_24 {
  }
  Net: Net_26 {
  }
  Net: Net_28 {
  }
  Net: Net_29 {
  }
  Net: Net_31 {
  }
  Net: Net_33 {
  }
  Net: Net_34 {
  }
  Net: Net_36 {
  }
  Net: Net_38 {
  }
  Net: Net_39 {
  }
  Net: Net_41 {
  }
  Net: Net_43 {
  }
  Net: Net_44 {
  }
  Net: Net_46 {
  }
  Net: Net_48 {
  }
  Net: Net_49 {
  }
  Net: Net_51 {
  }
  Net: Net_53 {
  }
  Net: Net_54 {
  }
  Net: Net_56 {
  }
  Net: Net_58 {
  }
  Net: Net_59 {
  }
  Net: Net_61 {
  }
  Net: Net_63 {
  }
  Net: Net_64 {
  }
  Net: Net_66 {
  }
  Net: Net_68 {
  }
  Net: Net_69 {
  }
  Net: Net_71 {
  }
  Net: Net_73 {
  }
  Net: Net_74 {
  }
  Net: Net_76 {
  }
  Net: Net_78 {
  }
  Net: Net_79 {
  }
  Net: Net_81 {
  }
  Net: Net_83 {
  }
  Net: Net_84 {
  }
  Net: Net_85 {
  }
  Net: Net_86 {
  }
  Net: Net_87 {
  }
  Net: Net_88 {
  }
  Net: Net_89 {
  }
  Net: Net_90 {
  }
  Net: Net_91 {
  }
  Net: Net_92 {
  }
  Net: Net_93 {
  }
  Net: Net_94 {
  }
  Net: Net_95 {
  }
  Net: Net_96 {
  }
  Net: Net_97 {
  }
  Net: Net_98 {
  }
  Net: Net_99 {
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_209\ {
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\ {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    p0_1
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_0_vminus                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref                                       -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vplus                                      -> \JOYSTICK_ADC_XY:Net_2803\
  p0_0                                             -> Net_5
  p0_1                                             -> Net_6
  agl5_x_sar_0_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5_x_p0_1                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
}
Mux Info {
  Mux: \JOYSTICK_ADC_XY:AMuxHw_2\ {
     Mouth: \JOYSTICK_ADC_XY:Net_2803\
     Guts:  AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_5
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_6
      Outer: agl5_x_p0_1
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_8
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_9
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_11
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_13
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_14
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_16
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_18
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_19
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_21
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_23
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_24
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_26
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_28
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_29
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_31
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_33
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_34
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_36
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_38
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_39
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_41
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_43
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_44
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_46
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_48
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_49
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_51
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_53
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_54
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_56
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_58
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_59
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_61
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_63
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_64
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_66
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_68
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_69
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_71
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_73
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_74
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_76
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_78
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_79
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_81
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_83
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_84
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_85
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_86
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_87
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_88
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_89
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_90
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_91
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_92
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_93
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_94
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_95
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_96
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_97
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_98
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_99
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.07
                   Pterms :            3.45
               Macrocells :            2.61
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       8.86 :       5.23
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_961, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_961 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_967, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_967 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_969, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_969 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_273 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_968, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_968 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_273 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_957 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_957 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_957 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_957 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_957
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_957
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_957
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_957
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
        control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
        control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
        control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
        control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
        control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
        control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_957 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \JOYSTICK_ADC_XY:nrq\ ,
        out => \JOYSTICK_ADC_XY:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_273 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
        count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
        count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
        count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
        count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
        count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
        count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
        count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
        tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }
}

statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        status_0 => Net_4 ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_974 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =WD_Button
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_974 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = JOYSTICK_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => JOYSTICK_X(0)__PA ,
        analog_term => Net_5 ,
        pad => JOYSTICK_X(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = JOYSTICK_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => JOYSTICK_Y(0)__PA ,
        analog_term => Net_6 ,
        pad => JOYSTICK_Y(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = WD_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WD_Button(0)__PA ,
        pad => WD_Button(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = RGB_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Blue(0)__PA ,
        pin_input => Net_969 ,
        pad => RGB_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Green(0)__PA ,
        pin_input => Net_968 ,
        pad => RGB_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Red(0)__PA ,
        pin_input => Net_967 ,
        pad => RGB_Red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_957 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_961 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_273 ,
            dclk_0 => Net_273_local ,
            dclk_glb_1 => \JOYSTICK_ADC_XY:clock\ ,
            dclk_1 => \JOYSTICK_ADC_XY:clock_local\ ,
            dclk_glb_2 => \UART_LOG:Net_9\ ,
            dclk_2 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \JOYSTICK_ADC_XY:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\JOYSTICK_ADC_XY:SAR:ADC_SAR\
        PORT MAP (
            vplus => \JOYSTICK_ADC_XY:Net_2803\ ,
            vminus => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            ext_pin => \JOYSTICK_ADC_XY:SAR:Net_209\ ,
            vrefhi_out => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            vref => \JOYSTICK_ADC_XY:SAR:Net_235\ ,
            clk_udb => \JOYSTICK_ADC_XY:clock_local\ ,
            irq => \JOYSTICK_ADC_XY:SAR:Net_252\ ,
            next => Net_3 ,
            data_out_udb_11 => \JOYSTICK_ADC_XY:SAR:Net_207_11\ ,
            data_out_udb_10 => \JOYSTICK_ADC_XY:SAR:Net_207_10\ ,
            data_out_udb_9 => \JOYSTICK_ADC_XY:SAR:Net_207_9\ ,
            data_out_udb_8 => \JOYSTICK_ADC_XY:SAR:Net_207_8\ ,
            data_out_udb_7 => \JOYSTICK_ADC_XY:SAR:Net_207_7\ ,
            data_out_udb_6 => \JOYSTICK_ADC_XY:SAR:Net_207_6\ ,
            data_out_udb_5 => \JOYSTICK_ADC_XY:SAR:Net_207_5\ ,
            data_out_udb_4 => \JOYSTICK_ADC_XY:SAR:Net_207_4\ ,
            data_out_udb_3 => \JOYSTICK_ADC_XY:SAR:Net_207_3\ ,
            data_out_udb_2 => \JOYSTICK_ADC_XY:SAR:Net_207_2\ ,
            data_out_udb_1 => \JOYSTICK_ADC_XY:SAR:Net_207_1\ ,
            data_out_udb_0 => \JOYSTICK_ADC_XY:SAR:Net_207_0\ ,
            eof_udb => \JOYSTICK_ADC_XY:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\JOYSTICK_ADC_XY:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_99 ,
            muxin_62 => Net_98 ,
            muxin_61 => Net_97 ,
            muxin_60 => Net_96 ,
            muxin_59 => Net_95 ,
            muxin_58 => Net_94 ,
            muxin_57 => Net_93 ,
            muxin_56 => Net_92 ,
            muxin_55 => Net_91 ,
            muxin_54 => Net_90 ,
            muxin_53 => Net_89 ,
            muxin_52 => Net_88 ,
            muxin_51 => Net_87 ,
            muxin_50 => Net_86 ,
            muxin_49 => Net_85 ,
            muxin_48 => Net_84 ,
            muxin_47 => Net_83 ,
            muxin_46 => Net_81 ,
            muxin_45 => Net_79 ,
            muxin_44 => Net_78 ,
            muxin_43 => Net_76 ,
            muxin_42 => Net_74 ,
            muxin_41 => Net_73 ,
            muxin_40 => Net_71 ,
            muxin_39 => Net_69 ,
            muxin_38 => Net_68 ,
            muxin_37 => Net_66 ,
            muxin_36 => Net_64 ,
            muxin_35 => Net_63 ,
            muxin_34 => Net_61 ,
            muxin_33 => Net_59 ,
            muxin_32 => Net_58 ,
            muxin_31 => Net_56 ,
            muxin_30 => Net_54 ,
            muxin_29 => Net_53 ,
            muxin_28 => Net_51 ,
            muxin_27 => Net_49 ,
            muxin_26 => Net_48 ,
            muxin_25 => Net_46 ,
            muxin_24 => Net_44 ,
            muxin_23 => Net_43 ,
            muxin_22 => Net_41 ,
            muxin_21 => Net_39 ,
            muxin_20 => Net_38 ,
            muxin_19 => Net_36 ,
            muxin_18 => Net_34 ,
            muxin_17 => Net_33 ,
            muxin_16 => Net_31 ,
            muxin_15 => Net_29 ,
            muxin_14 => Net_28 ,
            muxin_13 => Net_26 ,
            muxin_12 => Net_24 ,
            muxin_11 => Net_23 ,
            muxin_10 => Net_21 ,
            muxin_9 => Net_19 ,
            muxin_8 => Net_18 ,
            muxin_7 => Net_16 ,
            muxin_6 => Net_14 ,
            muxin_5 => Net_13 ,
            muxin_4 => Net_11 ,
            muxin_3 => Net_9 ,
            muxin_2 => Net_8 ,
            muxin_1 => Net_6 ,
            muxin_0 => Net_5 ,
            hw_ctrl_en_63 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ ,
            vout => \JOYSTICK_ADC_XY:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+----------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | JOYSTICK_X(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_5)
     |   1 |     * |      NONE |      HI_Z_ANALOG | JOYSTICK_Y(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_6)
     |   3 |     * |    RISING |     HI_Z_DIGITAL |  WD_Button(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    LED_red(0) | 
-----+-----+-------+-----------+------------------+---------------+----------------------------------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |   RGB_Blue(0) | In(Net_969)
     |   4 |     * |      NONE |         CMOS_OUT |  RGB_Green(0) | In(Net_968)
     |   5 |     * |      NONE |         CMOS_OUT |    RGB_Red(0) | In(Net_967)
-----+-----+-------+-----------+------------------+---------------+----------------------------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |       Rx_1(0) | FB(Net_957)
     |   7 |     * |      NONE |         CMOS_OUT |       Tx_1(0) | In(Net_961)
-----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.084ms
Digital Placement phase: Elapsed time ==> 3s.378ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.750ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.432ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.441ms
API generation phase: Elapsed time ==> 1s.504ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.001ms
