{
  "module_name": "pfc-sh7786.c",
  "hash_id": "73fff4a9a9e522c07a340a998ba5daaf69d97dc9c24ddfd0fbe959dd67c513c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7786.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <cpu/sh7786.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA,\n\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA,\n\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA,\n\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA,\n\tPE7_DATA, PE6_DATA,\n\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA,\n\tPG7_DATA, PG6_DATA, PG5_DATA,\n\tPH7_DATA, PH6_DATA, PH5_DATA, PH4_DATA,\n\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA,\n\tPJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,\n\tPJ3_DATA, PJ2_DATA, PJ1_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPA7_IN, PA6_IN, PA5_IN, PA4_IN,\n\tPA3_IN, PA2_IN, PA1_IN, PA0_IN,\n\tPB7_IN, PB6_IN, PB5_IN, PB4_IN,\n\tPB3_IN, PB2_IN, PB1_IN, PB0_IN,\n\tPC7_IN, PC6_IN, PC5_IN, PC4_IN,\n\tPC3_IN, PC2_IN, PC1_IN, PC0_IN,\n\tPD7_IN, PD6_IN, PD5_IN, PD4_IN,\n\tPD3_IN, PD2_IN, PD1_IN, PD0_IN,\n\tPE7_IN, PE6_IN,\n\tPF7_IN, PF6_IN, PF5_IN, PF4_IN,\n\tPF3_IN, PF2_IN, PF1_IN, PF0_IN,\n\tPG7_IN, PG6_IN, PG5_IN,\n\tPH7_IN, PH6_IN, PH5_IN, PH4_IN,\n\tPH3_IN, PH2_IN, PH1_IN, PH0_IN,\n\tPJ7_IN, PJ6_IN, PJ5_IN, PJ4_IN,\n\tPJ3_IN, PJ2_IN, PJ1_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPA7_OUT, PA6_OUT, PA5_OUT, PA4_OUT,\n\tPA3_OUT, PA2_OUT, PA1_OUT, PA0_OUT,\n\tPB7_OUT, PB6_OUT, PB5_OUT, PB4_OUT,\n\tPB3_OUT, PB2_OUT, PB1_OUT, PB0_OUT,\n\tPC7_OUT, PC6_OUT, PC5_OUT, PC4_OUT,\n\tPC3_OUT, PC2_OUT, PC1_OUT, PC0_OUT,\n\tPD7_OUT, PD6_OUT, PD5_OUT, PD4_OUT,\n\tPD3_OUT, PD2_OUT, PD1_OUT, PD0_OUT,\n\tPE7_OUT, PE6_OUT,\n\tPF7_OUT, PF6_OUT, PF5_OUT, PF4_OUT,\n\tPF3_OUT, PF2_OUT, PF1_OUT, PF0_OUT,\n\tPG7_OUT, PG6_OUT, PG5_OUT,\n\tPH7_OUT, PH6_OUT, PH5_OUT, PH4_OUT,\n\tPH3_OUT, PH2_OUT, PH1_OUT, PH0_OUT,\n\tPJ7_OUT, PJ6_OUT, PJ5_OUT, PJ4_OUT,\n\tPJ3_OUT, PJ2_OUT, PJ1_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPA7_FN, PA6_FN, PA5_FN, PA4_FN,\n\tPA3_FN, PA2_FN, PA1_FN, PA0_FN,\n\tPB7_FN, PB6_FN, PB5_FN, PB4_FN,\n\tPB3_FN, PB2_FN, PB1_FN, PB0_FN,\n\tPC7_FN, PC6_FN, PC5_FN, PC4_FN,\n\tPC3_FN, PC2_FN, PC1_FN, PC0_FN,\n\tPD7_FN, PD6_FN, PD5_FN, PD4_FN,\n\tPD3_FN, PD2_FN, PD1_FN, PD0_FN,\n\tPE7_FN, PE6_FN,\n\tPF7_FN, PF6_FN, PF5_FN, PF4_FN,\n\tPF3_FN, PF2_FN, PF1_FN, PF0_FN,\n\tPG7_FN, PG6_FN, PG5_FN,\n\tPH7_FN, PH6_FN, PH5_FN, PH4_FN,\n\tPH3_FN, PH2_FN, PH1_FN, PH0_FN,\n\tPJ7_FN, PJ6_FN, PJ5_FN, PJ4_FN,\n\tPJ3_FN, PJ2_FN, PJ1_FN,\n\tP1MSEL14_0, P1MSEL14_1,\n\tP1MSEL13_0, P1MSEL13_1,\n\tP1MSEL12_0, P1MSEL12_1,\n\tP1MSEL11_0, P1MSEL11_1,\n\tP1MSEL10_0, P1MSEL10_1,\n\tP1MSEL9_0, P1MSEL9_1,\n\tP1MSEL8_0, P1MSEL8_1,\n\tP1MSEL7_0, P1MSEL7_1,\n\tP1MSEL6_0, P1MSEL6_1,\n\tP1MSEL5_0, P1MSEL5_1,\n\tP1MSEL4_0, P1MSEL4_1,\n\tP1MSEL3_0, P1MSEL3_1,\n\tP1MSEL2_0, P1MSEL2_1,\n\tP1MSEL1_0, P1MSEL1_1,\n\tP1MSEL0_0, P1MSEL0_1,\n\n\tP2MSEL15_0, P2MSEL15_1,\n\tP2MSEL14_0, P2MSEL14_1,\n\tP2MSEL13_0, P2MSEL13_1,\n\tP2MSEL12_0, P2MSEL12_1,\n\tP2MSEL11_0, P2MSEL11_1,\n\tP2MSEL10_0, P2MSEL10_1,\n\tP2MSEL9_0, P2MSEL9_1,\n\tP2MSEL8_0, P2MSEL8_1,\n\tP2MSEL7_0, P2MSEL7_1,\n\tP2MSEL6_0, P2MSEL6_1,\n\tP2MSEL5_0, P2MSEL5_1,\n\tP2MSEL4_0, P2MSEL4_1,\n\tP2MSEL3_0, P2MSEL3_1,\n\tP2MSEL2_0, P2MSEL2_1,\n\tP2MSEL1_0, P2MSEL1_1,\n\tP2MSEL0_0, P2MSEL0_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tDCLKIN_MARK, DCLKOUT_MARK, ODDF_MARK,\n\tVSYNC_MARK, HSYNC_MARK, CDE_MARK, DISP_MARK,\n\tDR0_MARK, DR1_MARK, DR2_MARK, DR3_MARK, DR4_MARK, DR5_MARK,\n\tDG0_MARK, DG1_MARK, DG2_MARK, DG3_MARK, DG4_MARK, DG5_MARK,\n\tDB0_MARK, DB1_MARK, DB2_MARK, DB3_MARK, DB4_MARK, DB5_MARK,\n\tETH_MAGIC_MARK, ETH_LINK_MARK, ETH_TX_ER_MARK, ETH_TX_EN_MARK,\n\tETH_MDIO_MARK, ETH_RX_CLK_MARK, ETH_MDC_MARK, ETH_COL_MARK,\n\tETH_TX_CLK_MARK, ETH_CRS_MARK, ETH_RX_DV_MARK, ETH_RX_ER_MARK,\n\tETH_TXD3_MARK, ETH_TXD2_MARK, ETH_TXD1_MARK, ETH_TXD0_MARK,\n\tETH_RXD3_MARK, ETH_RXD2_MARK, ETH_RXD1_MARK, ETH_RXD0_MARK,\n\tHSPI_CLK_MARK, HSPI_CS_MARK, HSPI_RX_MARK, HSPI_TX_MARK,\n\tSCIF0_CTS_MARK, SCIF0_RTS_MARK,\n\tSCIF0_SCK_MARK, SCIF0_RXD_MARK, SCIF0_TXD_MARK,\n\tSCIF1_SCK_MARK, SCIF1_RXD_MARK, SCIF1_TXD_MARK,\n\tSCIF3_SCK_MARK, SCIF3_RXD_MARK, SCIF3_TXD_MARK,\n\tSCIF4_SCK_MARK, SCIF4_RXD_MARK, SCIF4_TXD_MARK,\n\tSCIF5_SCK_MARK, SCIF5_RXD_MARK, SCIF5_TXD_MARK,\n\tBREQ_MARK, IOIS16_MARK, CE2B_MARK, CE2A_MARK, BACK_MARK,\n\tFALE_MARK, FRB_MARK, FSTATUS_MARK,\n\tFSE_MARK, FCLE_MARK,\n\tDACK0_MARK, DACK1_MARK, DACK2_MARK, DACK3_MARK,\n\tDREQ0_MARK, DREQ1_MARK, DREQ2_MARK, DREQ3_MARK,\n\tDRAK0_MARK, DRAK1_MARK, DRAK2_MARK, DRAK3_MARK,\n\tUSB_OVC1_MARK, USB_OVC0_MARK,\n\tUSB_PENC1_MARK, USB_PENC0_MARK,\n\tHAC_RES_MARK,\n\tHAC1_SDOUT_MARK, HAC1_SDIN_MARK, HAC1_SYNC_MARK, HAC1_BITCLK_MARK,\n\tHAC0_SDOUT_MARK, HAC0_SDIN_MARK, HAC0_SYNC_MARK, HAC0_BITCLK_MARK,\n\tSSI0_SDATA_MARK, SSI0_SCK_MARK, SSI0_WS_MARK, SSI0_CLK_MARK,\n\tSSI1_SDATA_MARK, SSI1_SCK_MARK, SSI1_WS_MARK, SSI1_CLK_MARK,\n\tSSI2_SDATA_MARK, SSI2_SCK_MARK, SSI2_WS_MARK,\n\tSSI3_SDATA_MARK, SSI3_SCK_MARK, SSI3_WS_MARK,\n\tSDIF1CMD_MARK, SDIF1CD_MARK, SDIF1WP_MARK, SDIF1CLK_MARK,\n\tSDIF1D3_MARK, SDIF1D2_MARK, SDIF1D1_MARK, SDIF1D0_MARK,\n\tSDIF0CMD_MARK, SDIF0CD_MARK, SDIF0WP_MARK, SDIF0CLK_MARK,\n\tSDIF0D3_MARK, SDIF0D2_MARK, SDIF0D1_MARK, SDIF0D0_MARK,\n\tTCLK_MARK,\n\tIRL7_MARK, IRL6_MARK, IRL5_MARK, IRL4_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PA7_DATA, PA7_IN, PA7_OUT),\n\tPINMUX_DATA(PA6_DATA, PA6_IN, PA6_OUT),\n\tPINMUX_DATA(PA5_DATA, PA5_IN, PA5_OUT),\n\tPINMUX_DATA(PA4_DATA, PA4_IN, PA4_OUT),\n\tPINMUX_DATA(PA3_DATA, PA3_IN, PA3_OUT),\n\tPINMUX_DATA(PA2_DATA, PA2_IN, PA2_OUT),\n\tPINMUX_DATA(PA1_DATA, PA1_IN, PA1_OUT),\n\tPINMUX_DATA(PA0_DATA, PA0_IN, PA0_OUT),\n\n\t \n\tPINMUX_DATA(PB7_DATA, PB7_IN, PB7_OUT),\n\tPINMUX_DATA(PB6_DATA, PB6_IN, PB6_OUT),\n\tPINMUX_DATA(PB5_DATA, PB5_IN, PB5_OUT),\n\tPINMUX_DATA(PB4_DATA, PB4_IN, PB4_OUT),\n\tPINMUX_DATA(PB3_DATA, PB3_IN, PB3_OUT),\n\tPINMUX_DATA(PB2_DATA, PB2_IN, PB2_OUT),\n\tPINMUX_DATA(PB1_DATA, PB1_IN, PB1_OUT),\n\tPINMUX_DATA(PB0_DATA, PB0_IN, PB0_OUT),\n\n\t \n\tPINMUX_DATA(PC7_DATA, PC7_IN, PC7_OUT),\n\tPINMUX_DATA(PC6_DATA, PC6_IN, PC6_OUT),\n\tPINMUX_DATA(PC5_DATA, PC5_IN, PC5_OUT),\n\tPINMUX_DATA(PC4_DATA, PC4_IN, PC4_OUT),\n\tPINMUX_DATA(PC3_DATA, PC3_IN, PC3_OUT),\n\tPINMUX_DATA(PC2_DATA, PC2_IN, PC2_OUT),\n\tPINMUX_DATA(PC1_DATA, PC1_IN, PC1_OUT),\n\tPINMUX_DATA(PC0_DATA, PC0_IN, PC0_OUT),\n\n\t \n\tPINMUX_DATA(PD7_DATA, PD7_IN, PD7_OUT),\n\tPINMUX_DATA(PD6_DATA, PD6_IN, PD6_OUT),\n\tPINMUX_DATA(PD5_DATA, PD5_IN, PD5_OUT),\n\tPINMUX_DATA(PD4_DATA, PD4_IN, PD4_OUT),\n\tPINMUX_DATA(PD3_DATA, PD3_IN, PD3_OUT),\n\tPINMUX_DATA(PD2_DATA, PD2_IN, PD2_OUT),\n\tPINMUX_DATA(PD1_DATA, PD1_IN, PD1_OUT),\n\tPINMUX_DATA(PD0_DATA, PD0_IN, PD0_OUT),\n\n\t \n\tPINMUX_DATA(PE7_DATA, PE7_IN, PE7_OUT),\n\tPINMUX_DATA(PE6_DATA, PE6_IN, PE6_OUT),\n\n\t \n\tPINMUX_DATA(PF7_DATA, PF7_IN, PF7_OUT),\n\tPINMUX_DATA(PF6_DATA, PF6_IN, PF6_OUT),\n\tPINMUX_DATA(PF5_DATA, PF5_IN, PF5_OUT),\n\tPINMUX_DATA(PF4_DATA, PF4_IN, PF4_OUT),\n\tPINMUX_DATA(PF3_DATA, PF3_IN, PF3_OUT),\n\tPINMUX_DATA(PF2_DATA, PF2_IN, PF2_OUT),\n\tPINMUX_DATA(PF1_DATA, PF1_IN, PF1_OUT),\n\tPINMUX_DATA(PF0_DATA, PF0_IN, PF0_OUT),\n\n\t \n\tPINMUX_DATA(PG7_DATA, PG7_IN, PG7_OUT),\n\tPINMUX_DATA(PG6_DATA, PG6_IN, PG6_OUT),\n\tPINMUX_DATA(PG5_DATA, PG5_IN, PG5_OUT),\n\n\t \n\tPINMUX_DATA(PH7_DATA, PH7_IN, PH7_OUT),\n\tPINMUX_DATA(PH6_DATA, PH6_IN, PH6_OUT),\n\tPINMUX_DATA(PH5_DATA, PH5_IN, PH5_OUT),\n\tPINMUX_DATA(PH4_DATA, PH4_IN, PH4_OUT),\n\tPINMUX_DATA(PH3_DATA, PH3_IN, PH3_OUT),\n\tPINMUX_DATA(PH2_DATA, PH2_IN, PH2_OUT),\n\tPINMUX_DATA(PH1_DATA, PH1_IN, PH1_OUT),\n\tPINMUX_DATA(PH0_DATA, PH0_IN, PH0_OUT),\n\n\t \n\tPINMUX_DATA(PJ7_DATA, PJ7_IN, PJ7_OUT),\n\tPINMUX_DATA(PJ6_DATA, PJ6_IN, PJ6_OUT),\n\tPINMUX_DATA(PJ5_DATA, PJ5_IN, PJ5_OUT),\n\tPINMUX_DATA(PJ4_DATA, PJ4_IN, PJ4_OUT),\n\tPINMUX_DATA(PJ3_DATA, PJ3_IN, PJ3_OUT),\n\tPINMUX_DATA(PJ2_DATA, PJ2_IN, PJ2_OUT),\n\tPINMUX_DATA(PJ1_DATA, PJ1_IN, PJ1_OUT),\n\n\t \n\tPINMUX_DATA(CDE_MARK,\t\tP1MSEL2_0, PA7_FN),\n\tPINMUX_DATA(DISP_MARK,\t\tP1MSEL2_0, PA6_FN),\n\tPINMUX_DATA(DR5_MARK,\t\tP1MSEL2_0, PA5_FN),\n\tPINMUX_DATA(DR4_MARK,\t\tP1MSEL2_0, PA4_FN),\n\tPINMUX_DATA(DR3_MARK,\t\tP1MSEL2_0, PA3_FN),\n\tPINMUX_DATA(DR2_MARK,\t\tP1MSEL2_0, PA2_FN),\n\tPINMUX_DATA(DR1_MARK,\t\tP1MSEL2_0, PA1_FN),\n\tPINMUX_DATA(DR0_MARK,\t\tP1MSEL2_0, PA0_FN),\n\tPINMUX_DATA(ETH_MAGIC_MARK,\tP1MSEL2_1, PA7_FN),\n\tPINMUX_DATA(ETH_LINK_MARK,\tP1MSEL2_1, PA6_FN),\n\tPINMUX_DATA(ETH_TX_ER_MARK,\tP1MSEL2_1, PA5_FN),\n\tPINMUX_DATA(ETH_TX_EN_MARK,\tP1MSEL2_1, PA4_FN),\n\tPINMUX_DATA(ETH_TXD3_MARK,\tP1MSEL2_1, PA3_FN),\n\tPINMUX_DATA(ETH_TXD2_MARK,\tP1MSEL2_1, PA2_FN),\n\tPINMUX_DATA(ETH_TXD1_MARK,\tP1MSEL2_1, PA1_FN),\n\tPINMUX_DATA(ETH_TXD0_MARK,\tP1MSEL2_1, PA0_FN),\n\n\t \n\tPINMUX_DATA(VSYNC_MARK,\t\tP1MSEL3_0, PB7_FN),\n\tPINMUX_DATA(ODDF_MARK,\t\tP1MSEL3_0, PB6_FN),\n\tPINMUX_DATA(DG5_MARK,\t\tP1MSEL2_0, PB5_FN),\n\tPINMUX_DATA(DG4_MARK,\t\tP1MSEL2_0, PB4_FN),\n\tPINMUX_DATA(DG3_MARK,\t\tP1MSEL2_0, PB3_FN),\n\tPINMUX_DATA(DG2_MARK,\t\tP1MSEL2_0, PB2_FN),\n\tPINMUX_DATA(DG1_MARK,\t\tP1MSEL2_0, PB1_FN),\n\tPINMUX_DATA(DG0_MARK,\t\tP1MSEL2_0, PB0_FN),\n\tPINMUX_DATA(HSPI_CLK_MARK,\tP1MSEL3_1, PB7_FN),\n\tPINMUX_DATA(HSPI_CS_MARK,\tP1MSEL3_1, PB6_FN),\n\tPINMUX_DATA(ETH_MDIO_MARK,\tP1MSEL2_1, PB5_FN),\n\tPINMUX_DATA(ETH_RX_CLK_MARK,\tP1MSEL2_1, PB4_FN),\n\tPINMUX_DATA(ETH_MDC_MARK,\tP1MSEL2_1, PB3_FN),\n\tPINMUX_DATA(ETH_COL_MARK,\tP1MSEL2_1, PB2_FN),\n\tPINMUX_DATA(ETH_TX_CLK_MARK,\tP1MSEL2_1, PB1_FN),\n\tPINMUX_DATA(ETH_CRS_MARK,\tP1MSEL2_1, PB0_FN),\n\n\t \n\tPINMUX_DATA(DCLKIN_MARK,\tP1MSEL3_0, PC7_FN),\n\tPINMUX_DATA(HSYNC_MARK,\t\tP1MSEL3_0, PC6_FN),\n\tPINMUX_DATA(DB5_MARK,\t\tP1MSEL2_0, PC5_FN),\n\tPINMUX_DATA(DB4_MARK,\t\tP1MSEL2_0, PC4_FN),\n\tPINMUX_DATA(DB3_MARK,\t\tP1MSEL2_0, PC3_FN),\n\tPINMUX_DATA(DB2_MARK,\t\tP1MSEL2_0, PC2_FN),\n\tPINMUX_DATA(DB1_MARK,\t\tP1MSEL2_0, PC1_FN),\n\tPINMUX_DATA(DB0_MARK,\t\tP1MSEL2_0, PC0_FN),\n\n\tPINMUX_DATA(HSPI_RX_MARK,\tP1MSEL3_1, PC7_FN),\n\tPINMUX_DATA(HSPI_TX_MARK,\tP1MSEL3_1, PC6_FN),\n\tPINMUX_DATA(ETH_RXD3_MARK,\tP1MSEL2_1, PC5_FN),\n\tPINMUX_DATA(ETH_RXD2_MARK,\tP1MSEL2_1, PC4_FN),\n\tPINMUX_DATA(ETH_RXD1_MARK,\tP1MSEL2_1, PC3_FN),\n\tPINMUX_DATA(ETH_RXD0_MARK,\tP1MSEL2_1, PC2_FN),\n\tPINMUX_DATA(ETH_RX_DV_MARK,\tP1MSEL2_1, PC1_FN),\n\tPINMUX_DATA(ETH_RX_ER_MARK,\tP1MSEL2_1, PC0_FN),\n\n\t \n\tPINMUX_DATA(DCLKOUT_MARK,\tPD7_FN),\n\tPINMUX_DATA(SCIF1_SCK_MARK,\tPD6_FN),\n\tPINMUX_DATA(SCIF1_RXD_MARK,\tPD5_FN),\n\tPINMUX_DATA(SCIF1_TXD_MARK,\tPD4_FN),\n\tPINMUX_DATA(DACK1_MARK,\t\tP1MSEL13_1, P1MSEL12_0, PD3_FN),\n\tPINMUX_DATA(BACK_MARK,\t\tP1MSEL13_0, P1MSEL12_1, PD3_FN),\n\tPINMUX_DATA(FALE_MARK,\t\tP1MSEL13_0, P1MSEL12_0, PD3_FN),\n\tPINMUX_DATA(DACK0_MARK,\t\tP1MSEL14_1, PD2_FN),\n\tPINMUX_DATA(FCLE_MARK,\t\tP1MSEL14_0, PD2_FN),\n\tPINMUX_DATA(DREQ1_MARK,\t\tP1MSEL10_0, P1MSEL9_1, PD1_FN),\n\tPINMUX_DATA(BREQ_MARK,\t\tP1MSEL10_1, P1MSEL9_0, PD1_FN),\n\tPINMUX_DATA(USB_OVC1_MARK,\tP1MSEL10_0, P1MSEL9_0, PD1_FN),\n\tPINMUX_DATA(DREQ0_MARK,\t\tP1MSEL11_1, PD0_FN),\n\tPINMUX_DATA(USB_OVC0_MARK,\tP1MSEL11_0, PD0_FN),\n\n\t \n\tPINMUX_DATA(USB_PENC1_MARK,\tPE7_FN),\n\tPINMUX_DATA(USB_PENC0_MARK,\tPE6_FN),\n\n\t \n\tPINMUX_DATA(HAC1_SDOUT_MARK,\tP2MSEL15_0, P2MSEL14_0, PF7_FN),\n\tPINMUX_DATA(HAC1_SDIN_MARK,\tP2MSEL15_0, P2MSEL14_0, PF6_FN),\n\tPINMUX_DATA(HAC1_SYNC_MARK,\tP2MSEL15_0, P2MSEL14_0, PF5_FN),\n\tPINMUX_DATA(HAC1_BITCLK_MARK,\tP2MSEL15_0, P2MSEL14_0, PF4_FN),\n\tPINMUX_DATA(HAC0_SDOUT_MARK,\tP2MSEL13_0, P2MSEL12_0, PF3_FN),\n\tPINMUX_DATA(HAC0_SDIN_MARK,\tP2MSEL13_0, P2MSEL12_0, PF2_FN),\n\tPINMUX_DATA(HAC0_SYNC_MARK,\tP2MSEL13_0, P2MSEL12_0, PF1_FN),\n\tPINMUX_DATA(HAC0_BITCLK_MARK,\tP2MSEL13_0, P2MSEL12_0, PF0_FN),\n\tPINMUX_DATA(SSI1_SDATA_MARK,\tP2MSEL15_0, P2MSEL14_1, PF7_FN),\n\tPINMUX_DATA(SSI1_SCK_MARK,\tP2MSEL15_0, P2MSEL14_1, PF6_FN),\n\tPINMUX_DATA(SSI1_WS_MARK,\tP2MSEL15_0, P2MSEL14_1, PF5_FN),\n\tPINMUX_DATA(SSI1_CLK_MARK,\tP2MSEL15_0, P2MSEL14_1, PF4_FN),\n\tPINMUX_DATA(SSI0_SDATA_MARK,\tP2MSEL13_0, P2MSEL12_1, PF3_FN),\n\tPINMUX_DATA(SSI0_SCK_MARK,\tP2MSEL13_0, P2MSEL12_1, PF2_FN),\n\tPINMUX_DATA(SSI0_WS_MARK,\tP2MSEL13_0, P2MSEL12_1, PF1_FN),\n\tPINMUX_DATA(SSI0_CLK_MARK,\tP2MSEL13_0, P2MSEL12_1, PF0_FN),\n\tPINMUX_DATA(SDIF1CMD_MARK,\tP2MSEL15_1, P2MSEL14_0, PF7_FN),\n\tPINMUX_DATA(SDIF1CD_MARK,\tP2MSEL15_1, P2MSEL14_0, PF6_FN),\n\tPINMUX_DATA(SDIF1WP_MARK,\tP2MSEL15_1, P2MSEL14_0, PF5_FN),\n\tPINMUX_DATA(SDIF1CLK_MARK,\tP2MSEL15_1, P2MSEL14_0, PF4_FN),\n\tPINMUX_DATA(SDIF1D3_MARK,\tP2MSEL13_1, P2MSEL12_0, PF3_FN),\n\tPINMUX_DATA(SDIF1D2_MARK,\tP2MSEL13_1, P2MSEL12_0, PF2_FN),\n\tPINMUX_DATA(SDIF1D1_MARK,\tP2MSEL13_1, P2MSEL12_0, PF1_FN),\n\tPINMUX_DATA(SDIF1D0_MARK,\tP2MSEL13_1, P2MSEL12_0, PF0_FN),\n\n\t \n\tPINMUX_DATA(SCIF3_SCK_MARK,\tP1MSEL8_0, PG7_FN),\n\tPINMUX_DATA(SSI2_SDATA_MARK,\tP1MSEL8_1, PG7_FN),\n\tPINMUX_DATA(SCIF3_RXD_MARK,\tP1MSEL7_0, P1MSEL6_0, PG6_FN),\n\tPINMUX_DATA(SSI2_SCK_MARK,\tP1MSEL7_1, P1MSEL6_0, PG6_FN),\n\tPINMUX_DATA(TCLK_MARK,\t\tP1MSEL7_0, P1MSEL6_1, PG6_FN),\n\tPINMUX_DATA(SCIF3_TXD_MARK,\tP1MSEL5_0, P1MSEL4_0, PG5_FN),\n\tPINMUX_DATA(SSI2_WS_MARK,\tP1MSEL5_1, P1MSEL4_0, PG5_FN),\n\tPINMUX_DATA(HAC_RES_MARK,\tP1MSEL5_0, P1MSEL4_1, PG5_FN),\n\n\t \n\tPINMUX_DATA(DACK3_MARK,\t\tP2MSEL4_0, PH7_FN),\n\tPINMUX_DATA(SDIF0CMD_MARK,\tP2MSEL4_1, PH7_FN),\n\tPINMUX_DATA(DACK2_MARK,\t\tP2MSEL4_0, PH6_FN),\n\tPINMUX_DATA(SDIF0CD_MARK,\tP2MSEL4_1, PH6_FN),\n\tPINMUX_DATA(DREQ3_MARK,\t\tP2MSEL4_0, PH5_FN),\n\tPINMUX_DATA(SDIF0WP_MARK,\tP2MSEL4_1, PH5_FN),\n\tPINMUX_DATA(DREQ2_MARK,\t\tP2MSEL3_0, P2MSEL2_1, PH4_FN),\n\tPINMUX_DATA(SDIF0CLK_MARK,\tP2MSEL3_1, P2MSEL2_0, PH4_FN),\n\tPINMUX_DATA(SCIF0_CTS_MARK,\tP2MSEL3_0, P2MSEL2_0, PH4_FN),\n\tPINMUX_DATA(SDIF0D3_MARK,\tP2MSEL1_1, P2MSEL0_0, PH3_FN),\n\tPINMUX_DATA(SCIF0_RTS_MARK,\tP2MSEL1_0, P2MSEL0_0, PH3_FN),\n\tPINMUX_DATA(IRL7_MARK,\t\tP2MSEL1_0, P2MSEL0_1, PH3_FN),\n\tPINMUX_DATA(SDIF0D2_MARK,\tP2MSEL1_1, P2MSEL0_0, PH2_FN),\n\tPINMUX_DATA(SCIF0_SCK_MARK,\tP2MSEL1_0, P2MSEL0_0, PH2_FN),\n\tPINMUX_DATA(IRL6_MARK,\t\tP2MSEL1_0, P2MSEL0_1, PH2_FN),\n\tPINMUX_DATA(SDIF0D1_MARK,\tP2MSEL1_1, P2MSEL0_0, PH1_FN),\n\tPINMUX_DATA(SCIF0_RXD_MARK,\tP2MSEL1_0, P2MSEL0_0, PH1_FN),\n\tPINMUX_DATA(IRL5_MARK,\t\tP2MSEL1_0, P2MSEL0_1, PH1_FN),\n\tPINMUX_DATA(SDIF0D0_MARK,\tP2MSEL1_1, P2MSEL0_0, PH0_FN),\n\tPINMUX_DATA(SCIF0_TXD_MARK,\tP2MSEL1_0, P2MSEL0_0, PH0_FN),\n\tPINMUX_DATA(IRL4_MARK,\t\tP2MSEL1_0, P2MSEL0_1, PH0_FN),\n\n\t \n\tPINMUX_DATA(SCIF5_SCK_MARK,\tP2MSEL11_1, PJ7_FN),\n\tPINMUX_DATA(FRB_MARK,\t\tP2MSEL11_0, PJ7_FN),\n\tPINMUX_DATA(SCIF5_RXD_MARK,\tP2MSEL10_0, PJ6_FN),\n\tPINMUX_DATA(IOIS16_MARK,\tP2MSEL10_1, PJ6_FN),\n\tPINMUX_DATA(SCIF5_TXD_MARK,\tP2MSEL10_0, PJ5_FN),\n\tPINMUX_DATA(CE2B_MARK,\t\tP2MSEL10_1, PJ5_FN),\n\tPINMUX_DATA(DRAK3_MARK,\t\tP2MSEL7_0, PJ4_FN),\n\tPINMUX_DATA(CE2A_MARK,\t\tP2MSEL7_1, PJ4_FN),\n\tPINMUX_DATA(SCIF4_SCK_MARK,\tP2MSEL9_0, P2MSEL8_0, PJ3_FN),\n\tPINMUX_DATA(DRAK2_MARK,\t\tP2MSEL9_0, P2MSEL8_1, PJ3_FN),\n\tPINMUX_DATA(SSI3_WS_MARK,\tP2MSEL9_1, P2MSEL8_0, PJ3_FN),\n\tPINMUX_DATA(SCIF4_RXD_MARK,\tP2MSEL6_1, P2MSEL5_0, PJ2_FN),\n\tPINMUX_DATA(DRAK1_MARK,\t\tP2MSEL6_0, P2MSEL5_1, PJ2_FN),\n\tPINMUX_DATA(FSTATUS_MARK,\tP2MSEL6_0, P2MSEL5_0, PJ2_FN),\n\tPINMUX_DATA(SSI3_SDATA_MARK,\tP2MSEL6_1, P2MSEL5_1, PJ2_FN),\n\tPINMUX_DATA(SCIF4_TXD_MARK,\tP2MSEL6_1, P2MSEL5_0, PJ1_FN),\n\tPINMUX_DATA(DRAK0_MARK,\t\tP2MSEL6_0, P2MSEL5_1, PJ1_FN),\n\tPINMUX_DATA(FSE_MARK,\t\tP2MSEL6_0, P2MSEL5_0, PJ1_FN),\n\tPINMUX_DATA(SSI3_SCK_MARK,\tP2MSEL6_1, P2MSEL5_1, PJ1_FN),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PA7),\n\tPINMUX_GPIO(PA6),\n\tPINMUX_GPIO(PA5),\n\tPINMUX_GPIO(PA4),\n\tPINMUX_GPIO(PA3),\n\tPINMUX_GPIO(PA2),\n\tPINMUX_GPIO(PA1),\n\tPINMUX_GPIO(PA0),\n\n\t \n\tPINMUX_GPIO(PB7),\n\tPINMUX_GPIO(PB6),\n\tPINMUX_GPIO(PB5),\n\tPINMUX_GPIO(PB4),\n\tPINMUX_GPIO(PB3),\n\tPINMUX_GPIO(PB2),\n\tPINMUX_GPIO(PB1),\n\tPINMUX_GPIO(PB0),\n\n\t \n\tPINMUX_GPIO(PC7),\n\tPINMUX_GPIO(PC6),\n\tPINMUX_GPIO(PC5),\n\tPINMUX_GPIO(PC4),\n\tPINMUX_GPIO(PC3),\n\tPINMUX_GPIO(PC2),\n\tPINMUX_GPIO(PC1),\n\tPINMUX_GPIO(PC0),\n\n\t \n\tPINMUX_GPIO(PD7),\n\tPINMUX_GPIO(PD6),\n\tPINMUX_GPIO(PD5),\n\tPINMUX_GPIO(PD4),\n\tPINMUX_GPIO(PD3),\n\tPINMUX_GPIO(PD2),\n\tPINMUX_GPIO(PD1),\n\tPINMUX_GPIO(PD0),\n\n\t \n\tPINMUX_GPIO(PE7),\n\tPINMUX_GPIO(PE6),\n\n\t \n\tPINMUX_GPIO(PF7),\n\tPINMUX_GPIO(PF6),\n\tPINMUX_GPIO(PF5),\n\tPINMUX_GPIO(PF4),\n\tPINMUX_GPIO(PF3),\n\tPINMUX_GPIO(PF2),\n\tPINMUX_GPIO(PF1),\n\tPINMUX_GPIO(PF0),\n\n\t \n\tPINMUX_GPIO(PG7),\n\tPINMUX_GPIO(PG6),\n\tPINMUX_GPIO(PG5),\n\n\t \n\tPINMUX_GPIO(PH7),\n\tPINMUX_GPIO(PH6),\n\tPINMUX_GPIO(PH5),\n\tPINMUX_GPIO(PH4),\n\tPINMUX_GPIO(PH3),\n\tPINMUX_GPIO(PH2),\n\tPINMUX_GPIO(PH1),\n\tPINMUX_GPIO(PH0),\n\n\t \n\tPINMUX_GPIO(PJ7),\n\tPINMUX_GPIO(PJ6),\n\tPINMUX_GPIO(PJ5),\n\tPINMUX_GPIO(PJ4),\n\tPINMUX_GPIO(PJ3),\n\tPINMUX_GPIO(PJ2),\n\tPINMUX_GPIO(PJ1),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(CDE),\n\tGPIO_FN(ETH_MAGIC),\n\tGPIO_FN(DISP),\n\tGPIO_FN(ETH_LINK),\n\tGPIO_FN(DR5),\n\tGPIO_FN(ETH_TX_ER),\n\tGPIO_FN(DR4),\n\tGPIO_FN(ETH_TX_EN),\n\tGPIO_FN(DR3),\n\tGPIO_FN(ETH_TXD3),\n\tGPIO_FN(DR2),\n\tGPIO_FN(ETH_TXD2),\n\tGPIO_FN(DR1),\n\tGPIO_FN(ETH_TXD1),\n\tGPIO_FN(DR0),\n\tGPIO_FN(ETH_TXD0),\n\tGPIO_FN(VSYNC),\n\tGPIO_FN(HSPI_CLK),\n\tGPIO_FN(ODDF),\n\tGPIO_FN(HSPI_CS),\n\tGPIO_FN(DG5),\n\tGPIO_FN(ETH_MDIO),\n\tGPIO_FN(DG4),\n\tGPIO_FN(ETH_RX_CLK),\n\tGPIO_FN(DG3),\n\tGPIO_FN(ETH_MDC),\n\tGPIO_FN(DG2),\n\tGPIO_FN(ETH_COL),\n\tGPIO_FN(DG1),\n\tGPIO_FN(ETH_TX_CLK),\n\tGPIO_FN(DG0),\n\tGPIO_FN(ETH_CRS),\n\tGPIO_FN(DCLKIN),\n\tGPIO_FN(HSPI_RX),\n\tGPIO_FN(HSYNC),\n\tGPIO_FN(HSPI_TX),\n\tGPIO_FN(DB5),\n\tGPIO_FN(ETH_RXD3),\n\tGPIO_FN(DB4),\n\tGPIO_FN(ETH_RXD2),\n\tGPIO_FN(DB3),\n\tGPIO_FN(ETH_RXD1),\n\tGPIO_FN(DB2),\n\tGPIO_FN(ETH_RXD0),\n\tGPIO_FN(DB1),\n\tGPIO_FN(ETH_RX_DV),\n\tGPIO_FN(DB0),\n\tGPIO_FN(ETH_RX_ER),\n\tGPIO_FN(DCLKOUT),\n\tGPIO_FN(SCIF1_SCK),\n\tGPIO_FN(SCIF1_RXD),\n\tGPIO_FN(SCIF1_TXD),\n\tGPIO_FN(DACK1),\n\tGPIO_FN(BACK),\n\tGPIO_FN(FALE),\n\tGPIO_FN(DACK0),\n\tGPIO_FN(FCLE),\n\tGPIO_FN(DREQ1),\n\tGPIO_FN(BREQ),\n\tGPIO_FN(USB_OVC1),\n\tGPIO_FN(DREQ0),\n\tGPIO_FN(USB_OVC0),\n\tGPIO_FN(USB_PENC1),\n\tGPIO_FN(USB_PENC0),\n\tGPIO_FN(HAC1_SDOUT),\n\tGPIO_FN(SSI1_SDATA),\n\tGPIO_FN(SDIF1CMD),\n\tGPIO_FN(HAC1_SDIN),\n\tGPIO_FN(SSI1_SCK),\n\tGPIO_FN(SDIF1CD),\n\tGPIO_FN(HAC1_SYNC),\n\tGPIO_FN(SSI1_WS),\n\tGPIO_FN(SDIF1WP),\n\tGPIO_FN(HAC1_BITCLK),\n\tGPIO_FN(SSI1_CLK),\n\tGPIO_FN(SDIF1CLK),\n\tGPIO_FN(HAC0_SDOUT),\n\tGPIO_FN(SSI0_SDATA),\n\tGPIO_FN(SDIF1D3),\n\tGPIO_FN(HAC0_SDIN),\n\tGPIO_FN(SSI0_SCK),\n\tGPIO_FN(SDIF1D2),\n\tGPIO_FN(HAC0_SYNC),\n\tGPIO_FN(SSI0_WS),\n\tGPIO_FN(SDIF1D1),\n\tGPIO_FN(HAC0_BITCLK),\n\tGPIO_FN(SSI0_CLK),\n\tGPIO_FN(SDIF1D0),\n\tGPIO_FN(SCIF3_SCK),\n\tGPIO_FN(SSI2_SDATA),\n\tGPIO_FN(SCIF3_RXD),\n\tGPIO_FN(TCLK),\n\tGPIO_FN(SSI2_SCK),\n\tGPIO_FN(SCIF3_TXD),\n\tGPIO_FN(HAC_RES),\n\tGPIO_FN(SSI2_WS),\n\tGPIO_FN(DACK3),\n\tGPIO_FN(SDIF0CMD),\n\tGPIO_FN(DACK2),\n\tGPIO_FN(SDIF0CD),\n\tGPIO_FN(DREQ3),\n\tGPIO_FN(SDIF0WP),\n\tGPIO_FN(SCIF0_CTS),\n\tGPIO_FN(DREQ2),\n\tGPIO_FN(SDIF0CLK),\n\tGPIO_FN(SCIF0_RTS),\n\tGPIO_FN(IRL7),\n\tGPIO_FN(SDIF0D3),\n\tGPIO_FN(SCIF0_SCK),\n\tGPIO_FN(IRL6),\n\tGPIO_FN(SDIF0D2),\n\tGPIO_FN(SCIF0_RXD),\n\tGPIO_FN(IRL5),\n\tGPIO_FN(SDIF0D1),\n\tGPIO_FN(SCIF0_TXD),\n\tGPIO_FN(IRL4),\n\tGPIO_FN(SDIF0D0),\n\tGPIO_FN(SCIF5_SCK),\n\tGPIO_FN(FRB),\n\tGPIO_FN(SCIF5_RXD),\n\tGPIO_FN(IOIS16),\n\tGPIO_FN(SCIF5_TXD),\n\tGPIO_FN(CE2B),\n\tGPIO_FN(DRAK3),\n\tGPIO_FN(CE2A),\n\tGPIO_FN(SCIF4_SCK),\n\tGPIO_FN(DRAK2),\n\tGPIO_FN(SSI3_WS),\n\tGPIO_FN(SCIF4_RXD),\n\tGPIO_FN(DRAK1),\n\tGPIO_FN(SSI3_SDATA),\n\tGPIO_FN(FSTATUS),\n\tGPIO_FN(SCIF4_TXD),\n\tGPIO_FN(DRAK0),\n\tGPIO_FN(SSI3_SCK),\n\tGPIO_FN(FSE),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"PACR\", 0xffcc0000, 16, 2, GROUP(\n\t\tPA7_FN, PA7_OUT, PA7_IN, 0,\n\t\tPA6_FN, PA6_OUT, PA6_IN, 0,\n\t\tPA5_FN, PA5_OUT, PA5_IN, 0,\n\t\tPA4_FN, PA4_OUT, PA4_IN, 0,\n\t\tPA3_FN, PA3_OUT, PA3_IN, 0,\n\t\tPA2_FN, PA2_OUT, PA2_IN, 0,\n\t\tPA1_FN, PA1_OUT, PA1_IN, 0,\n\t\tPA0_FN, PA0_OUT, PA0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCR\", 0xffcc0002, 16, 2, GROUP(\n\t\tPB7_FN, PB7_OUT, PB7_IN, 0,\n\t\tPB6_FN, PB6_OUT, PB6_IN, 0,\n\t\tPB5_FN, PB5_OUT, PB5_IN, 0,\n\t\tPB4_FN, PB4_OUT, PB4_IN, 0,\n\t\tPB3_FN, PB3_OUT, PB3_IN, 0,\n\t\tPB2_FN, PB2_OUT, PB2_IN, 0,\n\t\tPB1_FN, PB1_OUT, PB1_IN, 0,\n\t\tPB0_FN, PB0_OUT, PB0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCR\", 0xffcc0004, 16, 2, GROUP(\n\t\tPC7_FN, PC7_OUT, PC7_IN, 0,\n\t\tPC6_FN, PC6_OUT, PC6_IN, 0,\n\t\tPC5_FN, PC5_OUT, PC5_IN, 0,\n\t\tPC4_FN, PC4_OUT, PC4_IN, 0,\n\t\tPC3_FN, PC3_OUT, PC3_IN, 0,\n\t\tPC2_FN, PC2_OUT, PC2_IN, 0,\n\t\tPC1_FN, PC1_OUT, PC1_IN, 0,\n\t\tPC0_FN, PC0_OUT, PC0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCR\", 0xffcc0006, 16, 2, GROUP(\n\t\tPD7_FN, PD7_OUT, PD7_IN, 0,\n\t\tPD6_FN, PD6_OUT, PD6_IN, 0,\n\t\tPD5_FN, PD5_OUT, PD5_IN, 0,\n\t\tPD4_FN, PD4_OUT, PD4_IN, 0,\n\t\tPD3_FN, PD3_OUT, PD3_IN, 0,\n\t\tPD2_FN, PD2_OUT, PD2_IN, 0,\n\t\tPD1_FN, PD1_OUT, PD1_IN, 0,\n\t\tPD0_FN, PD0_OUT, PD0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PECR\", 0xffcc0008, 16,\n\t\t\t     GROUP(2, 2, -12),\n\t\t\t     GROUP(\n\t\tPE7_FN, PE7_OUT, PE7_IN, 0,\n\t\tPE6_FN, PE6_OUT, PE6_IN, 0,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCR\", 0xffcc000a, 16, 2, GROUP(\n\t\tPF7_FN, PF7_OUT, PF7_IN, 0,\n\t\tPF6_FN, PF6_OUT, PF6_IN, 0,\n\t\tPF5_FN, PF5_OUT, PF5_IN, 0,\n\t\tPF4_FN, PF4_OUT, PF4_IN, 0,\n\t\tPF3_FN, PF3_OUT, PF3_IN, 0,\n\t\tPF2_FN, PF2_OUT, PF2_IN, 0,\n\t\tPF1_FN, PF1_OUT, PF1_IN, 0,\n\t\tPF0_FN, PF0_OUT, PF0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PGCR\", 0xffcc000c, 16,\n\t\t\t     GROUP(2, 2, 2, -10),\n\t\t\t     GROUP(\n\t\tPG7_FN, PG7_OUT, PG7_IN, 0,\n\t\tPG6_FN, PG6_OUT, PG6_IN, 0,\n\t\tPG5_FN, PG5_OUT, PG5_IN, 0,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG(\"PHCR\", 0xffcc000e, 16, 2, GROUP(\n\t\tPH7_FN, PH7_OUT, PH7_IN, 0,\n\t\tPH6_FN, PH6_OUT, PH6_IN, 0,\n\t\tPH5_FN, PH5_OUT, PH5_IN, 0,\n\t\tPH4_FN, PH4_OUT, PH4_IN, 0,\n\t\tPH3_FN, PH3_OUT, PH3_IN, 0,\n\t\tPH2_FN, PH2_OUT, PH2_IN, 0,\n\t\tPH1_FN, PH1_OUT, PH1_IN, 0,\n\t\tPH0_FN, PH0_OUT, PH0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PJCR\", 0xffcc0010, 16, 2, GROUP(\n\t\tPJ7_FN, PJ7_OUT, PJ7_IN, 0,\n\t\tPJ6_FN, PJ6_OUT, PJ6_IN, 0,\n\t\tPJ5_FN, PJ5_OUT, PJ5_IN, 0,\n\t\tPJ4_FN, PJ4_OUT, PJ4_IN, 0,\n\t\tPJ3_FN, PJ3_OUT, PJ3_IN, 0,\n\t\tPJ2_FN, PJ2_OUT, PJ2_IN, 0,\n\t\tPJ1_FN, PJ1_OUT, PJ1_IN, 0,\n\t\t0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"P1MSELR\", 0xffcc0080, 16, 1, GROUP(\n\t\t0, 0,\n\t\tP1MSEL14_0, P1MSEL14_1,\n\t\tP1MSEL13_0, P1MSEL13_1,\n\t\tP1MSEL12_0, P1MSEL12_1,\n\t\tP1MSEL11_0, P1MSEL11_1,\n\t\tP1MSEL10_0, P1MSEL10_1,\n\t\tP1MSEL9_0,  P1MSEL9_1,\n\t\tP1MSEL8_0,  P1MSEL8_1,\n\t\tP1MSEL7_0,  P1MSEL7_1,\n\t\tP1MSEL6_0,  P1MSEL6_1,\n\t\tP1MSEL5_0,  P1MSEL5_1,\n\t\tP1MSEL4_0,  P1MSEL4_1,\n\t\tP1MSEL3_0,  P1MSEL3_1,\n\t\tP1MSEL2_0,  P1MSEL2_1,\n\t\tP1MSEL1_0,  P1MSEL1_1,\n\t\tP1MSEL0_0,  P1MSEL0_1 ))\n\t},\n\t{ PINMUX_CFG_REG(\"P2MSELR\", 0xffcc0082, 16, 1, GROUP(\n\t\tP2MSEL15_0, P2MSEL15_1,\n\t\tP2MSEL14_0, P2MSEL14_1,\n\t\tP2MSEL13_0, P2MSEL13_1,\n\t\tP2MSEL12_0, P2MSEL12_1,\n\t\tP2MSEL11_0, P2MSEL11_1,\n\t\tP2MSEL10_0, P2MSEL10_1,\n\t\tP2MSEL9_0,  P2MSEL9_1,\n\t\tP2MSEL8_0,  P2MSEL8_1,\n\t\tP2MSEL7_0,  P2MSEL7_1,\n\t\tP2MSEL6_0,  P2MSEL6_1,\n\t\tP2MSEL5_0,  P2MSEL5_1,\n\t\tP2MSEL4_0,  P2MSEL4_1,\n\t\tP2MSEL3_0,  P2MSEL3_1,\n\t\tP2MSEL2_0,  P2MSEL2_1,\n\t\tP2MSEL1_0,  P2MSEL1_1,\n\t\tP2MSEL0_0,  P2MSEL0_1 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PADR\", 0xffcc0020, 8, GROUP(\n\t\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\t\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PBDR\", 0xffcc0022, 8, GROUP(\n\t\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\t\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDR\", 0xffcc0024, 8, GROUP(\n\t\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\t\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PDDR\", 0xffcc0026, 8, GROUP(\n\t\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\t\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEDR\", 0xffcc0028, 8, GROUP(\n\t\tPE7_DATA, PE6_DATA,\n\t\t0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDR\", 0xffcc002a, 8, GROUP(\n\t\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\t\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PGDR\", 0xffcc002c, 8, GROUP(\n\t\tPG7_DATA, PG6_DATA, PG5_DATA, 0,\n\t\t0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_DATA_REG(\"PHDR\", 0xffcc002e, 8, GROUP(\n\t\tPH7_DATA, PH6_DATA, PH5_DATA, PH4_DATA,\n\t\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PJDR\", 0xffcc0030, 8, GROUP(\n\t\tPJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,\n\t\tPJ3_DATA, PJ2_DATA, PJ1_DATA, 0 ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7786_pinmux_info = {\n\t.name = \"sh7786_pfc\",\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}