
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005441                       # Number of seconds simulated
sim_ticks                                  5441044496                       # Number of ticks simulated
final_tick                                 5441044496                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94510                       # Simulator instruction rate (inst/s)
host_op_rate                                   145709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35712085                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   152.36                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             344128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5377                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9492295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          53754385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63246680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9492295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9492295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9492295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         53754385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63246680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001119248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 344128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  344128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5440954451                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.099863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   296.637819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.928303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     25.03%     25.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           99     13.54%     38.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           53      7.25%     45.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.47%     51.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126     17.24%     68.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      3.69%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.87%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      3.83%     78.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     21.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          731                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 9492295.098481399938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 53754384.882354401052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25703895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    260432752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31851.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56987.47                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    185317897                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               286136647                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34464.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53214.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        63.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1011894.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2748900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1449690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62041080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13138560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       430768380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       264726240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        923065740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1859946330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            341.836265                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5270625911                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28631286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      59280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3636725393                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    689397154                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82346369                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    944664294                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2541840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1324455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16521960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41142030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4762080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       213733470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        93032640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1128808020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1565241255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            287.672938                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5338246728                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9669341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4627288613                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    242273013                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      66298473                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    468735056                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326103                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326103                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3035                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                339                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289949                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270421                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19528                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1846                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4856506                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110611                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           484                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            82                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625794                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8157489                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500019                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271797                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6458659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           306                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625753                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1201                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8110928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.759102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.452002                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4438993     54.73%     54.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   375944      4.64%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   136009      1.68%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   185348      2.29%     63.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   268614      3.31%     66.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   154423      1.90%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   308184      3.80%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   468105      5.77%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1775308     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8110928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039976                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.777510                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   647219                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4565046                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1462867                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1432581                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3215                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350055                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3215                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1223137                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  152118                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2421                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2318576                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4411461                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22336305                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1507                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 230066                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3934633                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  20072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21667220                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48517744                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24901630                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701606                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   154080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7634717                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526599                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113996                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098435                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2050735                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22348156                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               874                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8110928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.755314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.059271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164965     14.36%     14.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1365102     16.83%     31.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1622929     20.01%     51.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1256285     15.49%     66.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1104724     13.62%     80.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              777747      9.59%     89.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              325958      4.02%     93.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              240782      2.97%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              252436      3.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8110928                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   51240     64.51%     64.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1327      1.67%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.02%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.02%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            25698     32.36%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    620      0.78%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   423      0.53%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                52      0.07%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35628      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209870     32.26%     32.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1144      0.01%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196688     18.78%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  415      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  875      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1044      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 619      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                237      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097267      9.38%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097321      9.38%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62774      0.28%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13488      0.06%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4533112     20.28%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097644      9.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22348156                       # Type of FU issued
system.cpu.iq.rate                           2.739588                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79424                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003554                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22809704                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7456108                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313790                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30077834                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966280                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949365                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7339519                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15052433                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16528                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7048                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        73173                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3215                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   63078                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 74729                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               154                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526599                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113996                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    760                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 72639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            941                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2867                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3808                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22341334                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4594297                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6822                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6704906                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313837                       # Number of branches executed
system.cpu.iew.exec_stores                    2110609                       # Number of stores executed
system.cpu.iew.exec_rate                     2.738751                       # Inst execution rate
system.cpu.iew.wb_sent                       22264655                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263155                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13371106                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18986212                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.729168                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704253                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          111126                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3052                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8094355                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.742663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.302429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2696405     33.31%     33.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2698957     33.34%     66.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20276      0.25%     66.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15169      0.19%     67.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       320176      3.96%     71.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27323      0.34%     71.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87345      1.08%     72.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       355953      4.40%     76.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1872751     23.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8094355                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1872751                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28532814                       # The number of ROB reads
system.cpu.rob.rob_writes                    44639169                       # The number of ROB writes
system.cpu.timesIdled                             514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.566514                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.566514                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.765182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.765182                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24933687                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955817                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688744                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851427                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577465                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774318                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7337219                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.259993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6842410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.222088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.259993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          584                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13815766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13815766                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4695421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4695421                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2104015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2104015                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6799436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6799436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6799436                       # number of overall hits
system.cpu.dcache.overall_hits::total         6799436                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84027                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2933                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        86960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        86960                       # number of overall misses
system.cpu.dcache.overall_misses::total         86960                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1988683845                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1988683845                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     83768527                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     83768527                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2072452372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2072452372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2072452372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2072452372                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886396                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017581                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001392                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012628                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012628                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012628                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23667.200364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23667.200364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28560.697920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28560.697920                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23832.248988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23832.248988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23832.248988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23832.248988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21749                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.687956                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15780                       # number of writebacks
system.cpu.dcache.writebacks::total             15780                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        42427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42427                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1559                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        43986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        43986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        43986                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        43986                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41600                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1374                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42974                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1085971381                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1085971381                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53329982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53329982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1139301363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1139301363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1139301363                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1139301363                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006240                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26105.081274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26105.081274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38813.669578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38813.669578                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26511.410690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26511.410690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26511.410690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26511.410690                       # average overall mshr miss latency
system.cpu.dcache.replacements                  41950                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           699.951316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1979.847747                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   699.951316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.683546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.683546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          680                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252327                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624634                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624634                       # number of overall hits
system.cpu.icache.overall_hits::total         1624634                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1119                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1119                       # number of overall misses
system.cpu.icache.overall_misses::total          1119                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91134210                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91134210                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91134210                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91134210                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91134210                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91134210                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625753                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000688                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000688                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000688                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000688                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000688                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81442.546917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81442.546917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81442.546917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81442.546917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81442.546917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81442.546917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71551090                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71551090                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71551090                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71551090                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71551090                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71551090                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000505                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000505                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87151.144945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87151.144945                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87151.144945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87151.144945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87151.144945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87151.144945                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4445.733886                       # Cycle average of tags in use
system.l2.tags.total_refs                       85826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.961689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       751.168343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3694.565543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135673                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5318                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.164093                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    691985                       # Number of tag accesses
system.l2.tags.data_accesses                   691985                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        15780                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15780                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              2214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2214                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36190                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38404                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38418                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               38404                       # number of overall hits
system.l2.overall_hits::total                   38418                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4155                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4570                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data              4570                       # number of overall misses
system.l2.overall_misses::total                  5377                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35593121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35593121                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69700833                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69700833                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    474126945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    474126945                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69700833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    509720066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        579420899                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69700833                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    509720066                       # number of overall miss cycles
system.l2.overall_miss_latency::total       579420899                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        15780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          2629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43795                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.157855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.157855                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982948                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102987                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.106343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122777                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.106343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122777                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85766.556627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85766.556627                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86370.301115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86370.301115                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114109.974729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114109.974729                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86370.301115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111536.119475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107759.140599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86370.301115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111536.119475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107759.140599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4155                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5377                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30057021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30057021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58935453                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58935453                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    418699245                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    418699245                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     58935453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    448756266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    507691719                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58935453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    448756266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    507691719                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.157855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.157855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102987                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.106343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122777                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.106343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122777                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72426.556627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72426.556627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73030.301115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73030.301115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100769.974729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100769.974729                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73030.301115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98196.119475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94419.140599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73030.301115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98196.119475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94419.140599                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4962                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4962                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       344128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       344128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  344128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5377                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3586459                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20767138                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        85836                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5441044496                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           821                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40345                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       127898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3760256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3818624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000251                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43784     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           78424526                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1642821                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          85990974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
