VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: sin

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.43 seconds (max_rss 47.1 MiB, delta_rss +31.3 MiB)

Timing analysis: ON
Circuit netlist file: sin.net
Circuit placement file: sin.place
Circuit routing file: sin.route
Circuit SDC file: sin.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.94 seconds (max_rss 336.1 MiB, delta_rss +289.0 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin.blif
# Load circuit
# Load circuit took 0.03 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1507
    .input :      24
    .output:      25
    6-LUT  :    1458
  Nets  : 1482
    Avg Fanout:     4.4
    Max Fanout:   120.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 7993
  Timing Graph Edges: 12997
  Timing Graph Levels: 86
# Build Timing Graph took 0.02 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'sin.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin.blif'.

After removing unused inputs...
	total blocks: 1507, total nets: 1482, total inputs: 24, total outputs: 25
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    60/1507      3%                            6     7 x 5     
   120/1507      7%                           12     8 x 6     
   180/1507     11%                           18     9 x 7     
   240/1507     15%                           24    10 x 7     
   300/1507     19%                           30    11 x 8     
   360/1507     23%                           36    11 x 8     
   420/1507     27%                           42    12 x 9     
   480/1507     31%                           48    12 x 9     
   540/1507     35%                           54    13 x 10    
   600/1507     39%                           60    13 x 10    
   660/1507     43%                           66    14 x 10    
   720/1507     47%                           72    14 x 10    
   780/1507     51%                           78    15 x 11    
   840/1507     55%                           84    15 x 11    
   900/1507     59%                           90    15 x 11    
   960/1507     63%                           96    16 x 12    
  1020/1507     67%                          102    16 x 12    
  1080/1507     71%                          108    16 x 12    
  1140/1507     75%                          114    17 x 13    
  1200/1507     79%                          120    17 x 13    
  1260/1507     83%                          126    18 x 13    
  1320/1507     87%                          133    18 x 13    
  1380/1507     91%                          139    19 x 14    
  1440/1507     95%                          146    19 x 14    
  1500/1507     99%                          190    36 x 27    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 1458
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1458
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000105407 sec
Full Max Req/Worst Slack updates 1 in 2.645e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000485618 sec
FPGA sized to 39 x 29 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.18 Type: LAB
	Block Utilization: 0.88 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        149                                30.6174                      9.78523   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         49                               0.510204                     0.489796   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 1482 nets, 1482 nets not absorbed.

Netlist conversion complete.

# Packing took 1.32 seconds (max_rss 343.1 MiB, delta_rss +7.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sin.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.147399 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.16 seconds (max_rss 381.6 MiB, delta_rss +38.4 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 1482
Netlist num_blocks: 198
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 149.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 49.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 24
Netlist output pins: 25

Pb types usage...
  LAB             : 149
   alm            : 1458
    comb_block    : 1458
     lut          : 1458
      lut6        : 1458
       lut        : 1458
  io_cell         : 49
   pad            : 49
    inpad         : 24
    outpad        : 25

# Create Device
## Build Device Grid
FPGA sized to 39 x 29: 1131 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		149	blocks of type: LAB
	Architecture
		678	blocks of type: LAB
		139	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		139	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		49	blocks of type: io_cell
	Architecture
		56	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		26	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		104	blocks of type: M20K

Device Utilization: 0.15 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.88 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.22 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 1.07 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.00 seconds (max_rss 381.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:121781
OPIN->CHANX/CHANY edge count before creating direct connections: 719920
OPIN->CHANX/CHANY edge count after creating direct connections: 799065
CHAN->CHAN type edge count:1813113
Warning 14: Node: 161909 with RR_type: CHANX  at Location:CHANX:161909 H4 length:4 (37,0,0)-> (34,0,0), had no out-going switches
Warning 15: in check_rr_graph: fringe node 161909 CHANX at (34,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 2.30 seconds (max_rss 425.4 MiB, delta_rss +43.6 MiB)
  RR Graph Nodes: 249794
  RR Graph Edges: 2733959
# Create Device took 2.34 seconds (max_r# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.36 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.37 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block typuting placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.36 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.37 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)

There are 4587 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 38513

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 227.494 td_cost: 1.29199e-06
Initial placement estimated Critical Path Delay (CPD): 38.125 ns
Initial placement estimated setup Total Negative Slack (sTNS): -844.653 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -38.125 ns

Initial placement estimated setup slack histogram:
[ -3.8e-08: -3.7e-08) 3 ( 12.0%) |*****************************
[ -3.7e-08: -3.6e-08) 4 ( 16.0%) |***************************************
[ -3.6e-08: -3.5e-08) 2 (  8.0%) |********************
[ -3.5e-08: -3.4e-08) 3 ( 12.0%) |*****************************
[ -3.4e-08: -3.3e-08) 1 (  4.0%) |**********
[ -3.3e-08: -3.2e-08) 5 ( 20.0%) |*************************************************
[ -3.2e-08: -3.1e-08) 1 (  4.0%) |**********
[ -3.1e-08:   -3e-08) 3 ( 12.0%) |*****************************
[   -3e-08: -2.9e-08) 1 (  4.0%) |**********
[ -2.9e-08: -2.8e-08) 2 (  8.0%) |********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 576
Warning 16: Starting t: 86 of 198 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp    2    0.0 6.2e-04   0.939     130.28 8.5551e-07  32.175       -725  -32.175   0.448  0.0371   38.0     1.00      1152  0.950
   3    0.0 5.9e-04   0.972     118.20 8.1168e-07  29.877       -670  -29.877   0.382  0.0159   38.0     1.00      1728  0.950
   4    0.0 5.6e-04   0.944     106.62 7.0261e-07  29.793       -673  -29.793   0.378  0.0290   35.8     1.42      2304  0.950
   5    0.0 5.3e-04   0.969      97.98 6.2274e-07  29.317       -659  -29.317   0.342  0.0128   33.6     1.83      2880  0.950
   6    0.0 5.1e-04   0.992      96.44 5.6244e-07  28.366       -633  -28.366   0.295  0.0078   30.3     2.46      3456  0.950
   7    0.0 4.8e-04   0.998      94.41 5.0025e-07  27.833       -628  -27.833   0.266  0.0043   25.9     3.29      4032  0.950
   8    0.0 4.6e-04   0.996      93.57 4.6518e-07  27.254       -612  -27.254   0.271  0.0021   21.4     4.14      4608  0.950
   9    0.0 4.3e-04   0.994      93.02 4.3585e-07  27.966       -623  -27.966   0.259  0.0061   17.8     4.83      5184  0.950
  10    0.0 4.1e-04   0.992      91.41 4.0066e-07  28.417       -632  -28.417   0.238  0.0041   14.6     5.44      5760  0.950
  11    0.0 3.9e-04   0.990      90.77 3.7589e-07  28.255       -629  -28.255   0.233  0.0099   11.6     5.99      6336  0.950
  12    0.0 3.7e-04   0.995      89.01 3.5595e-07  27.891       -626  -27.891   0.215  0.0014    9.2     6.45      6912  0.950
  13    0.0 3.5e-04   0.983      87.65 3.5016e-07  27.370       -613  -27.370   0.194  0.0061    7.1     6.84      7488  0.950
  14    0.0 3.4e-04   0.992      86.20 3.3412e-07  27.135       -610  -27.135   0.198  0.0035    5.4     7.17      8064  0.950
  15    0.0 3.2e-04   0.994      85.44 3.1695e-07  27.592       -618  -27.592   0.175  0.0023    4.1     7.42      8640  0.950
  16    0.0 3.0e-04   0.988      84.65 3.0171e-07  27.473       -615  -27.473   0.247  0.0073    3.0     7.62      9216  0.950
  17    0.0 2.9e-04   0.994      83.15 3.022e-07   27.490       -615  -27.490   0.194  0.0027    2.4     7.73      9792  0.950
  18    0.0 2.7e-04   0.999      82.64 2.9803e-07  27.472       -616  -27.472   0.241  0.0024    1.8     7.84     10368  0.950
  19    0.0 2.6e-04   0.996      82.36 3.005e-07   27.058       -611  -27.058   0.214  0.0018    1.5     7.91     10944  0.950
  20    0.0 2.5e-04   0.995      82.31 3.0311e-07  26.837       -605  -26.837   0.191  0.0030    1.1     7.98     11520  0.950
  21    0.0 2.3e-04   0.998      81.52 2.9157e-07  26.869       -606  -26.869   0.174  0.0013    1.0     8.00     12096  0.950
  22    0.0 2.2e-04   1.000      81.57 2.9429e-07  27.208       -610  -27.208   0.170  0.0017    1.0     8.00     12672  0.950
  23    0.0 2.1e-04   1.000      81.67 2.91e-07    27.284       -612  -27.284   0.212  0.0005    1.0     8.00     13248  0.950
  24    0.0 2.0e-04   0.999      81.32 3.0681e-07  26.915       -605  -26.915   0.191  0.0010    1.0     8.00     13824  0.950
  25    0.0 1.9e-04   0.999      81.13 3.038e-07   26.978       -604  -26.978   0.158  0.0008    1.0     8.00     14400  0.950
  26    0.0 1.8e-04   1.000      80.99 3.0266e-07  27.038       -604  -27.038   0.161  0.0005    1.0     8.00     14976  0.950
  27    0.0 1.7e-04   0.999      81.08 3.0223e-07  26.943       -603  -26.943   0.168  0.0014    1.0     8.00     15552  0.950
  28    0.0 1.6e-04   0.998      81.18 2.8906e-07  27.191       -609  -27.191   0.160  0.0011    1.0     8.00     16128  0.950
  29    0.0 1.6e-04   0.999      80.90 2.8857e-07  27.096       -608  -27.096   0.115  0.0007    1.0     8.00     16704  0.950
  30    0.0 1.2e-04   0.999      80.79 2.8961e-07  27.045       -607  -27.045   0.101  0.0006    1.0     8.00     17280  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=80.8124, TD costs=2.85185e-07, CPD= 27.269 (ns) 
  31    0.0 9.9e-05   0.999      81.03 2.8384e-07  27.269       -612  -27.269   0.089  0.0011    1.0     8.00     17856  0.800
  32    0.0 7.9e-05   0.999      80.83 2.913e-07   27.059       -607  -27.059   0.057  0.0007    1.0     8.00     18432  0.800
Checkpoint saved: bb_costs=80.802, TD costs=2.92415e-07, CPD= 26.778 (ns) 
  33    0.0 6.4e-05   1.000      80.71 2.9258e-07  26.778       -602  -26.778   0.036  0.0002    1.0     8.00     19008  0.800
Checkpoint saved: bb_costs=80.6299, TD costs=2.9757e-07, CPD= 26.689 (ns) 
  34    0.0 5.1e-05   0.999      80.59 2.9728e-07  26.689       -600  -26.689   0.040  0.0004    1.0     8.00     19584  0.800
  35    0.0 4.1e-05   1.000      80.53 2.9294e-07  26.829       -603  -26.829   0.033  0.0002    1.0     8.00     20160  0.800
  36    0.0 3.3e-05   1.000      80.53 2.9235e-07  26.816       -603  -26.816   0.028  0.0001    1.0     8.00     20736  0.800
Checkpoint saved: bb_costs=80.5011, TD costs=2.94093e-07, CPD= 26.658 (ns) 
  37    0.0 2.6e-05   1.000      80.54 2.9371e-07  26.658       -599  -26.658   0.038  0.0003    1.0     8.00     21312  0.800
  38    0.0 2.1e-05   0.999      80.47 2.9572e-07  26.676       -600  -26.676   0.031  0.0005    1.0     8.00     21888  0.800
Checkpoint saved: bb_costs=80.4926, TD costs=2.99858e-07, CPD= 26.480 (ns) 
  39    0.0 1.7e-05   1.000      80.50 2.9958e-07  26.480       -596  -26.480   0.017  0.0005    1.0     8.00     22464  0.800
  40    0.0 1.3e-05   1.000      80.46 2.9782e-07  26.436       -594  -26.436   0.023  0.0003    1.0     8.00     23040  0.800
Checkpoint saved: bb_costs=80.3732, TD costs=2.97913e-07, CPD= 26.436 (ns) 
  41    0.0 1.1e-05   1.000      80.33 2.9792e-07  26.436       -594  -26.436   0.021  0.0001    1.0     8.00     23616  0.800
  42    0.0 8.5e-06   1.000      80.36 2.9777e-07  26.436       -594  -26.436   0.012  0.0002    1.0     8.00     24192  0.800
  43    0.0 6.8e-06   1.000      80.35 2.9128e-07  26.569       -598  -26.569   0.014  0.0000    1.0     8.00     24768  0.800
  44    0.0 5.5e-06   0.999      80.26 2.9112e-07  26.569       -598  -26.569   0.016  0.0002    1.0     8.00     25344  0.800
  45    0.0 4.4e-06   1.000      80.26 2.9404e-07  26.569       -597  -26.569   0.023  0.0002    1.0     8.00     25920  0.800
  46    0.0 3.5e-06   1.000      80.21 2.9225e-07  26.594       -598  -26.594   0.014  0.0000    1.0     8.00     26496  0.800
  47    0.0 0.0e+00   0.999      80.16 2.9108e-07  26.563       -597  -26.563   0.028  0.0003    1.0     8.00     27072  0.800
## Placement Quench took 0.02 seconds (max_rss 425.4 MiB)
post-quench CPD = 26.569 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 13737

Completed placement consistency check successfully.

Swaps called: 27270

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 26.436 ns, Fmax: 37.8272 MHz
Placement estimated setup Worst## Placement Quench took 0.02 seconds (max_rss 425.4 MiB)
post-quench CPD = 26.569 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 13737

Completed placement consistency check successfully.

Swaps called: 27270

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 26.436 ns, Fmax: 37.8272 MHz
Placement estimated setup Worst Negative Slack (sWNS): -26.436 ns
Placement estimated setup Total Negative Slack (sTNS): -594.369 ns

Placement estimated setup slack histogram:
[ -2.6e-08: -2.6e-08) 7 ( 28.0%) |*************************************************
[ -2.6e-08: -2.5e-08) 1 (  4.0%) |*******
[ -2.5e-08: -2.4e-08) 5 ( 20.0%) |***********************************
[ -2.4e-08: -2.4e-08) 0 (  0.0%) |
[ -2.4e-08: -2.3e-08) 1 (  4.0%) |*******
[ -2.3e-08: -2.2e-08) 3 ( 12.0%) |*********************
[ -2.2e-08: -2.2e-08) 3 ( 12.0%) |*********************
[ -2.2e-08: -2.1e-08) 2 (  8.0%) |**************
[ -2.1e-08:   -2e-08) 1 (  4.0%) |*******
[   -2e-08:   -2e-08) 2 (  8.0%) |**************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 80.3732, td_cost: 2.97913e-07, 

Placement resource usage:
  LAB     implemented as LAB    : 118
  LAB     implemented as LABMLAB: 31
  io_cell implemented as iolane : 49

Placement number of temperatures: 47
Placement total # of swap attempts: 27270
	Swaps accepted:  4477 (16.4 %)
	Swaps rejected: 20300 (74.4 %)
	Swaps aborted:  2493 ( 9.1 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                15.85            6.55            93.45          0.00         
                   Median                 16.05            16.68           78.78          4.55         
                   Centroid               15.90            14.69           79.38          5.93         
                   W. Centroid            15.89            15.62           79.12          5.26         
                   W. Median              3.69             1.09            91.04          7.86         
                   Crit. Uniform          5.20             0.78            99.22          0.00         
                   Feasible Region        5.26             1.53            94.28          4.18         

io_cell            Uniform                5.33             46.35           53.65          0.00         
                   Median                 5.39             31.63           28.23          40.14        
                   Centroid               4.99             34.46           32.55          32.99        
                   W. Centroid            5.10             32.71           33.72          33.57        
                   W. Median              1.27             12.10           40.63          47.26        
                   Crit. Uniform          0.05             0.00            100.00         0.00         
                   Feasible Region        0.03             14.29           85.71          0.00         


Placement Quench timing analysis took 0.0112509 seconds (0.00966911 STA, 0.00158182 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.285745 seconds (0.236529 STA, 0.0492157 slack) (50 full update[      0.1:      0.2)    3 (  0.1%) |
[      0.2:      0.3)   33 (  0.7%) |*
[      0.3:      0.4)  146 (  3.2%) |**
[      0.4:      0.5)  340 (  7.4%) |******
[      0.5:      0.6)  250 (  5.5%) |****
[      0.6:      0.7)  278 (  6.1%) |*****
[      0.7:      0.8)  379 (  8.3%) |******
[      0.8:      0.9)  439 (  9.6%) |*******
[      0.9:        1) 2705 ( 59.0%) |********************************************.2)    3 (  0.1%) |
[      0.2:      0.3)   33 (  0.7%) |*
[      0.3:      0.4)  146 (  3.2%) |**
[      0.4:      0.5)  340 (  7.4%) |******
[      0.5:      0.6)  250 (  5.5%) |****
[      0.6:      0.7)  278 (  6.1%) |*****
[      0.7:      0.8)  379 (  8.3%) |******
[      0.8:      0.9)  439 (  9.6%) |*******
[      0.9:        1) 2705 ( 59.0%) |**********************************************
## Initializing router criticalities took 0.06 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    NIncr Slack updates 50 in 0.00960684 sec
Full Max Req/Worst Slack updates 30 in 8.6052e-05 sec
Incr Max Req/Worst Slack updates 20 in 0.000105608 sec
Incr Criticality updates 4 in 0.00102184 sec
Full Criticality updates 46 in 0.0366766 sec
   2    0.2     0.5    0 2554291    1264    4302    1367 ( 0.547%)   17538 ( 4.6%)   27.231     -612.4    -27.231      0.000      0.000      N/A
   3    0.2     0.6    0 2276304     757    3422    1055 ( 0.422%)   17787 ( 4.7%)   27.232     -613.3    -27.232      0.000      0.000      N/A
   4    0.2     0.8    0 2039188     609    3051     820 ( 0.328%)   17930 ( 4.7%)   27.238     -613.5    -27.238      0.000      0.000      N/A
   5    0.2     1.1    2 1948594     553    2890     590 ( 0.236%)   17862 ( 4.7%)   27.238     -613.6    -27.238      0.000      0.000      N/A
   6    0.2     1.4    0 1758167     450    2580     428 ( 0.171%)   17951 ( 4.7%)   27.238     -613.7    -27.238      0.000      0.000      N/A
   7    0.1     1.9    0 1517409     373    2208     270 ( 0.108%)   17985 ( 4.7%)   27.276     -614.6    -27.276      0.000      0.000      N/A
   8    0.2     2.4    0 1549099     379    2266     199 ( 0.080%)   18125 ( 4.7%)   27.276     -614.7    -27.276      0.000      0.000      N/A
   9    0.1     3.1    0 1483152     337    2151      99 ( 0.040%)   18225 ( 4.8%)   27.276     -614.7    -27.276      0.000      0.000      N/A
  10    0.2     4.1    0 1292379     287    1874      51 ( 0.020%)   18260 ( 4.8%)   27.276     -614.7    -27.276      0.000      0.000       20
  11    0.1     5.3    2 1256771     266    1830      29 ( 0.012%)   18305 ( 4.8%)   27.276     -614.7    -27.276      0.000      0.000       18
  12    0.1     6.9    0 1198029     253    1747      11 ( 0.004%)   18312 ( 4.8%)   27.324     -615.7    -27.324      0.000      0.000       17
  13    0.1     9.0    0 1148741     247    1699       2 ( 0.001%)   18376 ( 4.8%)   27.324     -615.7    -27.324      0.000      0.000       16
  14    0.1    11.6    0 1134103     243    1690       0 ( 0.000%)   18377 ( 4.8%)   27.324     -615.7    -27.324      0.000      0.000       15
Restoring best routing
Critical path: 27.324 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    9 (  0.2%) |
[      0.1:      0.2)    8 (  0.2%) |
[      0.2:      0.3)   42 (  0.9%) |*
[      0.3:      0.4)  125 (  2.7%) |**
[      0.4:      0.5)  316 (  6.9%) |*****
[      0.5:      0.6)  302 (  6.6%) |*****
[      0.6:     Restoring best routing
Critical path: 27.324 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    9 (  0.2%) |
[      0.1:      0.2)    8 (  0.2%) |
[      0.2:      0.3)   42 (  0.9%) |*
[      0.3:      0.4)  125 (  2.7%) |**
[      0.4:      0.5)  316 (  6.9%) |*****
[      0.5:      0.6)  302 (  6.6%) |*****
[      0.6:      0.7)  253 (  5.5%) |****
[      0.7:      0.8)  409 (  8.9%) |*******
[      0.8:      0.9)  477 ( 10.4%) |********
[      0.9:        1) 2646 ( 57.7%) |**********************************************
Router Stats: total_nets_routed: 7500 total_connections_routed: 36297 total_heap_pushes: 23804619 total_heap_pops: 2185888 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 23804619 total_external_heap_pops: 2185888 total_external_SOURCE_pushes: 36297 total_external_SOURCE_pops: 32451 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 36297 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 36297 total_external_SINK_pushes: 71299 total_external_SINK_pops: 45060 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 101845 total_external_IPIN_pops: 71343 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1281367 total_external_OPIN_pops: 1139643 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 62127 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 62127 total_external_CHANX_pushes: 12220437 total_external_CHANX_pops: 719917 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 78178 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 78178 total_external_CHANY_pushes: 10093374 total_external_CHANY_pops: 177474 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 100332 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 100332 total_number_of_adding_all_rt: 596120 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 2.31 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 866332306
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 425.4 MiB, delta_rss +0.0 MiB)
Found 9558 mismatches between routing and packing results.
Fixed 4490 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.07 seconds (max_rss 425.4 MiB, delta_rss +0.0        PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        149                                30.6174                      9.78523   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         49                               0.510204                     0.489796   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 1482 nets, 1482 nets not absorbed.


Average number of bends per net: 1.04858  Maximum # of bends: 11

Number of global nets: 0
Number of routed nets (nonglobal): 1482
Wire length results (in units of 1 clb segments)...
	Total wirelength: 18377, average net length: 12.4001
	Maximum net length: 237

Wire length results in terms of physical segments...
	Total wiring Absorbed logical nets 0 out of 1482 nets, 1482 nets not absorbed.


Average number of bends per net: 1.04858  Maximum # of bends: 11

Number of global nets: 0
Number of routed nets (nonglobal): 1482
Wire length results (in units of 1 clb segments)...
	Total wirelength: 18377, average net length: 12.4001
	Maximum net length: 237

Wire length results in terms of physical segments...
	Total wiring segments used: 4844, average wire segments per net: 3.26856
	Maximum segments used by a net: 44
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 511

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    6 (  0.3%) |
[      0.3:      0.4)   58 (  2.7%) |*
[      0.2:      0.3)   78 (  3.7%) |**
[      0.1:      0.2)  152 (  7.1%) |****
[        0:      0.1) 1834 ( 86.2%) |**********************************************
Maximum routing channel utilization:      0.46 at (19,12)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5      21   4.205      250
                         6      40  10.410      250
                         7      61  15.744      250
                         8      56  15.641      250
                         9      61  20.872      250
                        10      86  24.462      250
                        11      99  28.359      250
                        12     115  30.231      250
                        13      96  27.077      250
                        14     100  29.590      250
                        15      80  21.128      250
                        16      54  15.718      250
                        17      30   7.385      250
                        18       6   1.949      250
                        19       3   0.667      250
                        20       3   0.667      250
                        21       0   0.000      250
                        22       4   0.769      250
                        23       2   0.103      250
                        24       2   0.615      250
                        25       1   0.103      250
                        26       1   0.462      250
                        27       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       2   0.138      120
                         6       6   1.310      120
                         7      12   3.897      120
                         8      28   5.448      120
                         9      38  10.414      120
                        10      56  15.586      120
                        11      58  17.931      120
                        12      51  20.034      120
                        13      62  18.621      120
                        14      31   9.897      120
                        15      46  12.241      120
                        16      74  21.828      120
                                          25      25   3.000      120
                        26      16   3.207      120
                        27       3   0.586      120
                        28       1   0.138      120
                        29       2   0.345      120
                        30       4   0.655      120
                        31       8   1.655      120
                        32       0   0.000      120
              25   3.000      120
                        26      16   3.207      120
                        27       3   0.586      120
                        28       1   0.138      120
                        29       2   0.345      120
                        30       4   0.655      120
                        31       8   1.655      120
                        32       0   0.000      120
                        33       0   0.000      120
                        34       0   0.000      120
                        35       0   0.000      120
                        36       0   0.000      120
                        37       0   0.000      120

Total tracks in x-direction: 7000, in y-direction: 4560

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.46232e+07, per logic tile: 12929.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2  13832
                                                      Y      2   8512
                                                      Y      3  16164
                                                      X      4  19600
                                                      Y      4  11400
                                                      X     10  15974
                                                      Y     16   2018
                                                      X     24   2066

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2      0.0437
                                             4      0.0507
                                            10      0.0294
                                            24     0.00242

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2       0.127
                                             3      0.0448
                                             4       0.083
                                            16     0.00842

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2          0.0755
                             L3          0.0448
                             L4          0.0626
                             L10          0.0294
                             L16         0.00842
                             L24         0.00242

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0      0.0437
                             H4    1      0.0507
                            H10    2      0.0294
                            H24    3     0.00242
                             V2    4       0.127
                             V3    5      0.0448
                             V4    6       0.083
                            V16    7     0.00842

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-09:  1.6e-09) 2 (  8.0%) |****************
[  1.6e-09:  1.9e-09) 1 (  4.0%) |********
[  1.9e-09:  2.1e-09) 3 ( 12.0%) |*************************
[  2.1e-09:  2.3e-09) 6 ( 24.0%) |***************************************Final setup Worst Negative Slack (sWNS): -27.324 ns
Final setup Total Negative Slack (sTNS): -615.689 ns

Final setup slack histogram:
[ -2.7e-08: -2.7e-08) 7 ( 28.0%) |*************************************************
[ -2.7e-08: -2.6e-08) 2 (  8.0%) |**************
[ -2.6e-08: -2.5e-08) 4 ( 16.0%) |****************************
[ -2.5e-08: -2.5e-08) 0 (  0.0%) |
[ -2.5e-08: -2.4e-08) 1 (  4.0%) |*******
p Worst Negative Slack (sWNS): -27.324 ns
Final setup Total Negative Slack (sTNS): -615.689 ns

Final setup slack histogram:
[ -2.7e-08: -2.7e-08) 7 ( 28.0%) |*************************************************
[ -2.7e-08: -2.6e-08) 2 (  8.0%) |**************
[ -2.6e-08: -2.5e-08) 4 ( 16.0%) |****************************
[ -2.5e-08: -2.5e-08) 0 (  0.0%) |
[ -2.5e-08: -2.4e-08) 1 (  4.0%) |*******
[ -2.4e-08: -2.3e-08) 2 (  8.0%) |**************
[ -2.3e-08: -2.3e-08) 4 ( 16.0%) |****************************
[ -2.3e-08: -2.2e-08) 1 (  4.0%) |*******
[ -2.2e-08: -2.1e-08) 2 (  8.0%) |**************
[ -2.1e-08: -2.1e-08) 2 (  8.0%) |**************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 9.1561e-05 sec
Full Max Req/Worst Slack updates 1 in 3.667e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000352158 sec
Flow timing analysis took 0.468546 seconds (0.409055 STA, 0.059491 slack) (67 full updates: 51 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 25.54 seconds (max_rss 425.4 MiB)
Incr Slack updates 15 in 0.00136845 sec
Full Max Req/Worst Slack updates 1 in 3.516e-06 sec
Incr Max Req/Worst Slack updates 14 in 8.6351e-05 sec
Incr Criticality updates 8 in 0.00159718 sec
Full Criticality updates 7 in 0.00280659 sec
