RISCV XLr_addr_W_po_XLr_DpAddrdW_PodWR_Fre_Fence_rw_rwdWW_Rfe
 {0:x6=x; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=x; }
       P0        |      P1       ;
lr.w x5, 0(x6)   | ori x5, x0, 1 ;
xor x7, x5, x5   | sw x5, 0(x6)  ;
ori x8, x0, 1    | fence rw, rw  ;
add x10, x9, x7  | ori x7, x0, 1 ;
sw x8, 0(x10)    | sw x7, 0(x8)  ;
lr.w x11, 0(x12) |               ;

exists (0:x5=1/\0:x11=0)
