+define+FUNCTIONAL
# g1i hvt/lvt/ulvt/svt

#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/base_svt/verilog/lib764_g1i_210h_50pp_base_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/clk_svt/verilog/lib764_g1i_210h_50pp_clk_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/dsibase_svt/verilog/lib764_g1i_210h_50pp_dsibase_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/dsiclk_svt/verilog/lib764_g1i_210h_50pp_dsiclk_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/seq_svt/verilog/lib764_g1i_210h_50pp_seq_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/supclk_svt/verilog/lib764_g1i_210h_50pp_supclk_svt_bmod.v

/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/base_lvt/verilog/lib764_g1i_210h_50pp_base_lvt_bmod.v
/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/clk_lvt/verilog/lib764_g1i_210h_50pp_clk_lvt_bmod.v
/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/dsibase_lvt/verilog/lib764_g1i_210h_50pp_dsibase_lvt_bmod.v
/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/dsiclk_lvt/verilog/lib764_g1i_210h_50pp_dsiclk_lvt_bmod.v
/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/seq_lvt/verilog/lib764_g1i_210h_50pp_seq_lvt_bmod.v
/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk090_r4v0p0_fv/supclk_lvt/verilog/lib764_g1i_210h_50pp_supclk_lvt_bmod.v

#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/base_hvt/verilog/lib764_g1i_210h_50pp_base_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/base_lvt/verilog/lib764_g1i_210h_50pp_base_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/base_svt/verilog/lib764_g1i_210h_50pp_base_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/base_ulvt/verilog/lib764_g1i_210h_50pp_base_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/core_hvt/verilog/lib764_g1i_210h_50pp_core_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/core_lvt/verilog/lib764_g1i_210h_50pp_core_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/core_svt/verilog/lib764_g1i_210h_50pp_core_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/core_ulvt/verilog/lib764_g1i_210h_50pp_core_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsbase_hvt/verilog/lib764_g1i_210h_50pp_dsbase_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsbase_lvt/verilog/lib764_g1i_210h_50pp_dsbase_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsbase_svt/verilog/lib764_g1i_210h_50pp_dsbase_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsbase_ulvt/verilog/lib764_g1i_210h_50pp_dsbase_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsimain_hvt/verilog/lib764_g1i_210h_50pp_dsimain_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsimain_lvt/verilog/lib764_g1i_210h_50pp_dsimain_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsimain_svt/verilog/lib764_g1i_210h_50pp_dsimain_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsimain_ulvt/verilog/lib764_g1i_210h_50pp_dsimain_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsiser_hvt/verilog/lib764_g1i_210h_50pp_dsiser_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsiser_lvt/verilog/lib764_g1i_210h_50pp_dsiser_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsiser_svt/verilog/lib764_g1i_210h_50pp_dsiser_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsiser_ulvt/verilog/lib764_g1i_210h_50pp_dsiser_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsseq_hvt/verilog/lib764_g1i_210h_50pp_dsseq_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsseq_lvt/verilog/lib764_g1i_210h_50pp_dsseq_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsseq_svt/verilog/lib764_g1i_210h_50pp_dsseq_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/dsseq_ulvt/verilog/lib764_g1i_210h_50pp_dsseq_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/hs_hvt/verilog/lib764_g1i_210h_50pp_hs_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/hs_lvt/verilog/lib764_g1i_210h_50pp_hs_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/hs_svt/verilog/lib764_g1i_210h_50pp_hs_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/hs_ulvt/verilog/lib764_g1i_210h_50pp_hs_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/pwm_hvt/verilog/lib764_g1i_210h_50pp_pwm_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/pwm_lvt/verilog/lib764_g1i_210h_50pp_pwm_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/pwm_svt/verilog/lib764_g1i_210h_50pp_pwm_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/pwm_ulvt/verilog/lib764_g1i_210h_50pp_pwm_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/seq_hvt/verilog/lib764_g1i_210h_50pp_seq_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/seq_lvt/verilog/lib764_g1i_210h_50pp_seq_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/seq_svt/verilog/lib764_g1i_210h_50pp_seq_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/seq_ulvt/verilog/lib764_g1i_210h_50pp_seq_ulvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/spcl_hvt/verilog/lib764_g1i_210h_50pp_spcl_hvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/spcl_lvt/verilog/lib764_g1i_210h_50pp_spcl_lvt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/spcl_svt/verilog/lib764_g1i_210h_50pp_spcl_svt_bmod.v
#/p/hdk/cad/stdcells/lib764_g1i_210h_50pp/pdk030_r1v0p0_uv2/spcl_ulvt/verilog/lib764_g1i_210h_50pp_spcl_ulvt_bmod.v
#/p/hdk/cad/stdcells/g1mglbclk/23ww13.5_p1276d4_g1mglbclk_b.0.p5_PDK1.0/v/bn/g1mglbclk_base_bn.v



