// Seed: 3881241920
module module_0 ();
  assign id_1 = 1'b0;
  supply0 id_3 = 1, id_4, id_5, id_6, id_7, id_8;
  module_2 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4
  );
  assign id_6 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9
);
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_0.id_3 = 0;
endmodule
