// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/16/2024 15:25:34"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Single_Cycle (
	clk_ram,
	rst_ni,
	i_io_sw,
	o_io_lcd,
	o_io_ledg,
	o_io_ledr,
	o_io_hex0,
	o_io_hex1,
	o_io_hex2,
	o_io_hex3,
	o_io_hex4,
	o_io_hex5,
	o_io_hex6,
	o_io_hex7,
	rs1_data,
	rs2_data,
	pc_debug,
	instruc_test,
	wb_data,
	alu_data,
	ld_data,
	r26,
	r25,
	clk_i);
input 	clk_ram;
input 	rst_ni;
input 	[16:0] i_io_sw;
output 	[11:0] o_io_lcd;
output 	[7:0] o_io_ledg;
output 	[16:0] o_io_ledr;
output 	[6:0] o_io_hex0;
output 	[6:0] o_io_hex1;
output 	[6:0] o_io_hex2;
output 	[6:0] o_io_hex3;
output 	[6:0] o_io_hex4;
output 	[6:0] o_io_hex5;
output 	[6:0] o_io_hex6;
output 	[6:0] o_io_hex7;
output 	[31:0] rs1_data;
output 	[31:0] rs2_data;
output 	[31:0] pc_debug;
output 	[31:0] instruc_test;
output 	[31:0] wb_data;
output 	[31:0] alu_data;
output 	[31:0] ld_data;
output 	[31:0] r26;
output 	[31:0] r25;
output 	clk_i;

// Design Ports Information
// o_io_lcd[0]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[1]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[2]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[3]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[4]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[5]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[6]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[7]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[8]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[9]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[10]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_lcd[11]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[1]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[3]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[4]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[5]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[6]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledg[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[2]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[3]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[5]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[7]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[8]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[9]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[10]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[11]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[12]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[13]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[14]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[15]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_ledr[16]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[0]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[2]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[3]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex0[6]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[0]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[1]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[2]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[3]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[4]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[5]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex1[6]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[2]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[3]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[5]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex2[6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[0]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[3]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[4]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[5]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex3[6]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[0]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[1]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[3]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[4]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[5]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex4[6]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[1]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[2]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[3]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[4]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[5]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex5[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[1]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[2]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[3]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[4]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[5]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex6[6]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[1]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[3]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[4]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_io_hex7[6]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[1]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[2]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[5]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[6]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[7]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[8]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[9]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[11]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[12]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[13]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[14]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[15]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[16]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[17]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[18]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[19]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[20]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[21]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[22]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[23]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[24]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[25]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[26]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[27]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[28]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[29]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1_data[31]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[1]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[2]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[3]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[5]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[6]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[7]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[9]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[10]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[11]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[12]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[13]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[14]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[15]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[16]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[17]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[19]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[20]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[21]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[22]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[24]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[25]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[26]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[27]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[28]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[29]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[30]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2_data[31]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[0]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[2]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[4]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[6]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[8]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[9]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[11]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[12]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[13]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[14]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[15]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[16]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[17]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[18]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[19]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[20]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[22]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[23]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[24]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[25]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[26]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[27]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[28]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[29]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[30]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_debug[31]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[0]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[1]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[2]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[3]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[6]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[7]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[8]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[9]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[10]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[11]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[12]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[13]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[15]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[16]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[17]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[18]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[19]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[20]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[21]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[22]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[23]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[24]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[25]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[26]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[27]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[28]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[29]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[30]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruc_test[31]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[0]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[1]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[4]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[5]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[6]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[7]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[9]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[10]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[11]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[12]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[13]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[14]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[15]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[16]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[17]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[18]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[19]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[20]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[21]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[22]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[23]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[24]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[25]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[26]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[27]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[28]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[29]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[30]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wb_data[31]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[2]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[3]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[4]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[7]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[8]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[10]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[11]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[12]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[13]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[14]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[15]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[16]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[17]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[18]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[19]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[20]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[21]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[22]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[23]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[24]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[25]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[26]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[27]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[28]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[29]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[30]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_data[31]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[0]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[1]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[3]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[4]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[5]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[6]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[7]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[8]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[9]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[10]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[11]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[14]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[15]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[16]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[17]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[18]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[19]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[20]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[21]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[22]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[23]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[24]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[25]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[26]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[27]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[28]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[29]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[30]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[31]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[0]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[1]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[3]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[4]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[5]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[7]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[9]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[10]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[11]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[12]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[13]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[14]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[15]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[16]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[17]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[18]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[19]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[20]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[21]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[22]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[23]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[24]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[25]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[26]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[27]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[28]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[29]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[30]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r26[31]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[0]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[5]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[9]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[10]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[11]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[13]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[14]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[15]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[16]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[17]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[18]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[19]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[20]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[21]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[22]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[23]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[24]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[25]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[26]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[27]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[28]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[29]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[30]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r25[31]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_i	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rst_ni	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_ram	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[2]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[3]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[4]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[6]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[7]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[8]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[9]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[10]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[11]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[12]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[13]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[14]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[15]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_io_sw[16]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Single_Cycle_v_fast.sdo");
// synopsys translate_on

wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \register_file|regs[2][3]~regout ;
wire \register_file|regs[2][11]~regout ;
wire \register_file|regs[2][14]~regout ;
wire \register_file|regs[2][22]~regout ;
wire \register_file|regs[2][24]~regout ;
wire \register_file|regs[2][28]~regout ;
wire \register_file|regs[2][29]~regout ;
wire \register_file|Mux62~0_combout ;
wire \register_file|Mux52~1_combout ;
wire \register_file|Mux45~0_combout ;
wire \register_file|Mux44~0_combout ;
wire \register_file|Mux43~0_combout ;
wire \register_file|Mux40~0_combout ;
wire \register_file|Mux39~0_combout ;
wire \register_file|Mux34~0_combout ;
wire \ALU|shifter|bsr|s3[0]~11_combout ;
wire \ALU|shifter|bsr|s1[28]~8_combout ;
wire \ALU|Mux31~5_combout ;
wire \ALU|SMcomparator|less_than~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0_combout ;
wire \ALU|Adder|CLA1|C~7_combout ;
wire \WB_MUX|Mux31~0_combout ;
wire \ALU|shifter|bsr|s3[1]~15_combout ;
wire \LSU|ld_data[0]~30_combout ;
wire \LSU|ld_data[0]~31_combout ;
wire \LSU|ld_data[0]~32_combout ;
wire \LSU|ld_data[0]~33_combout ;
wire \ALU|shifter|bsr|s3[21]~22_combout ;
wire \ALU|shifter|bsr|s3[21]~23_combout ;
wire \ALU|Mux29~0_combout ;
wire \LSU|ld_data[0]~36_combout ;
wire \LSU|ld_data[0]~37_combout ;
wire \ALU|shifter|bsr|s3[30]~24_combout ;
wire \MUX_operand_b|Out[14]~32_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3_combout ;
wire \ALU|shifter|bsl|s2[11]~11_combout ;
wire \ALU|shifter|bsl|s3[11]~15_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0_combout ;
wire \LSU|Data_memory|Mux137~0_combout ;
wire \LSU|ld_data[1]~47_combout ;
wire \LSU|ld_data[1]~48_combout ;
wire \LSU|ld_data[2]~54_combout ;
wire \LSU|ld_data[2]~55_combout ;
wire \LSU|ld_data[2]~56_combout ;
wire \LSU|ld_data[2]~57_combout ;
wire \LSU|ld_data[2]~58_combout ;
wire \LSU|ld_data[2]~59_combout ;
wire \LSU|ld_data[3]~65_combout ;
wire \LSU|ld_data[4]~72_combout ;
wire \LSU|ld_data[4]~73_combout ;
wire \LSU|ld_data[5]~83_combout ;
wire \LSU|ld_data[5]~84_combout ;
wire \WB_MUX|Mux26~0_combout ;
wire \LSU|ld_data[6]~92_combout ;
wire \LSU|ld_data[6]~93_combout ;
wire \MUX_operand_b|Out[7]~37_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0_combout ;
wire \LSU|ld_data[8]~107_combout ;
wire \LSU|ld_data[8]~110_combout ;
wire \LSU|ld_data[8]~111_combout ;
wire \LSU|ld_data[8]~112_combout ;
wire \LSU|ld_data[8]~113_combout ;
wire \LSU|ld_data[9]~114_combout ;
wire \LSU|ld_data[8]~116_combout ;
wire \LSU|ld_data[8]~117_combout ;
wire \LSU|ld_data[9]~126_combout ;
wire \ALU|shifter|bsr|s2[10]~15_combout ;
wire \LSU|ld_data[10]~142_combout ;
wire \LSU|ld_data[10]~143_combout ;
wire \LSU|ld_data[10]~144_combout ;
wire \LSU|ld_data[10]~145_combout ;
wire \LSU|ld_data[10]~146_combout ;
wire \LSU|ld_data[10]~147_combout ;
wire \LSU|ld_data[10]~148_combout ;
wire \LSU|ld_data[11]~156_combout ;
wire \LSU|ld_data[12]~170_combout ;
wire \LSU|ld_data[12]~185_combout ;
wire \LSU|Data_memory|Mux133~2_combout ;
wire \LSU|ld_data[13]~187_combout ;
wire \LSU|ld_data[13]~189_combout ;
wire \LSU|ld_data[13]~200_combout ;
wire \LSU|ld_data[14]~202_combout ;
wire \LSU|ld_data[14]~203_combout ;
wire \LSU|ld_data[14]~204_combout ;
wire \LSU|ld_data[14]~215_combout ;
wire \LSU|ld_data[15]~219_combout ;
wire \LSU|ld_data[15]~220_combout ;
wire \LSU|ld_data~228_combout ;
wire \LSU|Output_Periph|Mux23~0_combout ;
wire \LSU|Output_Periph|Mux23~1_combout ;
wire \LSU|ld_data~229_combout ;
wire \LSU|ld_data~230_combout ;
wire \LSU|ld_data~231_combout ;
wire \LSU|ld_data~232_combout ;
wire \LSU|ld_data~233_combout ;
wire \LSU|ld_data[17]~239_combout ;
wire \LSU|ld_data[17]~240_combout ;
wire \LSU|ld_data[17]~241_combout ;
wire \MUX_operand_b|Out[18]~43_combout ;
wire \LSU|Output_Periph|Mux21~0_combout ;
wire \LSU|Output_Periph|Mux21~1_combout ;
wire \LSU|Output_Periph|Mux20~0_combout ;
wire \LSU|Output_Periph|Mux20~1_combout ;
wire \ALU|shifter|bsr|s3[19]~34_combout ;
wire \ALU|Mux12~3_combout ;
wire \ALU|Mux12~4_combout ;
wire \ALU|Mux12~5_combout ;
wire \LSU|ld_data[20]~266_combout ;
wire \LSU|ld_data[21]~274_combout ;
wire \ALU|Mux10~2_combout ;
wire \ALU|Mux10~3_combout ;
wire \ALU|Mux10~4_combout ;
wire \ALU|shifter|bsl|s3[6]~20_combout ;
wire \ALU|shifter|bsl|s2[22]~21_combout ;
wire \ALU|Mux9~0_combout ;
wire \ALU|Mux9~1_combout ;
wire \ALU|Mux9~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4_combout ;
wire \LSU|ld_data[22]~281_combout ;
wire \ALU|shifter|bsl|s3[7]~21_combout ;
wire \ALU|Mux8~0_combout ;
wire \LSU|Output_Periph|Mux23~2_combout ;
wire \LSU|Output_Periph|ld_data~9_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3_combout ;
wire \LSU|ld_data[27]~316_combout ;
wire \LSU|Output_Periph|ld_data~11_combout ;
wire \LSU|ld_data[27]~317_combout ;
wire \LSU|ld_data[27]~318_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4_combout ;
wire \ALU|shifter|bsl|s1[27]~51_combout ;
wire \MUX_operand_b|Out[28]~53_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0_combout ;
wire \ALU|Mux3~4_combout ;
wire \ALU|Mux3~5_combout ;
wire \LSU|Output_Periph|ld_data~12_combout ;
wire \LSU|Output_Periph|ld_data~13_combout ;
wire \ALU|Mux2~2_combout ;
wire \MUX_operand_b|Out[29]~54_combout ;
wire \ALU|Mux0~0_combout ;
wire \ALU|Mux1~0_combout ;
wire \ALU|Mux1~1_combout ;
wire \ALU|Mux1~2_combout ;
wire \ALU|Mux1~3_combout ;
wire \ALU|Mux1~4_combout ;
wire \ALU|Mux0~1_combout ;
wire \ALU|Mux0~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5_combout ;
wire \LSU|Output_Periph|HEX|Selector34~0_combout ;
wire \LSU|Output_Periph|HEX|Selector28~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][0]~20_combout ;
wire \LSU|Output_Periph|HEX|Selector24~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][0]~24_combout ;
wire \LSU|Output_Periph|HEX|Selector13~0_combout ;
wire \LSU|Data_memory|Mux6~1_combout ;
wire \LSU|Data_memory|Mux5~2_combout ;
wire \LSU|Data_memory|st_data0[2]~20_combout ;
wire \LSU|Data_memory|Mux1~3_combout ;
wire \LSU|Data_memory|st_data0[6]~35_combout ;
wire \clock_divier|dff0|q~regout ;
wire \ALU|Mux26~8_combout ;
wire \ALU|Mux17~7_combout ;
wire \ALU|shifter|bsl|s3[5]~24_combout ;
wire \ALU|Adder|CLA1|C~10_combout ;
wire \LSU|ld_data[10]~353_combout ;
wire \LSU|ld_data[10]~354_combout ;
wire \LSU|ld_data[8]~355_combout ;
wire \LSU|ld_data[8]~356_combout ;
wire \clock_divier|dff0|q~0_combout ;
wire \register_file|regs[2][28]~feeder_combout ;
wire \register_file|regs[2][29]~feeder_combout ;
wire \clock_divier|dff1|q~0_combout ;
wire \rst_ni~combout ;
wire \rst_ni~clkctrl_outclk ;
wire \clock_divier|dff1|q~regout ;
wire \clock_divier|dff1|q~clkctrl_outclk ;
wire \PC|PC_out[2]~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout ;
wire \register_file|Mux63~6_combout ;
wire \register_file|Mux63~3_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout ;
wire \Instruction_Memory|Mux0~0_combout ;
wire \Instruction_Memory|Mux15~0_combout ;
wire \Instruction_Memory|Mux10~0_combout ;
wire \Control_Unit|WideOr3~4_combout ;
wire \Instruction_Memory|Mux23~0_combout ;
wire \MUX_operand_b|Out[1]~58_combout ;
wire \Control_Unit|Decoder0~1_combout ;
wire \ALU_Control|Mux2~0_combout ;
wire \Instruction_Memory|Mux20~0_combout ;
wire \WB_MUX|Mux30~0_combout ;
wire \Control_Unit|WideOr3~combout ;
wire \MUX_operand_b|Out[0]~17_combout ;
wire \register_file|regs[25][0]~43_combout ;
wire \register_file|regs[25][0]~regout ;
wire \register_file|Mux31~0_combout ;
wire \ALU|Mux31~6_combout ;
wire \MUX_operand_b|Out[0]~18_combout ;
wire \Instruction_Memory|Mux7~0_combout ;
wire \Control_Unit|Decoder0~0_combout ;
wire \MUX_operand_b|Out[4]~19_combout ;
wire \MUX_operand_b|Out[0]~20_combout ;
wire \ALU|Mux31~4_combout ;
wire \ALU|Mux31~3_combout ;
wire \ALU|Mux31~7_combout ;
wire \Instruction_Memory|Mux11~0_combout ;
wire \ALU|Mux16~0_combout ;
wire \MUX_operand_b|Out[0]~56_combout ;
wire \ALU|shifter|bsl|s2[4]~2_combout ;
wire \MUX_operand_b|Out[3]~25_combout ;
wire \Instruction_Memory|Mux19~0_combout ;
wire \Instruction_Memory|Mux16~0_combout ;
wire \register_file|Mux60~0_combout ;
wire \Instruction_Memory|Mux28~0_combout ;
wire \Instruction_Memory|Mux31~0_combout ;
wire \register_file|Mux60~1_combout ;
wire \register_file|Mux60~2_combout ;
wire \MUX_operand_b|Out[3]~26_combout ;
wire \MUX_operand_b|Out[3]~27_combout ;
wire \ALU|shifter|bsl|s3[0]~8_combout ;
wire \MUX_operand_b|Out[4]~57_combout ;
wire \ALU|Mux12~0_combout ;
wire \ALU_Control|Operation[3]~0_combout ;
wire \ALU_Control|Mux3~0_combout ;
wire \MUX_operand_b|Out[21]~22_combout ;
wire \ALU|Adder|B_checked[3]~10_combout ;
wire \MUX_operand_b|Out[2]~23_combout ;
wire \Instruction_Memory|Mux17~0_combout ;
wire \register_file|regs[26][2]~regout ;
wire \register_file|regs[25][2]~regout ;
wire \register_file|Mux61~0_combout ;
wire \register_file|Mux61~1_combout ;
wire \register_file|Mux61~2_combout ;
wire \MUX_operand_b|Out[2]~21_combout ;
wire \MUX_operand_b|Out[2]~24_combout ;
wire \register_file|Mux32~1_combout ;
wire \register_file|Mux32~0_combout ;
wire \register_file|Mux32~2_combout ;
wire \MUX_operand_b|Out[31]~28_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout ;
wire \PC|PC_out[10]~feeder_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout ;
wire \PC|PC_out[20]~feeder_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout ;
wire \PC|PC_out[21]~feeder_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout ;
wire \PC|PC_out[22]~feeder_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout ;
wire \MUX_operand_b|Out[30]~55_combout ;
wire \register_file|regs[25][30]~regout ;
wire \register_file|Mux1~0_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0_combout ;
wire \WB_MUX|Mux20~0_combout ;
wire \ALU|Mux21~2_combout ;
wire \ALU|Mux21~9_combout ;
wire \ALU|shifter|bsl|s2[1]~23_combout ;
wire \ALU|shifter|bsr|s3[31]~26_combout ;
wire \ALU|shifter|bsr|s3[31]~27_combout ;
wire \register_file|Mux58~0_combout ;
wire \register_file|Mux58~1_combout ;
wire \register_file|Mux58~2_combout ;
wire \MUX_operand_b|Out[5]~30_combout ;
wire \ALU|Adder|B_checked[2]~9_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout ;
wire \ALU|Adder|CLA0|C~4_combout ;
wire \clk_ram~combout ;
wire \clk_ram~clkctrl_outclk ;
wire \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6_combout ;
wire \ALU|Mux29~1_combout ;
wire \ALU|Mux29~2_combout ;
wire \ALU|shifter|bsl|s3[0]~22_combout ;
wire \ALU|shifter|bsl|s3[2]~10_combout ;
wire \ALU|Mux29~3_combout ;
wire \LSU|Data_memory|unalign_addr[0]~0_combout ;
wire \LSU|Data_memory|addr1[0]~0_combout ;
wire \LSU|Data_memory|unalign_addr[0]~1 ;
wire \LSU|Data_memory|unalign_addr[1]~2_combout ;
wire \ALU_Control|Decoder0~1_combout ;
wire \LSU|Data_memory|addr1[1]~1_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ;
wire \ALU|Mux27~6_combout ;
wire \ALU|Mux27~7_combout ;
wire \ALU|shifter|bsl|s1[4]~1_combout ;
wire \ALU|shifter|bsl|s1[4]~0_combout ;
wire \ALU|shifter|bsl|s1[4]~2_combout ;
wire \ALU|shifter|bsl|s2[4]~3_combout ;
wire \ALU|Mux27~0_combout ;
wire \ALU|Mux27~1_combout ;
wire \ALU|Mux27~2_combout ;
wire \register_file|Mux57~0_combout ;
wire \register_file|regs[26][6]~regout ;
wire \register_file|Mux57~1_combout ;
wire \register_file|Mux57~2_combout ;
wire \MUX_operand_b|Out[6]~36_combout ;
wire \register_file|regs[26][9]~regout ;
wire \register_file|Mux54~0_combout ;
wire \register_file|Mux54~1_combout ;
wire \register_file|Mux54~2_combout ;
wire \MUX_operand_b|Out[9]~39_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout ;
wire \register_file|Mux39~1_combout ;
wire \register_file|regs[26][24]~regout ;
wire \register_file|Mux39~2_combout ;
wire \MUX_operand_b|Out[24]~49_combout ;
wire \LSU|ld_data[19]~249_combout ;
wire \LSU|ld_data[19]~235_combout ;
wire \LSU|Mux14~0_combout ;
wire \LSU|Output_Periph|comb~2_combout ;
wire \LSU|ld_data[19]~236_combout ;
wire \LSU|ld_data[19]~237_combout ;
wire \register_file|regs[26][10]~regout ;
wire \register_file|regs[2][0]~11_combout ;
wire \register_file|regs[2][10]~regout ;
wire \register_file|Mux53~1_combout ;
wire \register_file|Mux53~0_combout ;
wire \register_file|Mux53~2_combout ;
wire \MUX_operand_b|Out[10]~40_combout ;
wire \LSU|ld_data[9]~104_combout ;
wire \LSU|Data_memory|Mux181~0_combout ;
wire \LSU|Data_memory|Mux181~1_combout ;
wire \LSU|Data_memory|Mux180~0_combout ;
wire \LSU|Data_memory|Mux179~0_combout ;
wire \LSU|Data_memory|unalign_addr[1]~3 ;
wire \LSU|Data_memory|unalign_addr[2]~5 ;
wire \LSU|Data_memory|unalign_addr[3]~6_combout ;
wire \LSU|Data_memory|Mux178~0_combout ;
wire \LSU|Data_memory|unalign_addr[3]~7 ;
wire \LSU|Data_memory|unalign_addr[4]~8_combout ;
wire \LSU|Data_memory|Mux177~0_combout ;
wire \LSU|Data_memory|unalign_addr[4]~9 ;
wire \LSU|Data_memory|unalign_addr[5]~10_combout ;
wire \LSU|Data_memory|Mux176~0_combout ;
wire \LSU|Data_memory|unalign_addr[5]~11 ;
wire \LSU|Data_memory|unalign_addr[6]~12_combout ;
wire \LSU|Data_memory|Mux175~0_combout ;
wire \LSU|Data_memory|unalign_addr[6]~13 ;
wire \LSU|Data_memory|unalign_addr[7]~14_combout ;
wire \LSU|Data_memory|Mux174~0_combout ;
wire \ALU|shifter|bsl|s1[6]~13_combout ;
wire \ALU|shifter|bsl|s1[5]~3_combout ;
wire \ALU|shifter|bsl|s1[6]~14_combout ;
wire \ALU|shifter|bsl|s1[10]~15_combout ;
wire \ALU|shifter|bsl|s1[10]~16_combout ;
wire \ALU|shifter|bsl|s2[10]~14_combout ;
wire \ALU|shifter|bsl|s1[2]~5_combout ;
wire \ALU|shifter|bsl|s1[2]~6_combout ;
wire \ALU|shifter|bsl|s3[10]~18_combout ;
wire \ALU|Mux21~3_combout ;
wire \register_file|Mux36~1_combout ;
wire \register_file|Mux36~0_combout ;
wire \register_file|Mux36~2_combout ;
wire \MUX_operand_b|Out[27]~52_combout ;
wire \register_file|regs[26][21]~feeder_combout ;
wire \register_file|regs[26][21]~regout ;
wire \register_file|Mux42~1_combout ;
wire \register_file|Mux42~0_combout ;
wire \register_file|Mux42~2_combout ;
wire \MUX_operand_b|Out[21]~46_combout ;
wire \ALU|shifter|bsr|out~0_combout ;
wire \ALU|shifter|bsr|s0[30]~2_combout ;
wire \ALU|shifter|bsr|s1[28]~9_combout ;
wire \ALU|shifter|bsr|s3[28]~25_combout ;
wire \ALU|shifter|bsl|s1[8]~7_combout ;
wire \ALU|shifter|bsl|s1[8]~20_combout ;
wire \register_file|regs[2][12]~feeder_combout ;
wire \register_file|regs[2][12]~regout ;
wire \register_file|Mux19~0_combout ;
wire \ALU|shifter|bsl|s1[12]~10_combout ;
wire \ALU|shifter|bsl|s1[12]~21_combout ;
wire \ALU|shifter|bsl|s1[12]~22_combout ;
wire \ALU|shifter|bsl|s2[12]~8_combout ;
wire \ALU|shifter|bsl|s3[12]~13_combout ;
wire \ALU|Mux3~0_combout ;
wire \register_file|Mux37~0_combout ;
wire \register_file|regs[26][26]~regout ;
wire \register_file|Mux37~1_combout ;
wire \register_file|Mux37~2_combout ;
wire \MUX_operand_b|Out[26]~51_combout ;
wire \register_file|regs[26][23]~regout ;
wire \register_file|regs[2][23]~feeder_combout ;
wire \register_file|regs[2][23]~regout ;
wire \register_file|Mux40~1_combout ;
wire \register_file|Mux40~2_combout ;
wire \MUX_operand_b|Out[23]~48_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout ;
wire \ALU|Mux12~1_combout ;
wire \ALU|shifter|bsl|s1[11]~26_combout ;
wire \WB_MUX|Mux16~0_combout ;
wire \LSU|ld_data[15]~221_combout ;
wire \LSU|ld_data[15]~349_combout ;
wire \LSU|ld_data[15]~222_combout ;
wire \LSU|Data_memory|addr2[0]~13_combout ;
wire \LSU|Data_memory|addr2[0]~2_combout ;
wire \LSU|Data_memory|addr2[1]~3_combout ;
wire \LSU|Data_memory|addr2[2]~4_combout ;
wire \LSU|Data_memory|addr2[3]~5_combout ;
wire \LSU|Data_memory|addr2[4]~6_combout ;
wire \LSU|Data_memory|addr2[5]~7_combout ;
wire \LSU|Data_memory|addr2[6]~8_combout ;
wire \LSU|Data_memory|addr2[7]~9_combout ;
wire \LSU|Data_memory|unalign_addr[7]~15 ;
wire \LSU|Data_memory|unalign_addr[8]~16_combout ;
wire \LSU|Data_memory|addr2[8]~10_combout ;
wire \LSU|Data_memory|unalign_addr[8]~17 ;
wire \LSU|Data_memory|unalign_addr[9]~18_combout ;
wire \LSU|Data_memory|addr2[9]~11_combout ;
wire \LSU|Data_memory|unalign_addr[9]~19 ;
wire \LSU|Data_memory|unalign_addr[10]~20_combout ;
wire \LSU|Data_memory|addr2[10]~12_combout ;
wire \MUX_operand_b|Out[22]~47_combout ;
wire \register_file|regs[25][22]~feeder_combout ;
wire \register_file|regs[25][22]~regout ;
wire \register_file|Mux9~0_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0_combout ;
wire \register_file|regs[26][20]~regout ;
wire \register_file|Mux43~1_combout ;
wire \register_file|Mux43~2_combout ;
wire \register_file|regs[2][19]~regout ;
wire \register_file|Mux44~1_combout ;
wire \register_file|regs[26][19]~regout ;
wire \register_file|Mux44~2_combout ;
wire \MUX_operand_b|Out[19]~44_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0_combout ;
wire \MUX_operand_b|Out[17]~42_combout ;
wire \ALU|Mux14~8_combout ;
wire \register_file|Mux47~1_combout ;
wire \register_file|regs[25][16]~regout ;
wire \register_file|Mux47~0_combout ;
wire \register_file|Mux47~2_combout ;
wire \MUX_operand_b|Out[16]~41_combout ;
wire \ALU|shifter|bsl|s2[8]~12_combout ;
wire \ALU|shifter|bsr|s3[24]~13_combout ;
wire \ALU|shifter|bsr|s1[15]~17_combout ;
wire \register_file|Mux14~0_combout ;
wire \ALU|shifter|bsr|s1[17]~16_combout ;
wire \ALU|shifter|bsr|s1[16]~18_combout ;
wire \ALU|shifter|bsr|s1[20]~14_combout ;
wire \ALU|shifter|bsr|s1[21]~13_combout ;
wire \ALU|shifter|bsr|s1[20]~15_combout ;
wire \ALU|shifter|bsr|s2[16]~1_combout ;
wire \ALU|shifter|bsr|s3[16]~14_combout ;
wire \ALU|shifter|bsl|s1[16]~29_combout ;
wire \ALU|shifter|bsl|s1[16]~30_combout ;
wire \ALU|shifter|bsl|s2[16]~15_combout ;
wire \ALU|Mux15~1_combout ;
wire \ALU|Mux15~2_combout ;
wire \ALU|Mux15~3_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0_combout ;
wire \register_file|Mux48~1_combout ;
wire \register_file|regs[25][15]~feeder_combout ;
wire \register_file|regs[25][15]~regout ;
wire \register_file|Mux48~0_combout ;
wire \register_file|Mux48~2_combout ;
wire \register_file|Mux55~0_combout ;
wire \register_file|regs[2][8]~regout ;
wire \register_file|Mux55~1_combout ;
wire \register_file|Mux55~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout ;
wire \register_file|Mux56~1_combout ;
wire \register_file|regs[25][7]~regout ;
wire \register_file|Mux56~0_combout ;
wire \register_file|Mux56~2_combout ;
wire \MUX_operand_b|Out[7]~29_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout ;
wire \ALU|Adder|CLA0|C~7_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ;
wire \ALU|Adder|CLA0|C~5_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ;
wire \register_file|regs[25][11]~regout ;
wire \register_file|Mux20~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ;
wire \ALU|Adder|CLA0|g~1_combout ;
wire \ALU|Adder|CLA0|g~2_combout ;
wire \ALU|Adder|CLA0|g~3_combout ;
wire \register_file|regs[2][13]~regout ;
wire \register_file|Mux50~1_combout ;
wire \register_file|regs[26][13]~regout ;
wire \register_file|Mux50~0_combout ;
wire \register_file|Mux50~2_combout ;
wire \MUX_operand_b|Out[13]~31_combout ;
wire \WB_MUX|Mux18~0_combout ;
wire \LSU|Data_memory|addr1[3]~3_combout ;
wire \LSU|Data_memory|addr1[4]~4_combout ;
wire \LSU|Data_memory|addr1[5]~5_combout ;
wire \LSU|Data_memory|addr1[6]~6_combout ;
wire \LSU|Data_memory|addr1[7]~7_combout ;
wire \LSU|Data_memory|addr1[8]~8_combout ;
wire \LSU|Data_memory|addr1[9]~9_combout ;
wire \LSU|Data_memory|addr1[10]~10_combout ;
wire \register_file|Mux51~3_combout ;
wire \LSU|Data_memory|st_data1[2]~0_combout ;
wire \register_file|Mux59~0_combout ;
wire \register_file|regs[2][4]~regout ;
wire \register_file|Mux59~1_combout ;
wire \register_file|Mux59~2_combout ;
wire \register_file|Mux59~3_combout ;
wire \LSU|Data_memory|Mux3~1_combout ;
wire \LSU|Data_memory|st_data1[2]~1_combout ;
wire \LSU|Data_memory|st_data1[4]~15_combout ;
wire \LSU|Data_memory|st_data1[4]~16_combout ;
wire \LSU|Data_memory|st_data1[4]~17_combout ;
wire \LSU|Data_memory|Mux2~0_combout ;
wire \register_file|Mux58~3_combout ;
wire \LSU|Data_memory|Mux2~1_combout ;
wire \LSU|Data_memory|st_data1[5]~18_combout ;
wire \LSU|Data_memory|st_data1[5]~19_combout ;
wire \LSU|Data_memory|st_data1[5]~20_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \LSU|Data_memory|Mux133~0_combout ;
wire \LSU|Data_memory|Mux1~0_combout ;
wire \register_file|Mux57~3_combout ;
wire \LSU|Data_memory|st_data1[2]~2_combout ;
wire \LSU|Data_memory|Mux1~1_combout ;
wire \LSU|Data_memory|st_data1[6]~21_combout ;
wire \LSU|Data_memory|st_data1[6]~22_combout ;
wire \LSU|Data_memory|st_data1[6]~23_combout ;
wire \LSU|Data_memory|Mux0~1_combout ;
wire \LSU|Data_memory|st_data1[7]~24_combout ;
wire \LSU|Data_memory|Mux0~0_combout ;
wire \LSU|Data_memory|st_data1[7]~25_combout ;
wire \LSU|Data_memory|st_data1[7]~26_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \register_file|Mux33~3_combout ;
wire \LSU|Data_memory|st_data3[7]~1_combout ;
wire \LSU|Data_memory|st_data3[6]~21_combout ;
wire \LSU|Data_memory|st_data3[7]~0_combout ;
wire \LSU|Data_memory|st_data3[6]~22_combout ;
wire \LSU|Data_memory|st_data3[6]~23_combout ;
wire \LSU|Data_memory|st_data3[7]~2_combout ;
wire \LSU|Data_memory|st_data3[7]~24_combout ;
wire \LSU|Data_memory|st_data3[7]~25_combout ;
wire \LSU|Data_memory|st_data3[7]~26_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \LSU|Data_memory|Mux107~0_combout ;
wire \LSU|Data_memory|Mux172~0_combout ;
wire \LSU|Data_memory|Mux171~0_combout ;
wire \LSU|Data_memory|Mux1~2_combout ;
wire \LSU|Data_memory|st_data0[6]~36_combout ;
wire \LSU|Data_memory|st_data0[6]~37_combout ;
wire \ALU_Control|Decoder0~0_combout ;
wire \LSU|Data_memory|st_data0[4]~9_combout ;
wire \LSU|Data_memory|st_data0[1]~14_combout ;
wire \LSU|Data_memory|st_data0[6]~38_combout ;
wire \LSU|Data_memory|st_data0[7]~39_combout ;
wire \LSU|Data_memory|Mux0~3_combout ;
wire \LSU|Data_memory|Mux0~2_combout ;
wire \LSU|Data_memory|st_data0[7]~40_combout ;
wire \LSU|Data_memory|st_data0[7]~41_combout ;
wire \LSU|Data_memory|st_data0[7]~42_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \LSU|Data_memory|Mux107~1_combout ;
wire \LSU|Data_memory|Mux107~2_combout ;
wire \LSU|ld_data[13]~169_combout ;
wire \register_file|Mux50~3_combout ;
wire \LSU|ld_data[9]~105_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ;
wire \register_file|Mux56~3_combout ;
wire \LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ;
wire \LSU|Output_Periph|comb~4_combout ;
wire \LSU|Output_Periph|Mux65~0_combout ;
wire \LSU|ld_data[13]~179_combout ;
wire \ALU|shifter|bsl|s0[1]~0_combout ;
wire \ALU|shifter|bsl|s3[1]~9_combout ;
wire \ALU|shifter|bsr|s1[26]~28_combout ;
wire \ALU|shifter|bsr|s1[25]~29_combout ;
wire \ALU|shifter|bsr|s0[31]~3_combout ;
wire \ALU|shifter|bsr|s1[29]~26_combout ;
wire \ALU|shifter|bsr|s1[29]~27_combout ;
wire \ALU|shifter|bsr|s3[25]~18_combout ;
wire \ALU|shifter|bsr|s3[17]~19_combout ;
wire \ALU|shifter|bsr|s3[1]~16_combout ;
wire \ALU|shifter|bsr|s1[5]~24_combout ;
wire \ALU|shifter|bsr|s1[5]~23_combout ;
wire \ALU|shifter|bsr|s1[5]~25_combout ;
wire \ALU|shifter|bsr|s3[1]~17_combout ;
wire \ALU|shifter|bsr|s1[13]~0_combout ;
wire \ALU|shifter|bsr|s1[13]~19_combout ;
wire \ALU|shifter|bsr|s1[13]~20_combout ;
wire \ALU|shifter|bsr|s1[10]~21_combout ;
wire \ALU|shifter|bsr|s1[9]~22_combout ;
wire \ALU|shifter|bsr|s2[9]~2_combout ;
wire \ALU|Mux30~0_combout ;
wire \ALU|Mux30~1_combout ;
wire \ALU|Mux30~2_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~0_combout ;
wire \LSU|ld_data[9]~108_combout ;
wire \LSU|ld_data[9]~109_combout ;
wire \register_file|Mux34~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ;
wire \LSU|Data_memory|st_data0[4]~8_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~4_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~6_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ;
wire \LSU|Output_Periph|HEX|Selector8~0_combout ;
wire \LSU|Output_Periph|HEX|Selector8~1_combout ;
wire \ALU_Control|Decoder0~2_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][0]~28_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~7_combout ;
wire \LSU|Output_Periph|comb~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][5]~regout ;
wire \LSU|ld_data[13]~188_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ;
wire \LSU|Output_Periph|HEX|Selector22~0_combout ;
wire \LSU|Output_Periph|HEX|Selector22~1_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~5_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][5]~regout ;
wire \LSU|ld_data[9]~129_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][5]~5_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ;
wire \LSU|Output_Periph|HEX|Decoder0~2_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~12_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][5]~regout ;
wire \LSU|ld_data[13]~190_combout ;
wire \LSU|ld_data[13]~191_combout ;
wire \LSU|ld_data[13]~192_combout ;
wire \LSU|ld_data[13]~193_combout ;
wire \LSU|ld_data[13]~194_combout ;
wire \LSU|ld_data[13]~195_combout ;
wire \LSU|ld_data[13]~196_combout ;
wire \LSU|ld_data[13]~197_combout ;
wire \LSU|ld_data[9]~121_combout ;
wire \LSU|ld_data[9]~122_combout ;
wire \LSU|ld_data[13]~198_combout ;
wire \LSU|ld_data[13]~199_combout ;
wire \LSU|ld_data[13]~201_combout ;
wire \WB_MUX|Mux18~1_combout ;
wire \register_file|regs~24_combout ;
wire \register_file|regs[25][13]~regout ;
wire \register_file|Mux18~0_combout ;
wire \ALU|Adder|CLA0|g~0_combout ;
wire \ALU|Adder|CLA0|g~4_combout ;
wire \ALU|Adder|CLA0|C~6_combout ;
wire \ALU|Adder|CLA0|g~5_combout ;
wire \ALU|Adder|CLA0|g~6_combout ;
wire \ALU|Adder|CLA0|g~7_combout ;
wire \ALU|Adder|CLA0|g~8_combout ;
wire \ALU|Mux15~4_combout ;
wire \ALU|Mux15~5_combout ;
wire \ALU|Mux15~6_combout ;
wire \LSU|Input_Periph|ld_data[16]~feeder_combout ;
wire \LSU|ld_data~226_combout ;
wire \register_file|Mux55~3_combout ;
wire \LSU|Data_memory|Mux7~0_combout ;
wire \LSU|Data_memory|Mux7~1_combout ;
wire \LSU|Data_memory|st_data1[0]~3_combout ;
wire \LSU|Data_memory|st_data1[0]~4_combout ;
wire \LSU|Data_memory|st_data1[0]~5_combout ;
wire \register_file|regs[2][25]~regout ;
wire \register_file|Mux38~1_combout ;
wire \register_file|Mux38~0_combout ;
wire \register_file|Mux38~2_combout ;
wire \LSU|Data_memory|Mux6~0_combout ;
wire \register_file|Mux62~1_combout ;
wire \register_file|regs[26][1]~regout ;
wire \register_file|Mux62~2_combout ;
wire \register_file|Mux62~3_combout ;
wire \LSU|Data_memory|st_data1[1]~6_combout ;
wire \LSU|Data_memory|st_data1[1]~7_combout ;
wire \LSU|Data_memory|st_data1[1]~8_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \LSU|Data_memory|st_data3[0]~3_combout ;
wire \LSU|Data_memory|st_data3[0]~4_combout ;
wire \LSU|Data_memory|st_data3[0]~5_combout ;
wire \LSU|Data_memory|st_data3[1]~6_combout ;
wire \LSU|Data_memory|st_data3[1]~7_combout ;
wire \LSU|Data_memory|st_data3[1]~8_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \LSU|Data_memory|Mux138~3_combout ;
wire \register_file|Mux47~3_combout ;
wire \LSU|Data_memory|st_data2[0]~28_combout ;
wire \LSU|Data_memory|st_data2[0]~4_combout ;
wire \LSU|Data_memory|Mux7~3_combout ;
wire \LSU|Data_memory|Mux7~2_combout ;
wire \LSU|Data_memory|st_data2[0]~5_combout ;
wire \LSU|Data_memory|st_data2[0]~6_combout ;
wire \register_file|Mux46~3_combout ;
wire \LSU|Data_memory|st_data2[1]~7_combout ;
wire \LSU|Data_memory|Mux6~3_combout ;
wire \LSU|Data_memory|st_data2[1]~8_combout ;
wire \LSU|Data_memory|st_data2[1]~9_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \LSU|Data_memory|st_data0[0]~10_combout ;
wire \LSU|Data_memory|st_data0[0]~11_combout ;
wire \LSU|Data_memory|st_data0[0]~12_combout ;
wire \LSU|Data_memory|st_data0[0]~43_combout ;
wire \LSU|Data_memory|st_data0[0]~13_combout ;
wire \LSU|Data_memory|Mux6~2_combout ;
wire \LSU|Data_memory|st_data0[1]~16_combout ;
wire \LSU|Data_memory|st_data0[1]~15_combout ;
wire \LSU|Data_memory|st_data0[1]~17_combout ;
wire \LSU|Data_memory|st_data0[1]~18_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \LSU|Data_memory|Mux138~2_combout ;
wire \LSU|ld_data[16]~224_combout ;
wire \LSU|Data_memory|Mux162~0_combout ;
wire \LSU|Data_memory|Mux162~1_combout ;
wire \LSU|ld_data[16]~225_combout ;
wire \LSU|ld_data[16]~234_combout ;
wire \LSU|ld_data[16]~350_combout ;
wire \WB_MUX|Mux15~0_combout ;
wire \WB_MUX|Mux15~1_combout ;
wire \register_file|regs~27_combout ;
wire \register_file|regs[2][16]~regout ;
wire \register_file|Mux15~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3_combout ;
wire \ALU|Mux14~5_combout ;
wire \ALU|Mux14~6_combout ;
wire \ALU|shifter|bsl|s1[14]~11_combout ;
wire \ALU|shifter|bsl|s1[13]~12_combout ;
wire \ALU|shifter|bsl|s1[17]~31_combout ;
wire \ALU|shifter|bsl|s1[17]~32_combout ;
wire \ALU|shifter|bsl|s2[17]~16_combout ;
wire \ALU|Mux12~2_combout ;
wire \ALU|Mux14~2_combout ;
wire \ALU|Mux14~3_combout ;
wire \ALU|Mux14~4_combout ;
wire \ALU|Mux14~7_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout ;
wire \WB_MUX|Mux14~0_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \LSU|Data_memory|Mux137~3_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \LSU|Data_memory|Mux137~2_combout ;
wire \LSU|ld_data[19]~246_combout ;
wire \LSU|ld_data[19]~242_combout ;
wire \register_file|Mux48~3_combout ;
wire \LSU|Output_Periph|Mux0~0_combout ;
wire \LSU|ld_data[17]~243_combout ;
wire \LSU|ld_data[17]~244_combout ;
wire \LSU|ld_data[17]~247_combout ;
wire \LSU|ld_data[17]~248_combout ;
wire \LSU|ld_data[17]~250_combout ;
wire \WB_MUX|Mux14~1_combout ;
wire \register_file|regs~28_combout ;
wire \register_file|regs[25][17]~feeder_combout ;
wire \register_file|regs[25][17]~regout ;
wire \register_file|Mux46~0_combout ;
wire \register_file|regs[2][17]~feeder_combout ;
wire \register_file|regs[2][17]~regout ;
wire \register_file|Mux46~1_combout ;
wire \register_file|Mux46~2_combout ;
wire \register_file|regs[26][18]~feeder_combout ;
wire \register_file|regs[26][18]~regout ;
wire \register_file|regs[2][18]~regout ;
wire \register_file|Mux45~1_combout ;
wire \register_file|Mux45~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7_combout ;
wire \ALU|Mux12~6_combout ;
wire \ALU|Mux12~7_combout ;
wire \ALU|Mux12~8_combout ;
wire \WB_MUX|Mux12~0_combout ;
wire \register_file|Mux37~3_combout ;
wire \LSU|Data_memory|Mux5~0_combout ;
wire \LSU|Data_memory|Mux5~1_combout ;
wire \LSU|Data_memory|st_data3[2]~9_combout ;
wire \LSU|Data_memory|st_data3[2]~10_combout ;
wire \LSU|Data_memory|st_data3[2]~11_combout ;
wire \LSU|Data_memory|Mux4~0_combout ;
wire \LSU|Data_memory|Mux4~1_combout ;
wire \LSU|Data_memory|st_data3[3]~12_combout ;
wire \LSU|Data_memory|st_data3[3]~13_combout ;
wire \LSU|Data_memory|st_data3[3]~14_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \register_file|Mux53~3_combout ;
wire \LSU|Data_memory|st_data1[2]~9_combout ;
wire \LSU|Data_memory|st_data1[2]~10_combout ;
wire \LSU|Data_memory|st_data1[2]~11_combout ;
wire \register_file|Mux60~3_combout ;
wire \LSU|Data_memory|st_data1[3]~12_combout ;
wire \LSU|Data_memory|st_data1[3]~13_combout ;
wire \LSU|Data_memory|st_data1[3]~14_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \LSU|Data_memory|Mux135~3_combout ;
wire \LSU|Output_Periph|ld_data~4_combout ;
wire \LSU|ld_data[19]~352_combout ;
wire \LSU|ld_data[19]~351_combout ;
wire \LSU|ld_data[17]~238_combout ;
wire \LSU|ld_data[19]~259_combout ;
wire \LSU|ld_data[19]~260_combout ;
wire \LSU|ld_data[19]~261_combout ;
wire \LSU|ld_data[19]~262_combout ;
wire \LSU|ld_data[19]~263_combout ;
wire \LSU|Data_memory|st_data0[2]~19_combout ;
wire \LSU|Data_memory|st_data0[2]~21_combout ;
wire \LSU|Data_memory|st_data0[2]~22_combout ;
wire \LSU|Data_memory|Mux4~2_combout ;
wire \LSU|Data_memory|Mux4~3_combout ;
wire \LSU|Data_memory|st_data0[3]~24_combout ;
wire \LSU|Data_memory|st_data0[3]~23_combout ;
wire \LSU|Data_memory|st_data0[3]~25_combout ;
wire \LSU|Data_memory|st_data0[3]~26_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \LSU|Data_memory|Mux135~2_combout ;
wire \LSU|ld_data[19]~264_combout ;
wire \LSU|ld_data[19]~265_combout ;
wire \WB_MUX|Mux12~1_combout ;
wire \register_file|regs~30_combout ;
wire \register_file|regs[25][19]~regout ;
wire \register_file|Mux12~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ;
wire \ALU|Adder|C~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout ;
wire \ALU|Mux9~3_combout ;
wire \ALU|Mux9~4_combout ;
wire \ALU|Mux9~5_combout ;
wire \register_file|Mux40~3_combout ;
wire \LSU|Data_memory|st_data2[7]~25_combout ;
wire \LSU|Data_memory|st_data2[7]~26_combout ;
wire \LSU|Data_memory|st_data2[7]~27_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \LSU|Data_memory|Mux132~2_combout ;
wire \LSU|ld_data[19]~245_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][6]~6_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][6]~regout ;
wire \LSU|Output_Periph|HEX|Decoder0~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ;
wire \register_file|Mux49~0_combout ;
wire \register_file|regs[26][14]~regout ;
wire \register_file|Mux49~1_combout ;
wire \register_file|Mux49~2_combout ;
wire \register_file|Mux49~3_combout ;
wire \LSU|Output_Periph|HEX|Selector28~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][0]~16_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][6]~regout ;
wire \LSU|Output_Periph|Mux17~0_combout ;
wire \LSU|Output_Periph|Mux17~1_combout ;
wire \LSU|ld_data[22]~282_combout ;
wire \LSU|ld_data[22]~283_combout ;
wire \LSU|ld_data[22]~284_combout ;
wire \LSU|ld_data[22]~285_combout ;
wire \LSU|ld_data[22]~286_combout ;
wire \LSU|ld_data[22]~287_combout ;
wire \LSU|ld_data[22]~288_combout ;
wire \WB_MUX|Mux9~0_combout ;
wire \WB_MUX|Mux9~1_combout ;
wire \register_file|regs~33_combout ;
wire \register_file|regs[26][22]~feeder_combout ;
wire \register_file|regs[26][22]~regout ;
wire \register_file|Mux41~0_combout ;
wire \register_file|Mux41~1_combout ;
wire \register_file|Mux41~2_combout ;
wire \register_file|Mux41~3_combout ;
wire \LSU|Data_memory|st_data2[6]~22_combout ;
wire \LSU|Data_memory|st_data2[6]~23_combout ;
wire \LSU|Data_memory|st_data2[6]~24_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \LSU|Data_memory|Mux107~3_combout ;
wire \LSU|ld_data[15]~217_combout ;
wire \LSU|ld_data[15]~218_combout ;
wire \LSU|ld_data[15]~223_combout ;
wire \WB_MUX|Mux16~1_combout ;
wire \register_file|regs~26_combout ;
wire \register_file|regs[2][15]~feeder_combout ;
wire \register_file|regs[2][15]~regout ;
wire \register_file|Mux16~0_combout ;
wire \ALU|shifter|bsl|s1[15]~27_combout ;
wire \ALU|shifter|bsl|s1[15]~17_combout ;
wire \ALU|shifter|bsl|s1[15]~28_combout ;
wire \ALU|shifter|bsl|s2[15]~10_combout ;
wire \ALU|shifter|bsl|s1[19]~33_combout ;
wire \ALU|shifter|bsl|s1[19]~36_combout ;
wire \ALU|shifter|bsl|s2[23]~22_combout ;
wire \ALU|Mux8~1_combout ;
wire \ALU|Mux8~2_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7_combout ;
wire \ALU|Mux8~3_combout ;
wire \ALU|Mux8~4_combout ;
wire \ALU|Mux8~5_combout ;
wire \WB_MUX|Mux8~0_combout ;
wire \LSU|Data_memory|Mux107~4_combout ;
wire \LSU|ld_data~290_combout ;
wire \LSU|ld_data~227_combout ;
wire \LSU|Output_Periph|Mux58~0_combout ;
wire \LSU|ld_data~289_combout ;
wire \LSU|ld_data~291_combout ;
wire \LSU|ld_data~292_combout ;
wire \LSU|ld_data[23]~293_combout ;
wire \LSU|ld_data[23]~294_combout ;
wire \LSU|ld_data[23]~295_combout ;
wire \WB_MUX|Mux8~1_combout ;
wire \register_file|regs~34_combout ;
wire \register_file|regs[25][23]~regout ;
wire \register_file|Mux8~0_combout ;
wire \ALU|shifter|bsl|s1[26]~49_combout ;
wire \ALU|shifter|bsl|s1[26]~50_combout ;
wire \ALU|shifter|bsl|s1[23]~41_combout ;
wire \ALU|shifter|bsl|s1[22]~39_combout ;
wire \ALU|shifter|bsl|s1[22]~42_combout ;
wire \ALU|Mux5~2_combout ;
wire \ALU|shifter|bsl|s1[14]~18_combout ;
wire \ALU|shifter|bsl|s1[18]~34_combout ;
wire \ALU|shifter|bsl|s2[18]~17_combout ;
wire \ALU|Mux5~3_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout ;
wire \ALU|Adder|CLA1|C~0_combout ;
wire \ALU|Adder|CLA1|C~3_combout ;
wire \ALU|Adder|CLA1|C~2_combout ;
wire \ALU|Adder|CLA1|C~4_combout ;
wire \ALU|Adder|CLA1|C~11_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ;
wire \ALU|Mux5~0_combout ;
wire \ALU|Mux5~1_combout ;
wire \ALU|Mux5~4_combout ;
wire \LSU|Output_Periph|ld_data~10_combout ;
wire \LSU|ld_data[29]~299_combout ;
wire \LSU|ld_data[29]~296_combout ;
wire \LSU|ld_data[26]~311_combout ;
wire \LSU|ld_data[26]~312_combout ;
wire \LSU|ld_data[26]~313_combout ;
wire \LSU|ld_data[24]~297_combout ;
wire \LSU|ld_data[24]~298_combout ;
wire \register_file|Mux45~3_combout ;
wire \LSU|Data_memory|st_data2[2]~10_combout ;
wire \LSU|Data_memory|Mux5~3_combout ;
wire \LSU|Data_memory|st_data2[2]~11_combout ;
wire \LSU|Data_memory|st_data2[2]~12_combout ;
wire \LSU|Data_memory|st_data2[3]~13_combout ;
wire \LSU|Data_memory|st_data2[3]~14_combout ;
wire \LSU|Data_memory|st_data2[3]~15_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \LSU|Data_memory|Mux136~1_combout ;
wire \LSU|Data_memory|Mux136~3_combout ;
wire \LSU|ld_data[24]~303_combout ;
wire \LSU|ld_data[26]~314_combout ;
wire \LSU|ld_data[26]~315_combout ;
wire \WB_MUX|Mux5~0_combout ;
wire \WB_MUX|Mux5~1_combout ;
wire \register_file|regs~37_combout ;
wire \register_file|regs[2][26]~regout ;
wire \register_file|Mux5~0_combout ;
wire \ALU|shifter|bsl|s0[26]~1_combout ;
wire \ALU|Mux29~4_combout ;
wire \ALU|shifter|bsl|s1[25]~45_combout ;
wire \ALU|shifter|bsl|s1[24]~46_combout ;
wire \register_file|Mux3~0_combout ;
wire \ALU|shifter|bsl|s0[28]~3_combout ;
wire \ALU|Mux3~1_combout ;
wire \ALU|shifter|bsl|s2[20]~19_combout ;
wire \ALU|Mux3~2_combout ;
wire \ALU|Mux3~3_combout ;
wire \ALU|Mux3~6_combout ;
wire \LSU|Output_Periph|ld_data~5_combout ;
wire \register_file|Mux43~3_combout ;
wire \LSU|Output_Periph|HEX|Selector30~0_combout ;
wire \LSU|Output_Periph|HEX|Selector30~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][4]~regout ;
wire \LSU|Output_Periph|Mux19~0_combout ;
wire \LSU|Output_Periph|Mux19~1_combout ;
wire \LSU|ld_data[28]~321_combout ;
wire \LSU|ld_data[28]~322_combout ;
wire \LSU|ld_data[28]~323_combout ;
wire \LSU|Data_memory|Mux3~2_combout ;
wire \LSU|Data_memory|Mux3~3_combout ;
wire \LSU|Data_memory|st_data0[4]~28_combout ;
wire \LSU|Data_memory|st_data0[4]~27_combout ;
wire \LSU|Data_memory|st_data0[4]~29_combout ;
wire \LSU|Data_memory|st_data0[4]~30_combout ;
wire \LSU|Data_memory|st_data0[5]~31_combout ;
wire \LSU|Data_memory|Mux2~3_combout ;
wire \LSU|Data_memory|Mux2~2_combout ;
wire \LSU|Data_memory|st_data0[5]~32_combout ;
wire \LSU|Data_memory|st_data0[5]~33_combout ;
wire \LSU|Data_memory|st_data0[5]~34_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \LSU|Data_memory|st_data2[4]~16_combout ;
wire \LSU|Data_memory|st_data2[4]~17_combout ;
wire \LSU|Data_memory|st_data2[4]~18_combout ;
wire \LSU|Data_memory|st_data2[5]~19_combout ;
wire \LSU|Data_memory|st_data2[5]~20_combout ;
wire \LSU|Data_memory|st_data2[5]~21_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \LSU|Data_memory|Mux134~1_combout ;
wire \LSU|Data_memory|st_data3[5]~18_combout ;
wire \LSU|Data_memory|st_data3[5]~19_combout ;
wire \LSU|Data_memory|st_data3[5]~20_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \LSU|Data_memory|Mux134~3_combout ;
wire \LSU|ld_data[28]~324_combout ;
wire \LSU|ld_data[28]~325_combout ;
wire \WB_MUX|Mux3~0_combout ;
wire \WB_MUX|Mux3~1_combout ;
wire \register_file|regs~39_combout ;
wire \register_file|regs[25][28]~regout ;
wire \register_file|Mux35~0_combout ;
wire \register_file|Mux35~1_combout ;
wire \register_file|Mux35~2_combout ;
wire \register_file|Mux35~3_combout ;
wire \LSU|Data_memory|st_data3[4]~15_combout ;
wire \LSU|Data_memory|Mux3~0_combout ;
wire \LSU|Data_memory|st_data3[4]~16_combout ;
wire \LSU|Data_memory|st_data3[4]~17_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \LSU|Data_memory|Mux133~3_combout ;
wire \LSU|Output_Periph|HEX|Selector29~0_combout ;
wire \LSU|Output_Periph|HEX|Selector29~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][5]~regout ;
wire \LSU|Output_Periph|Mux18~0_combout ;
wire \LSU|Output_Periph|Mux18~1_combout ;
wire \LSU|ld_data[21]~275_combout ;
wire \LSU|ld_data[21]~276_combout ;
wire \LSU|ld_data[21]~277_combout ;
wire \LSU|ld_data[21]~278_combout ;
wire \LSU|ld_data[21]~279_combout ;
wire \LSU|ld_data[21]~280_combout ;
wire \ALU|Mux10~8_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8_combout ;
wire \ALU|Mux10~5_combout ;
wire \ALU|Mux10~6_combout ;
wire \ALU|Mux10~7_combout ;
wire \WB_MUX|Mux10~0_combout ;
wire \WB_MUX|Mux10~1_combout ;
wire \register_file|regs~32_combout ;
wire \register_file|regs[2][21]~regout ;
wire \register_file|Mux10~0_combout ;
wire \ALU|shifter|bsl|s1[24]~43_combout ;
wire \ALU|shifter|bsl|s1[23]~44_combout ;
wire \ALU|shifter|bsl|s2[19]~18_combout ;
wire \ALU|shifter|bsl|s0[27]~2_combout ;
wire \ALU|shifter|bsl|s1[27]~52_combout ;
wire \ALU|Mux4~2_combout ;
wire \ALU|Mux4~3_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5_combout ;
wire \ALU|Mux4~0_combout ;
wire \ALU|Mux4~1_combout ;
wire \ALU|Mux4~4_combout ;
wire \WB_MUX|Mux4~0_combout ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \LSU|Data_memory|Mux135~1_combout ;
wire \LSU|ld_data[27]~319_combout ;
wire \LSU|ld_data[27]~320_combout ;
wire \WB_MUX|Mux4~1_combout ;
wire \register_file|regs~38_combout ;
wire \register_file|regs[2][27]~feeder_combout ;
wire \register_file|regs[2][27]~regout ;
wire \register_file|Mux4~0_combout ;
wire \register_file|regs[25][29]~regout ;
wire \register_file|Mux2~0_combout ;
wire \ALU|shifter|bsr|s1[26]~34_combout ;
wire \ALU|shifter|bsr|s1[26]~35_combout ;
wire \ALU|shifter|bsr|s2[26]~16_combout ;
wire \ALU|shifter|bsr|s2[26]~17_combout ;
wire \ALU|shifter|bsr|s3[26]~39_combout ;
wire \ALU|Mux21~4_combout ;
wire \ALU|shifter|bsr|s1[23]~36_combout ;
wire \ALU|shifter|bsr|s1[22]~37_combout ;
wire \ALU|shifter|bsr|s1[19]~38_combout ;
wire \ALU|shifter|bsr|s1[18]~39_combout ;
wire \ALU|shifter|bsr|s2[18]~14_combout ;
wire \ALU|Mux21~5_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout ;
wire \ALU|Mux21~6_combout ;
wire \ALU|Mux21~7_combout ;
wire \ALU|Mux21~8_combout ;
wire \LSU|Data_memory|Mux173~0_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \LSU|Data_memory|Mux136~2_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[7]~feeder_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ;
wire \LSU|ld_data[9]~106_combout ;
wire \LSU|ld_data[9]~118_combout ;
wire \LSU|ld_data[10]~149_combout ;
wire \LSU|ld_data[10]~150_combout ;
wire \LSU|ld_data[10]~151_combout ;
wire \LSU|ld_data[10]~152_combout ;
wire \LSU|ld_data[10]~153_combout ;
wire \WB_MUX|Mux21~0_combout ;
wire \WB_MUX|Mux21~1_combout ;
wire \register_file|regs~21_combout ;
wire \register_file|regs[25][10]~regout ;
wire \register_file|Mux21~0_combout ;
wire \ALU|shifter|bsr|s1[7]~4_combout ;
wire \ALU|shifter|bsr|s1[7]~52_combout ;
wire \ALU|shifter|bsr|s1[7]~54_combout ;
wire \ALU|shifter|bsr|s1[15]~40_combout ;
wire \ALU|shifter|bsr|s1[15]~46_combout ;
wire \ALU|shifter|bsr|s1[19]~45_combout ;
wire \ALU|shifter|bsr|s2[15]~11_combout ;
wire \ALU|Mux24~0_combout ;
wire \ALU|shifter|bsr|s3[23]~31_combout ;
wire \ALU|shifter|bsr|s1[24]~11_combout ;
wire \ALU|shifter|bsr|s1[23]~44_combout ;
wire \ALU|shifter|bsr|s1[27]~42_combout ;
wire \ALU|shifter|bsr|s1[27]~43_combout ;
wire \ALU|shifter|bsr|s2[23]~10_combout ;
wire \ALU|shifter|bsr|s3[23]~32_combout ;
wire \ALU|Mux24~1_combout ;
wire \ALU|Mux24~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8_combout ;
wire \ALU|Mux24~3_combout ;
wire \ALU|Mux24~4_combout ;
wire \ALU|Mux24~5_combout ;
wire \WB_MUX|Mux24~0_combout ;
wire \LSU|ld_data[7]~100_combout ;
wire \LSU|ld_data[7]~101_combout ;
wire \LSU|ld_data[7]~345_combout ;
wire \LSU|ld_data[7]~102_combout ;
wire \LSU|ld_data[7]~103_combout ;
wire \LSU|ld_data[7]~346_combout ;
wire \WB_MUX|Mux24~1_combout ;
wire \register_file|regs~18_combout ;
wire \register_file|regs[2][7]~regout ;
wire \register_file|Mux24~0_combout ;
wire \ALU|shifter|bsl|s1[9]~8_combout ;
wire \ALU|shifter|bsl|s1[9]~9_combout ;
wire \ALU|shifter|bsl|s1[5]~4_combout ;
wire \ALU|shifter|bsl|s2[9]~13_combout ;
wire \ALU|shifter|bsl|s3[9]~17_combout ;
wire \ALU|shifter|bsl|s1[25]~47_combout ;
wire \ALU|shifter|bsl|s1[25]~48_combout ;
wire \ALU|Mux6~4_combout ;
wire \ALU|Mux6~5_combout ;
wire \MUX_operand_b|Out[25]~50_combout ;
wire \ALU|Mux6~7_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2_combout ;
wire \ALU|Mux6~2_combout ;
wire \ALU|Mux6~3_combout ;
wire \ALU|Mux6~6_combout ;
wire \WB_MUX|Mux6~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ;
wire \LSU|Output_Periph|HEX|Selector5~0_combout ;
wire \LSU|Output_Periph|HEX|Selector5~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][0]~32_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][1]~regout ;
wire \register_file|Mux38~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ;
wire \register_file|Mux54~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ;
wire \LSU|Output_Periph|HEX|Selector19~0_combout ;
wire \LSU|Output_Periph|HEX|Selector19~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][1]~regout ;
wire \LSU|Output_Periph|Mux22~0_combout ;
wire \LSU|Output_Periph|Mux22~1_combout ;
wire \LSU|Output_Periph|HEX|Selector26~0_combout ;
wire \LSU|Output_Periph|HEX|Selector26~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][1]~regout ;
wire \LSU|Output_Periph|ld_data~2_combout ;
wire \LSU|ld_data[25]~306_combout ;
wire \LSU|ld_data[25]~307_combout ;
wire \LSU|ld_data[25]~308_combout ;
wire \LSU|Data_memory|Mux137~1_combout ;
wire \LSU|ld_data[25]~309_combout ;
wire \LSU|ld_data[25]~310_combout ;
wire \WB_MUX|Mux6~1_combout ;
wire \register_file|regs~36_combout ;
wire \register_file|regs[25][25]~regout ;
wire \register_file|Mux6~0_combout ;
wire \ALU|shifter|bsr|s1[25]~10_combout ;
wire \ALU|shifter|bsr|s1[24]~12_combout ;
wire \ALU|shifter|bsr|s2[20]~5_combout ;
wire \ALU|shifter|bsr|s1[12]~1_combout ;
wire \ALU|shifter|bsr|s1[12]~2_combout ;
wire \ALU|shifter|bsr|s2[12]~4_combout ;
wire \ALU|Mux19~0_combout ;
wire \ALU|Mux19~1_combout ;
wire \MUX_operand_b|Out[12]~33_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0_combout ;
wire \ALU|Mux19~2_combout ;
wire \ALU|Mux19~3_combout ;
wire \ALU|Mux19~4_combout ;
wire \LSU|Data_memory|Mux134~2_combout ;
wire \LSU|ld_data[13]~180_combout ;
wire \LSU|Output_Periph|HEX|Selector2~0_combout ;
wire \LSU|Output_Periph|HEX|Selector2~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][4]~regout ;
wire \LSU|ld_data[12]~171_combout ;
wire \LSU|ld_data[12]~172_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ;
wire \LSU|Output_Periph|HEX|Selector44~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][4]~regout ;
wire \LSU|ld_data[12]~173_combout ;
wire \LSU|ld_data[12]~174_combout ;
wire \LSU|ld_data[12]~175_combout ;
wire \LSU|ld_data[12]~176_combout ;
wire \LSU|Output_Periph|HEX|Selector9~0_combout ;
wire \LSU|Output_Periph|HEX|Selector9~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][4]~regout ;
wire \LSU|ld_data[12]~177_combout ;
wire \LSU|ld_data[12]~178_combout ;
wire \LSU|ld_data[12]~181_combout ;
wire \LSU|ld_data[12]~182_combout ;
wire \LSU|ld_data[12]~183_combout ;
wire \LSU|ld_data[12]~184_combout ;
wire \LSU|ld_data[12]~186_combout ;
wire \WB_MUX|Mux19~0_combout ;
wire \WB_MUX|Mux19~1_combout ;
wire \register_file|regs~23_combout ;
wire \register_file|regs[26][12]~regout ;
wire \register_file|Mux51~0_combout ;
wire \register_file|Mux51~1_combout ;
wire \register_file|Mux51~2_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][4]~4_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][4]~regout ;
wire \LSU|ld_data[20]~267_combout ;
wire \LSU|ld_data[20]~268_combout ;
wire \LSU|ld_data[20]~269_combout ;
wire \LSU|ld_data[20]~270_combout ;
wire \LSU|ld_data[20]~271_combout ;
wire \LSU|ld_data[20]~272_combout ;
wire \LSU|ld_data[20]~273_combout ;
wire \WB_MUX|Mux11~0_combout ;
wire \ALU|shifter|bsl|s3[4]~19_combout ;
wire \ALU|shifter|bsr|s3[20]~20_combout ;
wire \ALU|shifter|bsr|s3[20]~21_combout ;
wire \ALU|Mux11~0_combout ;
wire \ALU|Mux11~1_combout ;
wire \ALU|Mux11~2_combout ;
wire \MUX_operand_b|Out[20]~45_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0_combout ;
wire \ALU|Mux11~3_combout ;
wire \ALU|Mux11~4_combout ;
wire \ALU|Mux11~5_combout ;
wire \WB_MUX|Mux11~1_combout ;
wire \register_file|regs~31_combout ;
wire \register_file|regs[2][20]~regout ;
wire \register_file|Mux11~0_combout ;
wire \ALU|shifter|bsl|s1[21]~37_combout ;
wire \ALU|shifter|bsl|s1[20]~35_combout ;
wire \ALU|shifter|bsl|s1[20]~38_combout ;
wire \ALU|shifter|bsl|s3[8]~16_combout ;
wire \ALU|Mux7~2_combout ;
wire \ALU|Mux7~3_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0_combout ;
wire \ALU|Mux7~0_combout ;
wire \ALU|Mux7~1_combout ;
wire \ALU|Mux7~4_combout ;
wire \LSU|Output_Periph|ld_data~1_combout ;
wire \register_file|Mux39~3_combout ;
wire \LSU|Output_Periph|HEX|Selector27~0_combout ;
wire \LSU|Output_Periph|HEX|Selector27~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][0]~regout ;
wire \LSU|Output_Periph|ld_data~8_combout ;
wire \LSU|ld_data[24]~300_combout ;
wire \LSU|ld_data[24]~301_combout ;
wire \LSU|ld_data[24]~302_combout ;
wire \LSU|Data_memory|Mux138~1_combout ;
wire \LSU|ld_data[24]~304_combout ;
wire \LSU|ld_data[24]~305_combout ;
wire \WB_MUX|Mux7~0_combout ;
wire \WB_MUX|Mux7~1_combout ;
wire \register_file|regs~35_combout ;
wire \register_file|regs[25][24]~regout ;
wire \register_file|Mux7~0_combout ;
wire \ALU|shifter|bsr|s1[22]~30_combout ;
wire \ALU|shifter|bsr|s1[21]~31_combout ;
wire \ALU|shifter|bsr|s2[17]~3_combout ;
wire \ALU|shifter|bsr|s3[25]~38_combout ;
wire \ALU|Mux22~2_combout ;
wire \ALU|Mux22~3_combout ;
wire \ALU|Mux22~7_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5_combout ;
wire \ALU|Mux22~4_combout ;
wire \ALU|Mux22~5_combout ;
wire \ALU|Mux22~6_combout ;
wire \WB_MUX|Mux22~0_combout ;
wire \LSU|ld_data[9]~99_combout ;
wire \LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ;
wire \LSU|ld_data[9]~115_combout ;
wire \LSU|Output_Periph|ld_data~0_combout ;
wire \LSU|Output_Periph|HEX|Selector12~0_combout ;
wire \LSU|Output_Periph|HEX|Selector12~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][1]~regout ;
wire \LSU|ld_data[9]~127_combout ;
wire \LSU|ld_data[9]~128_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][1]~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][1]~regout ;
wire \LSU|ld_data[9]~130_combout ;
wire \LSU|ld_data[9]~131_combout ;
wire \LSU|ld_data[9]~132_combout ;
wire \LSU|ld_data[9]~133_combout ;
wire \LSU|ld_data[9]~134_combout ;
wire \LSU|ld_data[9]~135_combout ;
wire \LSU|ld_data[9]~136_combout ;
wire \LSU|ld_data[9]~137_combout ;
wire \LSU|ld_data[9]~138_combout ;
wire \LSU|ld_data[9]~139_combout ;
wire \LSU|ld_data[9]~140_combout ;
wire \LSU|ld_data[9]~141_combout ;
wire \WB_MUX|Mux22~1_combout ;
wire \register_file|regs~20_combout ;
wire \register_file|regs[2][9]~regout ;
wire \register_file|Mux22~0_combout ;
wire \ALU|shifter|bsr|s1[9]~3_combout ;
wire \ALU|shifter|bsr|s1[8]~5_combout ;
wire \ALU|shifter|bsr|s2[8]~0_combout ;
wire \ALU|shifter|bsr|s3[24]~37_combout ;
wire \ALU|Mux23~0_combout ;
wire \ALU|Mux23~1_combout ;
wire \MUX_operand_b|Out[8]~38_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0_combout ;
wire \ALU|Mux23~2_combout ;
wire \ALU|Mux23~3_combout ;
wire \ALU|Mux23~4_combout ;
wire \LSU|ld_data[8]~119_combout ;
wire \LSU|ld_data[8]~120_combout ;
wire \LSU|ld_data[8]~123_combout ;
wire \LSU|ld_data[8]~124_combout ;
wire \LSU|ld_data[8]~125_combout ;
wire \WB_MUX|Mux23~0_combout ;
wire \WB_MUX|Mux23~1_combout ;
wire \register_file|regs~19_combout ;
wire \register_file|regs[25][8]~regout ;
wire \register_file|Mux23~0_combout ;
wire \ALU|shifter|bsr|s1[6]~51_combout ;
wire \ALU|shifter|bsr|s1[6]~53_combout ;
wire \ALU|Mux25~0_combout ;
wire \ALU|shifter|bsr|s1[11]~47_combout ;
wire \ALU|shifter|bsr|s1[10]~50_combout ;
wire \ALU|shifter|bsr|s3[22]~29_combout ;
wire \ALU|shifter|bsr|s2[22]~8_combout ;
wire \ALU|shifter|bsr|s3[22]~30_combout ;
wire \ALU|Mux25~1_combout ;
wire \ALU|Mux25~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0_combout ;
wire \ALU|Mux25~3_combout ;
wire \ALU|Mux25~4_combout ;
wire \ALU|Mux25~5_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \LSU|Data_memory|Mux132~0_combout ;
wire \LSU|Output_Periph|HEX|Selector42~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][6]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[0][6]~feeder_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][6]~regout ;
wire \LSU|ld_data[6]~90_combout ;
wire \LSU|ld_data[6]~91_combout ;
wire \LSU|ld_data[6]~94_combout ;
wire \LSU|ld_data[6]~95_combout ;
wire \LSU|ld_data[2]~38_combout ;
wire \LSU|ld_data[2]~39_combout ;
wire \LSU|Data_memory|Mux132~1_combout ;
wire \LSU|ld_data[6]~344_combout ;
wire \LSU|ld_data[6]~96_combout ;
wire \LSU|ld_data[6]~97_combout ;
wire \LSU|ld_data[6]~98_combout ;
wire \WB_MUX|Mux25~0_combout ;
wire \WB_MUX|Mux25~1_combout ;
wire \register_file|regs~17_combout ;
wire \register_file|regs[2][6]~regout ;
wire \register_file|Mux25~0_combout ;
wire \ALU|shifter|bsr|s1[4]~6_combout ;
wire \ALU|shifter|bsr|s1[4]~7_combout ;
wire \ALU|Mux27~3_combout ;
wire \ALU|Mux27~4_combout ;
wire \ALU|Mux27~5_combout ;
wire \ALU|Mux27~8_combout ;
wire \LSU|Data_memory|unalign_addr[2]~4_combout ;
wire \LSU|Data_memory|addr1[2]~2_combout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \LSU|Data_memory|Mux134~0_combout ;
wire \LSU|Output_Periph|HEX|Selector23~0_combout ;
wire \LSU|Output_Periph|HEX|Selector23~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][4]~regout ;
wire \LSU|ld_data[4]~74_combout ;
wire \LSU|ld_data[4]~75_combout ;
wire \LSU|ld_data[4]~76_combout ;
wire \LSU|ld_data[4]~77_combout ;
wire \LSU|ld_data[4]~342_combout ;
wire \LSU|ld_data[4]~78_combout ;
wire \LSU|ld_data[4]~79_combout ;
wire \LSU|ld_data[4]~80_combout ;
wire \WB_MUX|Mux27~0_combout ;
wire \WB_MUX|Mux27~1_combout ;
wire \register_file|regs~15_combout ;
wire \register_file|regs[25][4]~regout ;
wire \register_file|Mux27~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5_combout ;
wire \ALU|Mux26~5_combout ;
wire \ALU|Mux26~6_combout ;
wire \ALU|shifter|bsl|s2[5]~4_combout ;
wire \ALU|Mux26~2_combout ;
wire \ALU|Mux26~3_combout ;
wire \ALU|Mux26~4_combout ;
wire \ALU|Mux26~7_combout ;
wire \LSU|ld_data[2]~34_combout ;
wire \LSU|ld_data[2]~40_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][5]~regout ;
wire \LSU|ld_data[5]~81_combout ;
wire \LSU|ld_data[5]~82_combout ;
wire \LSU|ld_data[2]~35_combout ;
wire \LSU|ld_data[5]~85_combout ;
wire \LSU|ld_data[5]~86_combout ;
wire \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \LSU|Data_memory|Mux133~1_combout ;
wire \LSU|ld_data[5]~343_combout ;
wire \LSU|ld_data[5]~87_combout ;
wire \LSU|ld_data[5]~88_combout ;
wire \LSU|ld_data[5]~89_combout ;
wire \WB_MUX|Mux26~1_combout ;
wire \register_file|regs~16_combout ;
wire \register_file|regs[2][5]~regout ;
wire \register_file|Mux26~0_combout ;
wire \ALU|shifter|bsl|s1[7]~19_combout ;
wire \ALU|shifter|bsl|s1[7]~25_combout ;
wire \ALU|shifter|bsl|s1[3]~23_combout ;
wire \ALU|shifter|bsl|s1[3]~24_combout ;
wire \ALU|shifter|bsl|s2[7]~9_combout ;
wire \ALU|shifter|bsl|s3[15]~14_combout ;
wire \ALU|Mux16~1_combout ;
wire \ALU|Mux16~2_combout ;
wire \MUX_operand_b|Out[15]~34_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4_combout ;
wire \ALU|Mux16~3_combout ;
wire \ALU|Mux16~4_combout ;
wire \ALU|Mux16~5_combout ;
wire \LSU|ld_data[9]~348_combout ;
wire \LSU|Output_Periph|HEX|Selector21~0_combout ;
wire \LSU|Output_Periph|HEX|Selector21~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][6]~regout ;
wire \LSU|ld_data[14]~205_combout ;
wire \LSU|ld_data[14]~206_combout ;
wire \LSU|ld_data[14]~207_combout ;
wire \LSU|ld_data[14]~208_combout ;
wire \LSU|Output_Periph|HEX|Selector7~0_combout ;
wire \LSU|Output_Periph|HEX|Selector7~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][6]~regout ;
wire \LSU|ld_data[14]~209_combout ;
wire \LSU|ld_data[14]~210_combout ;
wire \LSU|ld_data[14]~211_combout ;
wire \LSU|ld_data[14]~212_combout ;
wire \LSU|ld_data[14]~213_combout ;
wire \LSU|ld_data[14]~214_combout ;
wire \LSU|ld_data[14]~216_combout ;
wire \WB_MUX|Mux17~0_combout ;
wire \WB_MUX|Mux17~1_combout ;
wire \register_file|regs~25_combout ;
wire \register_file|regs[25][14]~regout ;
wire \register_file|Mux17~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1_combout ;
wire \ALU|Mux17~4_combout ;
wire \ALU|Mux17~5_combout ;
wire \ALU|shifter|bsr|s1[14]~41_combout ;
wire \ALU|shifter|bsr|s2[14]~9_combout ;
wire \ALU|shifter|bsl|s2[14]~7_combout ;
wire \ALU|shifter|bsl|s2[6]~6_combout ;
wire \ALU|shifter|bsl|s3[14]~12_combout ;
wire \ALU|Mux17~2_combout ;
wire \ALU|Mux17~3_combout ;
wire \ALU|Mux17~6_combout ;
wire \LSU|data_memory_en~combout ;
wire \LSU|ld_data[9]~347_combout ;
wire \LSU|Data_memory|Mux135~0_combout ;
wire \register_file|Mux52~3_combout ;
wire \LSU|Output_Periph|LCD|o_io_lcd[11]~1_combout ;
wire \LSU|Output_Periph|LCD|o_io_lcd[11]~2_combout ;
wire \LSU|ld_data[11]~154_combout ;
wire \register_file|Mux44~3_combout ;
wire \LSU|Output_Periph|HEX|Selector3~0_combout ;
wire \LSU|Output_Periph|HEX|Selector3~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][3]~regout ;
wire \LSU|ld_data[11]~155_combout ;
wire \register_file|Mux36~3_combout ;
wire \LSU|Output_Periph|HEX|Selector24~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][3]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[2][3]~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][3]~regout ;
wire \LSU|ld_data[11]~157_combout ;
wire \LSU|ld_data[11]~158_combout ;
wire \LSU|ld_data[11]~159_combout ;
wire \LSU|ld_data[11]~160_combout ;
wire \LSU|ld_data[11]~161_combout ;
wire \LSU|ld_data[11]~162_combout ;
wire \LSU|ld_data[11]~163_combout ;
wire \LSU|ld_data[11]~164_combout ;
wire \LSU|ld_data[11]~165_combout ;
wire \LSU|ld_data[11]~166_combout ;
wire \LSU|ld_data[11]~167_combout ;
wire \LSU|ld_data[11]~168_combout ;
wire \WB_MUX|Mux20~1_combout ;
wire \register_file|regs~22_combout ;
wire \register_file|regs[26][11]~regout ;
wire \register_file|Mux52~0_combout ;
wire \register_file|Mux52~2_combout ;
wire \MUX_operand_b|Out[11]~35_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4_combout ;
wire \ALU|Mux20~2_combout ;
wire \ALU|Mux20~3_combout ;
wire \ALU|shifter|bsr|s2[19]~12_combout ;
wire \ALU|shifter|bsr|s1[11]~48_combout ;
wire \ALU|shifter|bsr|s2[11]~13_combout ;
wire \ALU|shifter|bsr|s3[19]~28_combout ;
wire \ALU|shifter|bsr|s3[27]~36_combout ;
wire \ALU|Mux20~0_combout ;
wire \ALU|Mux20~1_combout ;
wire \ALU|Mux20~4_combout ;
wire \LSU|output_periph_en~0_combout ;
wire \LSU|output_periph_en~combout ;
wire \LSU|Output_Periph|ld_data~6_combout ;
wire \LSU|ld_data[29]~326_combout ;
wire \LSU|ld_data[29]~327_combout ;
wire \LSU|ld_data[29]~328_combout ;
wire \LSU|ld_data[29]~329_combout ;
wire \LSU|ld_data[29]~330_combout ;
wire \ALU|shifter|bsr|s3[29]~35_combout ;
wire \ALU|shifter|bsl|s0[29]~4_combout ;
wire \ALU|Mux2~3_combout ;
wire \ALU|shifter|bsl|s1[21]~40_combout ;
wire \ALU|shifter|bsl|s2[21]~20_combout ;
wire \ALU|Mux2~4_combout ;
wire \ALU|Mux2~5_combout ;
wire \ALU|Mux2~9_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ;
wire \ALU|Adder|CLA1|C~6_combout ;
wire \ALU|Adder|CLA1|C~8_combout ;
wire \ALU|Adder|CLA1|C~5_combout ;
wire \ALU|Adder|CLA1|C~9_combout ;
wire \ALU|Adder|CLA1|C~1_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0_combout ;
wire \ALU|Mux2~6_combout ;
wire \ALU|Mux2~7_combout ;
wire \ALU|Mux2~8_combout ;
wire \WB_MUX|Mux2~0_combout ;
wire \WB_MUX|Mux2~1_combout ;
wire \register_file|regs~40_combout ;
wire \register_file|regs[26][29]~regout ;
wire \register_file|Mux34~1_combout ;
wire \register_file|Mux34~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3_combout ;
wire \ALU|Mux1~5_combout ;
wire \ALU|Mux1~6_combout ;
wire \ALU|Mux1~7_combout ;
wire \LSU|Output_Periph|ld_data~7_combout ;
wire \LSU|Output_Periph|ld_data~14_combout ;
wire \LSU|ld_data[30]~331_combout ;
wire \LSU|ld_data[30]~332_combout ;
wire \LSU|ld_data[30]~333_combout ;
wire \LSU|Data_memory|Mux132~3_combout ;
wire \LSU|ld_data[30]~334_combout ;
wire \LSU|ld_data[30]~335_combout ;
wire \WB_MUX|Mux1~0_combout ;
wire \WB_MUX|Mux1~1_combout ;
wire \register_file|regs~41_combout ;
wire \register_file|regs[2][30]~feeder_combout ;
wire \register_file|regs[2][30]~regout ;
wire \register_file|Mux33~1_combout ;
wire \register_file|Mux33~0_combout ;
wire \register_file|Mux33~2_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6_combout ;
wire \ALU|Mux0~6_combout ;
wire \ALU|Mux0~7_combout ;
wire \ALU|Mux0~3_combout ;
wire \ALU|Mux0~4_combout ;
wire \ALU|Mux0~5_combout ;
wire \ALU|Mux0~8_combout ;
wire \WB_MUX|Mux0~0_combout ;
wire \LSU|ld_data[31]~336_combout ;
wire \LSU|ld_data[31]~337_combout ;
wire \WB_MUX|Mux0~1_combout ;
wire \register_file|regs~42_combout ;
wire \register_file|regs[2][31]~feeder_combout ;
wire \register_file|regs[2][31]~regout ;
wire \register_file|Mux0~0_combout ;
wire \ALU|shifter|bsr|s1[31]~49_combout ;
wire \ALU|Mux15~0_combout ;
wire \ALU|shifter|bsr|s3[18]~33_combout ;
wire \ALU|Mux13~0_combout ;
wire \ALU|Mux13~1_combout ;
wire \ALU|Mux13~2_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0_combout ;
wire \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4_combout ;
wire \ALU|Mux13~3_combout ;
wire \ALU|Mux13~4_combout ;
wire \ALU|Mux13~5_combout ;
wire \LSU|Output_Periph|HEX|Selector25~0_combout ;
wire \LSU|Output_Periph|HEX|Selector25~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[4][2]~regout ;
wire \LSU|Output_Periph|ld_data~3_combout ;
wire \LSU|ld_data[18]~251_combout ;
wire \LSU|ld_data[18]~252_combout ;
wire \LSU|ld_data[18]~253_combout ;
wire \LSU|ld_data[18]~254_combout ;
wire \LSU|ld_data[18]~255_combout ;
wire \LSU|ld_data[18]~256_combout ;
wire \LSU|ld_data[18]~257_combout ;
wire \LSU|ld_data[18]~258_combout ;
wire \WB_MUX|Mux13~0_combout ;
wire \WB_MUX|Mux13~1_combout ;
wire \register_file|regs~29_combout ;
wire \register_file|regs[25][18]~regout ;
wire \register_file|Mux13~0_combout ;
wire \ALU|shifter|bsr|s1[18]~32_combout ;
wire \ALU|shifter|bsr|s1[17]~33_combout ;
wire \ALU|shifter|bsr|s2[13]~6_combout ;
wire \ALU|shifter|bsr|s2[21]~7_combout ;
wire \ALU|shifter|bsl|s2[13]~5_combout ;
wire \ALU|shifter|bsl|s3[13]~11_combout ;
wire \ALU|Mux18~2_combout ;
wire \ALU|Mux18~3_combout ;
wire \ALU|Mux18~7_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0_combout ;
wire \ALU|Mux18~4_combout ;
wire \ALU|Mux18~5_combout ;
wire \ALU|Mux18~6_combout ;
wire \LSU|comb~0_combout ;
wire \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \LSU|Data_memory|Mux136~0_combout ;
wire \register_file|Mux61~3_combout ;
wire \LSU|ld_data[2]~340_combout ;
wire \LSU|ld_data[2]~60_combout ;
wire \LSU|ld_data[2]~61_combout ;
wire \LSU|ld_data[2]~62_combout ;
wire \WB_MUX|Mux29~0_combout ;
wire \WB_MUX|Mux29~1_combout ;
wire \register_file|regs~13_combout ;
wire \register_file|regs[2][2]~regout ;
wire \register_file|Mux29~0_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7_combout ;
wire \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8_combout ;
wire \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0_combout ;
wire \ALU|Mux28~0_combout ;
wire \ALU|Mux28~1_combout ;
wire \ALU|shifter|bsl|s3[3]~23_combout ;
wire \ALU|Mux28~2_combout ;
wire \LSU|Output_Periph|HEX|Selector17~0_combout ;
wire \LSU|Output_Periph|HEX|Selector17~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][3]~regout ;
wire \LSU|ld_data[3]~66_combout ;
wire \LSU|Output_Periph|HEX|Selector31~0_combout ;
wire \LSU|Output_Periph|HEX|Selector31~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][3]~regout ;
wire \LSU|ld_data[3]~63_combout ;
wire \LSU|ld_data[3]~64_combout ;
wire \LSU|ld_data[3]~67_combout ;
wire \LSU|ld_data[3]~68_combout ;
wire \LSU|ld_data[3]~341_combout ;
wire \LSU|ld_data[3]~69_combout ;
wire \LSU|ld_data[3]~70_combout ;
wire \LSU|ld_data[3]~71_combout ;
wire \WB_MUX|Mux28~0_combout ;
wire \WB_MUX|Mux28~1_combout ;
wire \register_file|regs~14_combout ;
wire \register_file|regs[25][3]~regout ;
wire \register_file|Mux28~0_combout ;
wire \ALU|shifter|bsr|s3[0]~10_combout ;
wire \ALU|shifter|bsr|s3[0]~12_combout ;
wire \ALU|Mux31~0_combout ;
wire \ALU|Mux31~1_combout ;
wire \ALU|Mux31~2_combout ;
wire \ALU|Mux31~8_combout ;
wire \LSU|ld_data[2]~43_combout ;
wire \LSU|Output_Periph|HEX|Selector47~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][1]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[0][1]~regout ;
wire \LSU|ld_data[1]~45_combout ;
wire \LSU|ld_data[1]~46_combout ;
wire \LSU|ld_data[1]~49_combout ;
wire \LSU|ld_data[1]~50_combout ;
wire \LSU|ld_data[1]~339_combout ;
wire \LSU|ld_data[1]~51_combout ;
wire \LSU|ld_data[1]~52_combout ;
wire \LSU|ld_data[1]~53_combout ;
wire \WB_MUX|Mux30~1_combout ;
wire \register_file|regs~12_combout ;
wire \register_file|regs[2][1]~regout ;
wire \register_file|regs[25][1]~regout ;
wire \register_file|Mux30~0_combout ;
wire \ALU|Mux30~4_combout ;
wire \ALU|Mux30~3_combout ;
wire \ALU|Mux30~5_combout ;
wire \ALU|Mux30~6_combout ;
wire \LSU|Data_memory|Mux138~0_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[0]~feeder_combout ;
wire \LSU|ld_data[0]~338_combout ;
wire \LSU|ld_data[0]~41_combout ;
wire \LSU|ld_data[0]~42_combout ;
wire \LSU|ld_data[0]~44_combout ;
wire \WB_MUX|Mux31~1_combout ;
wire \register_file|regs~10_combout ;
wire \register_file|regs[2][0]~regout ;
wire \register_file|Mux63~4_combout ;
wire \register_file|Mux63~2_combout ;
wire \register_file|Mux63~5_combout ;
wire \register_file|Mux63~7_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[4]~feeder_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[5]~feeder_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[12]~feeder_combout ;
wire \LSU|Output_Periph|LED|o_io_ledr[16]~3_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][0]~feeder_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][0]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[0][2]~feeder_combout ;
wire \LSU|Output_Periph|HEX|hex_io[0][2]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[0][3]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[0][4]~regout ;
wire \LSU|Output_Periph|HEX|Selector48~2_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][0]~regout ;
wire \LSU|Output_Periph|HEX|Selector46~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][2]~regout ;
wire \LSU|Output_Periph|HEX|Selector45~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][3]~regout ;
wire \LSU|Output_Periph|HEX|Selector43~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[1][5]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~0_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][0]~regout ;
wire \LSU|Output_Periph|HEX|hex_io[2][2]~2_combout ;
wire \LSU|Output_Periph|HEX|hex_io[2][2]~regout ;
wire \LSU|Output_Periph|HEX|Selector34~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][0]~regout ;
wire \LSU|Output_Periph|HEX|Selector33~0_combout ;
wire \LSU|Output_Periph|HEX|Selector33~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][1]~regout ;
wire \LSU|Output_Periph|HEX|Selector32~0_combout ;
wire \LSU|Output_Periph|HEX|Selector32~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[3][2]~regout ;
wire \LSU|Output_Periph|HEX|Selector20~0_combout ;
wire \LSU|Output_Periph|HEX|Selector20~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][0]~regout ;
wire \LSU|Output_Periph|HEX|Selector18~0_combout ;
wire \LSU|Output_Periph|HEX|Selector18~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][2]~regout ;
wire \LSU|Output_Periph|HEX|Selector16~0_combout ;
wire \LSU|Output_Periph|HEX|Selector16~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][4]~regout ;
wire \LSU|Output_Periph|HEX|Selector15~0_combout ;
wire \LSU|Output_Periph|HEX|Selector15~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][5]~regout ;
wire \LSU|Output_Periph|HEX|Selector14~0_combout ;
wire \LSU|Output_Periph|HEX|Selector14~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[5][6]~regout ;
wire \LSU|Output_Periph|HEX|Selector13~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][0]~regout ;
wire \LSU|Output_Periph|HEX|Selector11~0_combout ;
wire \LSU|Output_Periph|HEX|Selector11~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][2]~regout ;
wire \LSU|Output_Periph|HEX|Selector10~0_combout ;
wire \LSU|Output_Periph|HEX|Selector10~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[6][3]~regout ;
wire \LSU|Output_Periph|HEX|Selector6~0_combout ;
wire \LSU|Output_Periph|HEX|Selector6~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][0]~regout ;
wire \LSU|Output_Periph|HEX|Selector4~0_combout ;
wire \LSU|Output_Periph|HEX|Selector4~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][2]~regout ;
wire \register_file|Mux42~3_combout ;
wire \LSU|Output_Periph|HEX|Selector1~0_combout ;
wire \LSU|Output_Periph|HEX|Selector1~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][5]~regout ;
wire \LSU|Output_Periph|HEX|Selector0~0_combout ;
wire \LSU|Output_Periph|HEX|Selector0~1_combout ;
wire \LSU|Output_Periph|HEX|hex_io[7][6]~regout ;
wire \register_file|Mux32~3_combout ;
wire \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout ;
wire \PC|PC_out[23]~feeder_combout ;
wire \Instruction_Memory|Mux28~1_combout ;
wire \register_file|regs[26][0]~regout ;
wire \register_file|regs[26][3]~regout ;
wire \register_file|regs[26][4]~regout ;
wire \register_file|regs[26][5]~feeder_combout ;
wire \register_file|regs[26][5]~regout ;
wire \register_file|regs[26][7]~feeder_combout ;
wire \register_file|regs[26][7]~regout ;
wire \register_file|regs[26][8]~regout ;
wire \register_file|regs[26][15]~feeder_combout ;
wire \register_file|regs[26][15]~regout ;
wire \register_file|regs[26][16]~regout ;
wire \register_file|regs[26][17]~regout ;
wire \register_file|regs[26][25]~regout ;
wire \register_file|regs[26][27]~regout ;
wire \register_file|regs[26][28]~regout ;
wire \register_file|regs[26][30]~regout ;
wire \register_file|regs[26][31]~regout ;
wire \register_file|regs[25][5]~regout ;
wire \register_file|regs[25][6]~regout ;
wire \register_file|regs[25][9]~regout ;
wire \register_file|regs[25][12]~regout ;
wire \register_file|regs[25][20]~feeder_combout ;
wire \register_file|regs[25][20]~regout ;
wire \register_file|regs[25][21]~regout ;
wire \register_file|regs[25][26]~regout ;
wire \register_file|regs[25][27]~feeder_combout ;
wire \register_file|regs[25][27]~regout ;
wire \register_file|regs[25][31]~regout ;
wire [16:0] \LSU|Output_Periph|LED|o_io_ledr ;
wire [7:0] \LSU|Output_Periph|LED|o_io_ledg ;
wire [11:0] \LSU|Output_Periph|LCD|o_io_lcd ;
wire [31:0] \LSU|Input_Periph|ld_data ;
wire [16:0] \i_io_sw~combout ;
wire [31:0] \ALU|Adder|B_checked ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C ;
wire [3:0] \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum ;
wire [31:0] \PC|PC_out ;

wire [1:0] \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [1:0] \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;

assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

// Location: M4K_X26_Y20
cycloneii_ram_block \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data0[7]~42_combout ,\LSU|Data_memory|st_data0[6]~38_combout }),
	.portbaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank0|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X28_Y16_N25
cycloneii_lcell_ff \register_file|regs[2][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][3]~regout ));

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \register_file|regs[2][11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][11]~regout ));

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \register_file|regs[2][14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][14]~regout ));

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \register_file|regs[2][22] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][22]~regout ));

// Location: LCFF_X24_Y22_N9
cycloneii_lcell_ff \register_file|regs[2][24] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][24]~regout ));

// Location: LCFF_X27_Y15_N17
cycloneii_lcell_ff \register_file|regs[2][28] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][28]~regout ));

// Location: LCFF_X25_Y19_N9
cycloneii_lcell_ff \register_file|regs[2][29] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][29]~regout ));

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \register_file|Mux62~0 (
// Equation(s):
// \register_file|Mux62~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][1]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\Instruction_Memory|Mux19~0_combout ),
	.datab(\register_file|regs[25][1]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux62~0 .lut_mask = 16'h4400;
defparam \register_file|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \register_file|Mux52~1 (
// Equation(s):
// \register_file|Mux52~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][11]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(vcc),
	.datab(\register_file|regs[2][11]~regout ),
	.datac(\Instruction_Memory|Mux28~0_combout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux52~1 .lut_mask = 16'h0FC0;
defparam \register_file|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \register_file|Mux45~0 (
// Equation(s):
// \register_file|Mux45~0_combout  = (\register_file|regs[25][18]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][18]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux19~0_combout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux45~0 .lut_mask = 16'h0A00;
defparam \register_file|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \register_file|Mux44~0 (
// Equation(s):
// \register_file|Mux44~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (!\Instruction_Memory|Mux19~0_combout  & \register_file|regs[25][19]~regout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux16~0_combout ),
	.datac(\Instruction_Memory|Mux19~0_combout ),
	.datad(\register_file|regs[25][19]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux44~0 .lut_mask = 16'h0C00;
defparam \register_file|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \register_file|Mux43~0 (
// Equation(s):
// \register_file|Mux43~0_combout  = (\register_file|regs[25][20]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][20]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux19~0_combout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux43~0 .lut_mask = 16'h0A00;
defparam \register_file|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \register_file|Mux40~0 (
// Equation(s):
// \register_file|Mux40~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][23]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][23]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux40~0 .lut_mask = 16'h3000;
defparam \register_file|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \register_file|Mux39~0 (
// Equation(s):
// \register_file|Mux39~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][24]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\Instruction_Memory|Mux19~0_combout ),
	.datab(\register_file|regs[25][24]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux39~0 .lut_mask = 16'h4400;
defparam \register_file|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \register_file|Mux34~0 (
// Equation(s):
// \register_file|Mux34~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (\register_file|regs[25][29]~regout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\Instruction_Memory|Mux16~0_combout ),
	.datab(\register_file|regs[25][29]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux34~0 .lut_mask = 16'h0088;
defparam \register_file|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s3[0]~11 (
// Equation(s):
// \ALU|shifter|bsr|s3[0]~11_combout  = (!\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux30~0_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux31~0_combout )))))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux31~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[0]~11 .lut_mask = 16'h2230;
defparam \ALU|shifter|bsr|s3[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s1[28]~8 (
// Equation(s):
// \ALU|shifter|bsr|s1[28]~8_combout  = (\MUX_operand_b|Out[0]~17_combout  & (((\register_file|Mux2~0_combout )))) # (!\MUX_operand_b|Out[0]~17_combout  & ((\MUX_operand_b|Out[0]~20_combout  & ((\register_file|Mux2~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux3~0_combout ))))

	.dataa(\register_file|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[0]~17_combout ),
	.datac(\register_file|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[0]~20_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[28]~8 .lut_mask = 16'hF0E2;
defparam \ALU|shifter|bsr|s1[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \ALU|Mux31~5 (
// Equation(s):
// \ALU|Mux31~5_combout  = (\Control_Unit|Decoder0~1_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (\Instruction_Memory|Mux10~0_combout )))

	.dataa(vcc),
	.datab(\Control_Unit|Decoder0~1_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~5 .lut_mask = 16'hCCC0;
defparam \ALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \ALU|SMcomparator|less_than~0 (
// Equation(s):
// \ALU|SMcomparator|less_than~0_combout  = \register_file|Mux0~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux32~2_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux32~2_combout ),
	.cin(gnd),
	.combout(\ALU|SMcomparator|less_than~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SMcomparator|less_than~0 .lut_mask = 16'h3CCC;
defparam \ALU|SMcomparator|less_than~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \ALU|Adder|B_checked[31] (
// Equation(s):
// \ALU|Adder|B_checked [31] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux32~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux32~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [31]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[31] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout  & ((\register_file|Mux12~0_combout ) # (\ALU|Adder|B_checked [19])))

	.dataa(vcc),
	.datab(\register_file|Mux12~0_combout ),
	.datac(\ALU|Adder|B_checked [19]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1 .lut_mask = 16'hFC00;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0] & (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout  & ((\register_file|Mux20~0_combout ) # (\ALU|Adder|B_checked [11]))))

	.dataa(\register_file|Mux20~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0]),
	.datac(\ALU|Adder|B_checked [11]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1 .lut_mask = 16'hC800;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout  = (\register_file|Mux19~0_combout  & ((\register_file|Mux18~0_combout ) # ((\ALU|Adder|B_checked [13])))) # (!\register_file|Mux19~0_combout  & (\ALU|Adder|B_checked [12] & 
// ((\register_file|Mux18~0_combout ) # (\ALU|Adder|B_checked [13]))))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|B_checked [13]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0 .lut_mask = 16'hFAC8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\register_file|Mux8~0_combout ) # (\ALU|Adder|B_checked [23])))

	.dataa(\register_file|Mux8~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.datad(\ALU|Adder|B_checked [23]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3 .lut_mask = 16'hF0A0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0_combout  = (\ALU|Adder|B_checked [16] & (\register_file|Mux15~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout ))

	.dataa(vcc),
	.datab(\ALU|Adder|B_checked [16]),
	.datac(\register_file|Mux15~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0 .lut_mask = 16'hC000;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \ALU|Adder|CLA1|C~7 (
// Equation(s):
// \ALU|Adder|CLA1|C~7_combout  = (\register_file|Mux5~0_combout  & ((\ALU|Adder|B_checked [26]) # ((\register_file|Mux6~0_combout  & \ALU|Adder|B_checked [25])))) # (!\register_file|Mux5~0_combout  & (\register_file|Mux6~0_combout  & (\ALU|Adder|B_checked 
// [25] & \ALU|Adder|B_checked [26])))

	.dataa(\register_file|Mux5~0_combout ),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\ALU|Adder|B_checked [25]),
	.datad(\ALU|Adder|B_checked [26]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~7 .lut_mask = 16'hEA80;
defparam \ALU|Adder|CLA1|C~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \WB_MUX|Mux31~0 (
// Equation(s):
// \WB_MUX|Mux31~0_combout  = (!\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\MUX_operand_b|Out[0]~56_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\ALU|Mux31~8_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux31~0 .lut_mask = 16'h0E04;
defparam \WB_MUX|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s3[1]~15 (
// Equation(s):
// \ALU|shifter|bsr|s3[1]~15_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux27~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux28~0_combout ))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\register_file|Mux27~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[1]~15 .lut_mask = 16'hA088;
defparam \ALU|shifter|bsr|s3[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[0]~30 (
// Equation(s):
// \LSU|ld_data[0]~30_combout  = (\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[2][0]~regout ) # (\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[0][0]~regout  & ((!\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[0][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][0]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~30 .lut_mask = 16'hF0CA;
defparam \LSU|ld_data[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \LSU|ld_data[0]~31 (
// Equation(s):
// \LSU|ld_data[0]~31_combout  = (\LSU|ld_data[0]~30_combout  & (((\LSU|Output_Periph|HEX|hex_io[3][0]~regout ) # (!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[0]~30_combout  & (\LSU|Output_Periph|HEX|hex_io[1][0]~regout  & ((\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][0]~regout ),
	.datac(\LSU|ld_data[0]~30_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~31 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \LSU|ld_data[0]~32 (
// Equation(s):
// \LSU|ld_data[0]~32_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~regout ) # ((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][0]~regout  & !\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~32 .lut_mask = 16'hF0AC;
defparam \LSU|ld_data[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \LSU|ld_data[0]~33 (
// Equation(s):
// \LSU|ld_data[0]~33_combout  = (\LSU|ld_data[0]~32_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][0]~regout ) # (!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[0]~32_combout  & (\LSU|Output_Periph|HEX|hex_io[5][0]~regout  & ((\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][0]~regout ),
	.datac(\LSU|ld_data[0]~32_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~33 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s3[21]~22 (
// Equation(s):
// \ALU|shifter|bsr|s3[21]~22_combout  = (\MUX_operand_b|Out[3]~27_combout  & ((\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|out~0_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[29]~27_combout )))))

	.dataa(\ALU|shifter|bsr|out~0_combout ),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[29]~27_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[21]~22 .lut_mask = 16'hB800;
defparam \ALU|shifter|bsr|s3[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s3[21]~23 (
// Equation(s):
// \ALU|shifter|bsr|s3[21]~23_combout  = (\ALU|shifter|bsr|s3[21]~22_combout ) # ((!\MUX_operand_b|Out[3]~27_combout  & \ALU|shifter|bsr|s2[21]~7_combout ))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s2[21]~7_combout ),
	.datad(\ALU|shifter|bsr|s3[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[21]~23 .lut_mask = 16'hFF50;
defparam \ALU|shifter|bsr|s3[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \ALU|Mux29~0 (
// Equation(s):
// \ALU|Mux29~0_combout  = (!\ALU|Mux31~3_combout  & (((!\MUX_operand_b|Out[4]~19_combout  & !\MUX_operand_b|Out[21]~22_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\MUX_operand_b|Out[4]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux29~0 .lut_mask = 16'h010F;
defparam \ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \LSU|ld_data[0]~36 (
// Equation(s):
// \LSU|ld_data[0]~36_combout  = (\LSU|ld_data[2]~35_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [0]) # ((!\ALU|Mux27~8_combout )))) # (!\LSU|ld_data[2]~35_combout  & (((\LSU|Output_Periph|LED|o_io_ledg [0] & \ALU|Mux27~8_combout ))))

	.dataa(\LSU|ld_data[2]~35_combout ),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd [0]),
	.datac(\LSU|Output_Periph|LED|o_io_ledg [0]),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~36 .lut_mask = 16'hD8AA;
defparam \LSU|ld_data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \LSU|ld_data[0]~37 (
// Equation(s):
// \LSU|ld_data[0]~37_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[0]~36_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[0]~36_combout  & ((\LSU|ld_data[0]~33_combout ))) # (!\LSU|ld_data[0]~36_combout  & 
// (\LSU|ld_data[0]~31_combout ))))

	.dataa(\LSU|ld_data[2]~34_combout ),
	.datab(\LSU|ld_data[0]~31_combout ),
	.datac(\LSU|ld_data[0]~36_combout ),
	.datad(\LSU|ld_data[0]~33_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~37 .lut_mask = 16'hF4A4;
defparam \LSU|ld_data[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s3[30]~24 (
// Equation(s):
// \ALU|shifter|bsr|s3[30]~24_combout  = (\ALU|shifter|bsl|s2[1]~23_combout  & (\ALU|shifter|bsr|out~0_combout )) # (!\ALU|shifter|bsl|s2[1]~23_combout  & ((\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|out~0_combout )) # 
// (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s0[30]~2_combout )))))

	.dataa(\ALU|shifter|bsr|out~0_combout ),
	.datab(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datac(\ALU|shifter|bsr|s0[30]~2_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[30]~24 .lut_mask = 16'hAAB8;
defparam \ALU|shifter|bsr|s3[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \MUX_operand_b|Out[14]~32 (
// Equation(s):
// \MUX_operand_b|Out[14]~32_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux49~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux49~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[14]~32 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3_combout  = (\register_file|Mux17~0_combout  & ((\register_file|Mux18~0_combout ) # ((\ALU|Adder|B_checked [13])))) # (!\register_file|Mux17~0_combout  & (\ALU|Adder|B_checked [14] & 
// ((\register_file|Mux18~0_combout ) # (\ALU|Adder|B_checked [13]))))

	.dataa(\register_file|Mux17~0_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Adder|B_checked [14]),
	.datad(\ALU|Adder|B_checked [13]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3 .lut_mask = 16'hFAC8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s2[11]~11 (
// Equation(s):
// \ALU|shifter|bsl|s2[11]~11_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[7]~25_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[11]~26_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[7]~25_combout ),
	.datad(\ALU|shifter|bsl|s1[11]~26_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[11]~11 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \ALU|shifter|bsl|s3[11]~15 (
// Equation(s):
// \ALU|shifter|bsl|s3[11]~15_combout  = (\MUX_operand_b|Out[3]~27_combout  & (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[3]~24_combout )))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsl|s2[11]~11_combout ))))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsl|s2[11]~11_combout ),
	.datad(\ALU|shifter|bsl|s1[3]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[11]~15 .lut_mask = 16'h7430;
defparam \ALU|shifter|bsl|s3[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0_combout  = \register_file|Mux20~0_combout  $ (((\register_file|Mux52~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux20~0_combout ),
	.datac(\register_file|Mux52~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0 .lut_mask = 16'h3CCC;
defparam \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux137~0 (
// Equation(s):
// \LSU|Data_memory|Mux137~0_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))

	.dataa(vcc),
	.datab(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux137~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux137~0 .lut_mask = 16'hFC0C;
defparam \LSU|Data_memory|Mux137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \LSU|ld_data[1]~47 (
// Equation(s):
// \LSU|ld_data[1]~47_combout  = (\ALU|Mux31~8_combout  & (((\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[6][1]~regout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Output_Periph|HEX|hex_io[4][1]~regout )))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][1]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~47 .lut_mask = 16'hEE50;
defparam \LSU|ld_data[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \LSU|ld_data[1]~48 (
// Equation(s):
// \LSU|ld_data[1]~48_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[1]~47_combout  & (\LSU|Output_Periph|HEX|hex_io[7][1]~regout )) # (!\LSU|ld_data[1]~47_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][1]~regout ))))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[1]~47_combout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][1]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][1]~regout ),
	.datad(\LSU|ld_data[1]~47_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~48 .lut_mask = 16'hDDA0;
defparam \LSU|ld_data[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \LSU|ld_data[2]~54 (
// Equation(s):
// \LSU|ld_data[2]~54_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][2]~regout ) # ((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[0][2]~regout  & !\ALU|Mux31~8_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][2]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[0][2]~regout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~54 .lut_mask = 16'hAAD8;
defparam \LSU|ld_data[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \LSU|ld_data[2]~55 (
// Equation(s):
// \LSU|ld_data[2]~55_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[2]~54_combout  & (\LSU|Output_Periph|HEX|hex_io[3][2]~regout )) # (!\LSU|ld_data[2]~54_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][2]~regout ))))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[2]~54_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][2]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][2]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|ld_data[2]~54_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~55 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \LSU|ld_data[2]~56 (
// Equation(s):
// \LSU|ld_data[2]~56_combout  = (\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[6][2]~regout ) # (\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[4][2]~regout  & ((!\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][2]~regout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~56 .lut_mask = 16'hCCE2;
defparam \LSU|ld_data[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[2]~57 (
// Equation(s):
// \LSU|ld_data[2]~57_combout  = (\LSU|ld_data[2]~56_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][2]~regout ) # (!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[2]~56_combout  & (\LSU|Output_Periph|HEX|hex_io[5][2]~regout  & (\ALU|Mux31~8_combout )))

	.dataa(\LSU|ld_data[2]~56_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][2]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][2]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~57 .lut_mask = 16'hEA4A;
defparam \LSU|ld_data[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \LSU|ld_data[2]~58 (
// Equation(s):
// \LSU|ld_data[2]~58_combout  = (\LSU|ld_data[2]~35_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [2]) # ((!\ALU|Mux27~8_combout )))) # (!\LSU|ld_data[2]~35_combout  & (((\LSU|Output_Periph|LED|o_io_ledg [2] & \ALU|Mux27~8_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [2]),
	.datab(\LSU|Output_Periph|LED|o_io_ledg [2]),
	.datac(\LSU|ld_data[2]~35_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~58 .lut_mask = 16'hACF0;
defparam \LSU|ld_data[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \LSU|ld_data[2]~59 (
// Equation(s):
// \LSU|ld_data[2]~59_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[2]~58_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[2]~58_combout  & (\LSU|ld_data[2]~57_combout )) # (!\LSU|ld_data[2]~58_combout  & ((\LSU|ld_data[2]~55_combout 
// )))))

	.dataa(\LSU|ld_data[2]~57_combout ),
	.datab(\LSU|ld_data[2]~55_combout ),
	.datac(\LSU|ld_data[2]~34_combout ),
	.datad(\LSU|ld_data[2]~58_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~59 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \LSU|ld_data[3]~65 (
// Equation(s):
// \LSU|ld_data[3]~65_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][3]~regout ) # ((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][3]~regout  & !\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][3]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~65 .lut_mask = 16'hF0AC;
defparam \LSU|ld_data[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \LSU|ld_data[4]~72 (
// Equation(s):
// \LSU|ld_data[4]~72_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][4]~regout ) # ((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[0][4]~regout  & !\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[0][4]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~72 .lut_mask = 16'hF0AC;
defparam \LSU|ld_data[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[4]~73 (
// Equation(s):
// \LSU|ld_data[4]~73_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[4]~72_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][4]~regout ))) # (!\LSU|ld_data[4]~72_combout  & (\LSU|Output_Periph|HEX|hex_io[1][4]~regout )))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[4]~72_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][4]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|ld_data[4]~72_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~73 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \LSU|ld_data[5]~83 (
// Equation(s):
// \LSU|ld_data[5]~83_combout  = (\ALU|Mux31~8_combout  & (((\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][5]~regout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[4][5]~regout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][5]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~83_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~83 .lut_mask = 16'hFA44;
defparam \LSU|ld_data[5]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[5]~84 (
// Equation(s):
// \LSU|ld_data[5]~84_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[5]~83_combout  & (\LSU|Output_Periph|HEX|hex_io[7][5]~regout )) # (!\LSU|ld_data[5]~83_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][5]~regout ))))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[5]~83_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~regout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][5]~regout ),
	.datad(\LSU|ld_data[5]~83_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~84 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \WB_MUX|Mux26~0 (
// Equation(s):
// \WB_MUX|Mux26~0_combout  = (\Control_Unit|WideOr3~4_combout  & (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout ))) # (!\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout ) 
// # ((\ALU|Mux26~7_combout ))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux26~0 .lut_mask = 16'h7564;
defparam \WB_MUX|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \LSU|ld_data[6]~92 (
// Equation(s):
// \LSU|ld_data[6]~92_combout  = (\ALU|Mux31~8_combout  & (((\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][6]~regout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[4][6]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~92 .lut_mask = 16'hFC0A;
defparam \LSU|ld_data[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \LSU|ld_data[6]~93 (
// Equation(s):
// \LSU|ld_data[6]~93_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[6]~92_combout  & (\LSU|Output_Periph|HEX|hex_io[7][6]~regout )) # (!\LSU|ld_data[6]~92_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~regout ))))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[6]~92_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][6]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|ld_data[6]~92_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~93 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \MUX_operand_b|Out[7]~37 (
// Equation(s):
// \MUX_operand_b|Out[7]~37_combout  = (\MUX_operand_b|Out[7]~29_combout ) # ((\MUX_operand_b|Out[2]~23_combout  & \Instruction_Memory|Mux28~1_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~23_combout ),
	.datac(\Instruction_Memory|Mux28~1_combout ),
	.datad(\MUX_operand_b|Out[7]~29_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[7]~37 .lut_mask = 16'hFFC0;
defparam \MUX_operand_b|Out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0_combout  = \register_file|Mux24~0_combout  $ (((\MUX_operand_b|Out[7]~29_combout ) # ((\Instruction_Memory|Mux28~1_combout  & \MUX_operand_b|Out[2]~23_combout ))))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\Instruction_Memory|Mux28~1_combout ),
	.datac(\MUX_operand_b|Out[2]~23_combout ),
	.datad(\MUX_operand_b|Out[7]~29_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0 .lut_mask = 16'h556A;
defparam \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \LSU|ld_data[8]~107 (
// Equation(s):
// \LSU|ld_data[8]~107_combout  = (\LSU|Output_Periph|HEX|hex_io[5][0]~regout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(vcc),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][0]~regout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~107 .lut_mask = 16'h50A0;
defparam \LSU|ld_data[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \LSU|ld_data[8]~110 (
// Equation(s):
// \LSU|ld_data[8]~110_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][0]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[1][0]~regout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][0]~regout ),
	.datab(vcc),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][0]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~110 .lut_mask = 16'hF0AA;
defparam \LSU|ld_data[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \LSU|ld_data[8]~111 (
// Equation(s):
// \LSU|ld_data[8]~111_combout  = (\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[4][0]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][0]~regout )))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[2][0]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~111 .lut_mask = 16'hCCF0;
defparam \LSU|ld_data[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \LSU|ld_data[8]~112 (
// Equation(s):
// \LSU|ld_data[8]~112_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (((!\LSU|ld_data[9]~108_combout )))) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & (\LSU|ld_data[8]~356_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][0]~regout ) # 
// (!\LSU|ld_data[9]~108_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[8]~356_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~112_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~112 .lut_mask = 16'h2F0C;
defparam \LSU|ld_data[8]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \LSU|ld_data[8]~113 (
// Equation(s):
// \LSU|ld_data[8]~113_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[8]~112_combout  & (\LSU|ld_data[8]~107_combout )) # (!\LSU|ld_data[8]~112_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~regout ))))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[8]~112_combout ))))

	.dataa(\LSU|ld_data[8]~107_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~regout ),
	.datac(\LSU|ld_data[9]~109_combout ),
	.datad(\LSU|ld_data[8]~112_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~113 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \LSU|ld_data[9]~114 (
// Equation(s):
// \LSU|ld_data[9]~114_combout  = (\ALU|Mux27~8_combout  & ((!\ALU|Mux26~7_combout ))) # (!\ALU|Mux27~8_combout  & (!\ALU|Mux28~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux28~2_combout ),
	.datac(\ALU|Mux26~7_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~114_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~114 .lut_mask = 16'h0F33;
defparam \LSU|ld_data[9]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \LSU|ld_data[8]~116 (
// Equation(s):
// \LSU|ld_data[8]~116_combout  = (\LSU|ld_data[9]~115_combout  & ((\LSU|Output_Periph|ld_data~0_combout ) # ((!\LSU|ld_data[9]~114_combout )))) # (!\LSU|ld_data[9]~115_combout  & (((\LSU|ld_data[8]~113_combout  & \LSU|ld_data[9]~114_combout ))))

	.dataa(\LSU|ld_data[9]~115_combout ),
	.datab(\LSU|Output_Periph|ld_data~0_combout ),
	.datac(\LSU|ld_data[8]~113_combout ),
	.datad(\LSU|ld_data[9]~114_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~116_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~116 .lut_mask = 16'hD8AA;
defparam \LSU|ld_data[8]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \LSU|ld_data[8]~117 (
// Equation(s):
// \LSU|ld_data[8]~117_combout  = (\LSU|ld_data[9]~99_combout  & ((\LSU|ld_data[8]~116_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [7])) # (!\LSU|ld_data[8]~116_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [8]))))) # (!\LSU|ld_data[9]~99_combout  & 
// (((\LSU|ld_data[8]~116_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd [8]),
	.datac(\LSU|ld_data[9]~99_combout ),
	.datad(\LSU|ld_data[8]~116_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~117_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~117 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[8]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \LSU|ld_data[9]~126 (
// Equation(s):
// \LSU|ld_data[9]~126_combout  = (\LSU|Output_Periph|HEX|hex_io[5][1]~regout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(vcc),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][1]~regout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~126_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~126 .lut_mask = 16'h50A0;
defparam \LSU|ld_data[9]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s2[10]~15 (
// Equation(s):
// \ALU|shifter|bsr|s2[10]~15_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[14]~41_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[10]~50_combout ))

	.dataa(\ALU|shifter|bsr|s1[10]~50_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[14]~41_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[10]~15 .lut_mask = 16'hF0AA;
defparam \ALU|shifter|bsr|s2[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \LSU|ld_data[10]~142 (
// Equation(s):
// \LSU|ld_data[10]~142_combout  = (\LSU|Output_Periph|HEX|hex_io[5][2]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][2]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~142_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~142 .lut_mask = 16'h4488;
defparam \LSU|ld_data[10]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \LSU|ld_data[10]~143 (
// Equation(s):
// \LSU|ld_data[10]~143_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][2]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[1][2]~regout ))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][2]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][2]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~143_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~143 .lut_mask = 16'hF0CC;
defparam \LSU|ld_data[10]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \LSU|ld_data[10]~144 (
// Equation(s):
// \LSU|ld_data[10]~144_combout  = (\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[4][2]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][2]~regout )))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][2]~regout ),
	.datab(vcc),
	.datac(\LSU|Output_Periph|HEX|hex_io[2][2]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~144_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~144 .lut_mask = 16'hAAF0;
defparam \LSU|ld_data[10]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \LSU|ld_data[10]~145 (
// Equation(s):
// \LSU|ld_data[10]~145_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (((!\LSU|ld_data[9]~108_combout )))) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & (\LSU|ld_data[10]~354_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][2]~regout ) # 
// (!\LSU|ld_data[9]~108_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][2]~regout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[10]~354_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~145_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~145 .lut_mask = 16'h2F0C;
defparam \LSU|ld_data[10]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \LSU|ld_data[10]~146 (
// Equation(s):
// \LSU|ld_data[10]~146_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[10]~145_combout  & ((\LSU|ld_data[10]~142_combout ))) # (!\LSU|ld_data[10]~145_combout  & (\LSU|Output_Periph|HEX|hex_io[6][2]~regout )))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[10]~145_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ),
	.datab(\LSU|ld_data[10]~142_combout ),
	.datac(\LSU|ld_data[9]~109_combout ),
	.datad(\LSU|ld_data[10]~145_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~146_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~146 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[10]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \LSU|ld_data[10]~147 (
// Equation(s):
// \LSU|ld_data[10]~147_combout  = (\LSU|ld_data[9]~114_combout  & ((\LSU|ld_data[9]~115_combout  & (\LSU|Output_Periph|ld_data~0_combout )) # (!\LSU|ld_data[9]~115_combout  & ((\LSU|ld_data[10]~146_combout ))))) # (!\LSU|ld_data[9]~114_combout  & 
// (((\LSU|ld_data[9]~115_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~0_combout ),
	.datab(\LSU|ld_data[9]~114_combout ),
	.datac(\LSU|ld_data[10]~146_combout ),
	.datad(\LSU|ld_data[9]~115_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~147_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~147 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[10]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \LSU|ld_data[10]~148 (
// Equation(s):
// \LSU|ld_data[10]~148_combout  = (\LSU|ld_data[9]~99_combout  & ((\LSU|ld_data[10]~147_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [7])) # (!\LSU|ld_data[10]~147_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [10]))))) # (!\LSU|ld_data[9]~99_combout  & 
// (((\LSU|ld_data[10]~147_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd [10]),
	.datac(\LSU|ld_data[9]~99_combout ),
	.datad(\LSU|ld_data[10]~147_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~148 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[11]~156 (
// Equation(s):
// \LSU|ld_data[11]~156_combout  = (\LSU|Output_Periph|HEX|hex_io[3][3]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][3]~regout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~156_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~156 .lut_mask = 16'h0CC0;
defparam \LSU|ld_data[11]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \LSU|ld_data[12]~170 (
// Equation(s):
// \LSU|ld_data[12]~170_combout  = (\LSU|Output_Periph|HEX|hex_io[5][4]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][4]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~170_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~170 .lut_mask = 16'h4488;
defparam \LSU|ld_data[12]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N7
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [12]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [12]));

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \LSU|ld_data[12]~185 (
// Equation(s):
// \LSU|ld_data[12]~185_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Input_Periph|ld_data [12])))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [12]))) # 
// (!\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Input_Periph|ld_data [12]),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~185_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~185 .lut_mask = 16'hF0E2;
defparam \LSU|ld_data[12]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \LSU|Data_memory|Mux133~2 (
// Equation(s):
// \LSU|Data_memory|Mux133~2_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))

	.dataa(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux133~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux133~2 .lut_mask = 16'hEE22;
defparam \LSU|Data_memory|Mux133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \LSU|ld_data[13]~187 (
// Equation(s):
// \LSU|ld_data[13]~187_combout  = (\LSU|Output_Periph|HEX|hex_io[5][5]~regout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][5]~regout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~187_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~187 .lut_mask = 16'h30C0;
defparam \LSU|ld_data[13]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \LSU|ld_data[13]~189 (
// Equation(s):
// \LSU|ld_data[13]~189_combout  = (\LSU|Output_Periph|HEX|hex_io[3][5]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(vcc),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][5]~regout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~189_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~189 .lut_mask = 16'h50A0;
defparam \LSU|ld_data[13]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N17
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [13]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [13]));

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \LSU|ld_data[13]~200 (
// Equation(s):
// \LSU|ld_data[13]~200_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Input_Periph|ld_data [13])))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [13]))) # 
// (!\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Input_Periph|ld_data [13]),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~200_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~200 .lut_mask = 16'hF0E2;
defparam \LSU|ld_data[13]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \LSU|ld_data[14]~202 (
// Equation(s):
// \LSU|ld_data[14]~202_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][6]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~202_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~202 .lut_mask = 16'h0AA0;
defparam \LSU|ld_data[14]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \LSU|ld_data[14]~203 (
// Equation(s):
// \LSU|ld_data[14]~203_combout  = (\LSU|Output_Periph|HEX|hex_io[7][6]~regout  & (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][6]~regout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~203_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~203 .lut_mask = 16'h0048;
defparam \LSU|ld_data[14]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \LSU|ld_data[14]~204 (
// Equation(s):
// \LSU|ld_data[14]~204_combout  = (\LSU|Output_Periph|HEX|hex_io[3][6]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][6]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~204_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~204 .lut_mask = 16'h6600;
defparam \LSU|ld_data[14]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N23
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [14]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [14]));

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \LSU|ld_data[14]~215 (
// Equation(s):
// \LSU|ld_data[14]~215_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Input_Periph|ld_data [14])))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [14]))) # 
// (!\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Input_Periph|ld_data [14]),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~215_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~215 .lut_mask = 16'hF0E2;
defparam \LSU|ld_data[14]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \LSU|ld_data[15]~219 (
// Equation(s):
// \LSU|ld_data[15]~219_combout  = (\Instruction_Memory|Mux11~0_combout  & (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Output_Periph|LED|o_io_ledr [15]))) # (!\Instruction_Memory|Mux11~0_combout  & ((\Instruction_Memory|Mux10~0_combout  & 
// (\LSU|Output_Periph|LED|o_io_ledr [15])) # (!\Instruction_Memory|Mux10~0_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7])))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [15]),
	.datad(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~219_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~219 .lut_mask = 16'h7160;
defparam \LSU|ld_data[15]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \LSU|ld_data[15]~220 (
// Equation(s):
// \LSU|ld_data[15]~220_combout  = (\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[15]~219_combout ))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\LSU|ld_data[15]~219_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|Mux58~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~220_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~220 .lut_mask = 16'hFF44;
defparam \LSU|ld_data[15]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N31
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [15]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [15]));

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \LSU|ld_data~228 (
// Equation(s):
// \LSU|ld_data~228_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Instruction_Memory|Mux11~0_combout  & \LSU|Output_Periph|LED|o_io_ledr [16])))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|ld_data~227_combout ))

	.dataa(\LSU|ld_data~227_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Output_Periph|LED|o_io_ledr [16]),
	.cin(gnd),
	.combout(\LSU|ld_data~228_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~228 .lut_mask = 16'h3A0A;
defparam \LSU|ld_data~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \LSU|Output_Periph|Mux23~0 (
// Equation(s):
// \LSU|Output_Periph|Mux23~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[5][0]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][0]~regout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][0]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux23~0 .lut_mask = 16'h00AC;
defparam \LSU|Output_Periph|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \LSU|Output_Periph|Mux23~1 (
// Equation(s):
// \LSU|Output_Periph|Mux23~1_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Output_Periph|Mux23~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][0]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][0]~regout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\ALU_Control|Decoder0~1_combout ),
	.datad(\LSU|Output_Periph|Mux23~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux23~1 .lut_mask = 16'hF080;
defparam \LSU|Output_Periph|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \LSU|ld_data~229 (
// Equation(s):
// \LSU|ld_data~229_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][0]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[2][0]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][0]~regout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~229_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~229 .lut_mask = 16'hC088;
defparam \LSU|ld_data~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \LSU|ld_data~230 (
// Equation(s):
// \LSU|ld_data~230_combout  = (\LSU|Output_Periph|ld_data~1_combout  & ((\LSU|Output_Periph|HEX|Decoder0~0_combout ) # ((\LSU|ld_data~229_combout  & !\ALU|Mux29~3_combout )))) # (!\LSU|Output_Periph|ld_data~1_combout  & (((\LSU|ld_data~229_combout  & 
// !\ALU|Mux29~3_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~1_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|ld_data~229_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~230_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~230 .lut_mask = 16'h88F8;
defparam \LSU|ld_data~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \LSU|ld_data~231 (
// Equation(s):
// \LSU|ld_data~231_combout  = (\ALU|Mux31~8_combout  & ((\LSU|Output_Periph|Mux23~1_combout ))) # (!\ALU|Mux31~8_combout  & (\LSU|ld_data~230_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|ld_data~230_combout ),
	.datad(\LSU|Output_Periph|Mux23~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~231_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~231 .lut_mask = 16'hFC30;
defparam \LSU|ld_data~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \LSU|ld_data~232 (
// Equation(s):
// \LSU|ld_data~232_combout  = (\ALU|Mux26~7_combout  & (((!\ALU|Mux28~2_combout  & \LSU|ld_data~231_combout )))) # (!\ALU|Mux26~7_combout  & (\LSU|ld_data~228_combout ))

	.dataa(\LSU|ld_data~228_combout ),
	.datab(\ALU|Mux28~2_combout ),
	.datac(\LSU|ld_data~231_combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~232_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~232 .lut_mask = 16'h30AA;
defparam \LSU|ld_data~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \LSU|ld_data~233 (
// Equation(s):
// \LSU|ld_data~233_combout  = (\LSU|output_periph_en~combout  & ((\ALU|Mux27~8_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\ALU|Mux27~8_combout  & ((\LSU|ld_data~232_combout )))))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|Output_Periph|Mux65~0_combout ),
	.datad(\LSU|ld_data~232_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~233_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~233 .lut_mask = 16'hC480;
defparam \LSU|ld_data~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \LSU|ld_data[17]~239 (
// Equation(s):
// \LSU|ld_data[17]~239_combout  = (\LSU|Output_Periph|HEX|hex_io[6][1]~regout  & (\LSU|ld_data[17]~238_combout  & !\ALU|Mux30~6_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ),
	.datab(vcc),
	.datac(\LSU|ld_data[17]~238_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~239_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~239 .lut_mask = 16'h00A0;
defparam \LSU|ld_data[17]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \LSU|ld_data[17]~240 (
// Equation(s):
// \LSU|ld_data[17]~240_combout  = (\LSU|ld_data[19]~351_combout  & ((\LSU|ld_data[19]~352_combout  & (\LSU|Output_Periph|Mux22~1_combout )) # (!\LSU|ld_data[19]~352_combout  & ((\LSU|ld_data[17]~239_combout ))))) # (!\LSU|ld_data[19]~351_combout  & 
// (\LSU|ld_data[19]~352_combout ))

	.dataa(\LSU|ld_data[19]~351_combout ),
	.datab(\LSU|ld_data[19]~352_combout ),
	.datac(\LSU|Output_Periph|Mux22~1_combout ),
	.datad(\LSU|ld_data[17]~239_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~240_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~240 .lut_mask = 16'hE6C4;
defparam \LSU|ld_data[17]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \LSU|ld_data[17]~241 (
// Equation(s):
// \LSU|ld_data[17]~241_combout  = (\LSU|ld_data[17]~240_combout  & (((\LSU|Output_Periph|ld_data~2_combout ) # (!\LSU|ld_data[19]~237_combout )))) # (!\LSU|ld_data[17]~240_combout  & (\LSU|Output_Periph|HEX|hex_io[2][1]~regout  & 
// ((\LSU|ld_data[19]~237_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][1]~regout ),
	.datab(\LSU|Output_Periph|ld_data~2_combout ),
	.datac(\LSU|ld_data[17]~240_combout ),
	.datad(\LSU|ld_data[19]~237_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~241_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~241 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[17]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \MUX_operand_b|Out[18]~43 (
// Equation(s):
// \MUX_operand_b|Out[18]~43_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux45~2_combout )

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\register_file|Mux45~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[18]~43 .lut_mask = 16'h8888;
defparam \MUX_operand_b|Out[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \LSU|Output_Periph|Mux21~0 (
// Equation(s):
// \LSU|Output_Periph|Mux21~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][2]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[3][2]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][2]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][2]~regout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux21~0 .lut_mask = 16'h0C0A;
defparam \LSU|Output_Periph|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \LSU|Output_Periph|Mux21~1 (
// Equation(s):
// \LSU|Output_Periph|Mux21~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux21~0_combout ) # ((\LSU|Output_Periph|HEX|Decoder0~0_combout  & \LSU|Output_Periph|HEX|hex_io[7][2]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][2]~regout ),
	.datac(\LSU|ld_data[17]~238_combout ),
	.datad(\LSU|Output_Periph|Mux21~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux21~1 .lut_mask = 16'hF080;
defparam \LSU|Output_Periph|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \LSU|Output_Periph|Mux20~0 (
// Equation(s):
// \LSU|Output_Periph|Mux20~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][3]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[3][3]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][3]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][3]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux20~0 .lut_mask = 16'h00CA;
defparam \LSU|Output_Periph|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \LSU|Output_Periph|Mux20~1 (
// Equation(s):
// \LSU|Output_Periph|Mux20~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux20~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][3]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][3]~regout ),
	.datab(\LSU|ld_data[17]~238_combout ),
	.datac(\LSU|Output_Periph|Mux20~0_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux20~1 .lut_mask = 16'hC8C0;
defparam \LSU|Output_Periph|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \ALU|shifter|bsr|s3[19]~34 (
// Equation(s):
// \ALU|shifter|bsr|s3[19]~34_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s3[19]~28_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[19]~12_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s3[19]~28_combout ),
	.datad(\ALU|shifter|bsr|s2[19]~12_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[19]~34 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s3[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \ALU|Mux12~3 (
// Equation(s):
// \ALU|Mux12~3_combout  = (\ALU|Mux12~2_combout  & ((\ALU|shifter|bsl|s3[3]~23_combout ) # ((\ALU|Mux12~1_combout )))) # (!\ALU|Mux12~2_combout  & (((!\ALU|Mux12~1_combout  & \ALU|shifter|bsr|s3[19]~34_combout ))))

	.dataa(\ALU|shifter|bsl|s3[3]~23_combout ),
	.datab(\ALU|Mux12~2_combout ),
	.datac(\ALU|Mux12~1_combout ),
	.datad(\ALU|shifter|bsr|s3[19]~34_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~3 .lut_mask = 16'hCBC8;
defparam \ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \ALU|Mux12~4 (
// Equation(s):
// \ALU|Mux12~4_combout  = (\ALU|Mux12~1_combout  & ((\ALU|Mux12~3_combout  & (\ALU|shifter|bsl|s2[11]~11_combout )) # (!\ALU|Mux12~3_combout  & ((\ALU|shifter|bsl|s2[19]~18_combout ))))) # (!\ALU|Mux12~1_combout  & (((\ALU|Mux12~3_combout ))))

	.dataa(\ALU|Mux12~1_combout ),
	.datab(\ALU|shifter|bsl|s2[11]~11_combout ),
	.datac(\ALU|Mux12~3_combout ),
	.datad(\ALU|shifter|bsl|s2[19]~18_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~4 .lut_mask = 16'hDAD0;
defparam \ALU|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \ALU|Mux12~5 (
// Equation(s):
// \ALU|Mux12~5_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux12~4_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux12~4_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~5 .lut_mask = 16'hFFC4;
defparam \ALU|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \LSU|ld_data[20]~266 (
// Equation(s):
// \LSU|ld_data[20]~266_combout  = (\LSU|Output_Periph|HEX|hex_io[6][4]~regout  & (!\ALU|Mux30~6_combout  & \LSU|ld_data[17]~238_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[17]~238_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~266_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~266 .lut_mask = 16'h0A00;
defparam \LSU|ld_data[20]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \LSU|ld_data[21]~274 (
// Equation(s):
// \LSU|ld_data[21]~274_combout  = (\LSU|Output_Periph|HEX|hex_io[6][5]~regout  & (\LSU|ld_data[17]~238_combout  & !\ALU|Mux30~6_combout ))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ),
	.datac(\LSU|ld_data[17]~238_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~274_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~274 .lut_mask = 16'h00C0;
defparam \LSU|ld_data[21]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneii_lcell_comb \ALU|Mux10~2 (
// Equation(s):
// \ALU|Mux10~2_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux12~1_combout ) # ((\ALU|shifter|bsl|s3[5]~24_combout )))) # (!\ALU|Mux12~2_combout  & (!\ALU|Mux12~1_combout  & ((\ALU|shifter|bsr|s3[21]~23_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s3[5]~24_combout ),
	.datad(\ALU|shifter|bsr|s3[21]~23_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~2 .lut_mask = 16'hB9A8;
defparam \ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \ALU|Mux10~3 (
// Equation(s):
// \ALU|Mux10~3_combout  = (\ALU|Mux12~1_combout  & ((\ALU|Mux10~2_combout  & (\ALU|shifter|bsl|s2[13]~5_combout )) # (!\ALU|Mux10~2_combout  & ((\ALU|shifter|bsl|s2[21]~20_combout ))))) # (!\ALU|Mux12~1_combout  & (((\ALU|Mux10~2_combout ))))

	.dataa(\ALU|shifter|bsl|s2[13]~5_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s2[21]~20_combout ),
	.datad(\ALU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~3 .lut_mask = 16'hBBC0;
defparam \ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \ALU|Mux10~4 (
// Equation(s):
// \ALU|Mux10~4_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux10~3_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~4 .lut_mask = 16'hFDCC;
defparam \ALU|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s3[6]~20 (
// Equation(s):
// \ALU|shifter|bsl|s3[6]~20_combout  = (!\MUX_operand_b|Out[3]~27_combout  & ((\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[2]~6_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[6]~14_combout )))))

	.dataa(\ALU|shifter|bsl|s1[2]~6_combout ),
	.datab(\ALU|shifter|bsl|s1[6]~14_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[6]~20 .lut_mask = 16'h00AC;
defparam \ALU|shifter|bsl|s3[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \ALU|shifter|bsl|s2[22]~21 (
// Equation(s):
// \ALU|shifter|bsl|s2[22]~21_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[18]~34_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[22]~42_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[22]~42_combout ),
	.datad(\ALU|shifter|bsl|s1[18]~34_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[22]~21 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s2[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \ALU|Mux9~0 (
// Equation(s):
// \ALU|Mux9~0_combout  = (\ALU|Mux12~2_combout  & (\ALU|Mux12~1_combout )) # (!\ALU|Mux12~2_combout  & ((\ALU|Mux12~1_combout  & (\ALU|shifter|bsl|s2[22]~21_combout )) # (!\ALU|Mux12~1_combout  & ((\ALU|shifter|bsr|s3[22]~30_combout )))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s2[22]~21_combout ),
	.datad(\ALU|shifter|bsr|s3[22]~30_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~0 .lut_mask = 16'hD9C8;
defparam \ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \ALU|Mux9~1 (
// Equation(s):
// \ALU|Mux9~1_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux9~0_combout  & ((\ALU|shifter|bsl|s2[14]~7_combout ))) # (!\ALU|Mux9~0_combout  & (\ALU|shifter|bsl|s3[6]~20_combout )))) # (!\ALU|Mux12~2_combout  & (((\ALU|Mux9~0_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|shifter|bsl|s3[6]~20_combout ),
	.datac(\ALU|Mux9~0_combout ),
	.datad(\ALU|shifter|bsl|s2[14]~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~1 .lut_mask = 16'hF858;
defparam \ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \ALU|Mux9~2 (
// Equation(s):
// \ALU|Mux9~2_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux9~1_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux9~1_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Mux12~0_combout ),
	.datad(\ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~2 .lut_mask = 16'hFF8A;
defparam \ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4_combout  = (\register_file|Mux10~0_combout  & ((\ALU|Adder|B_checked [21]) # ((\register_file|Mux11~0_combout  & \ALU|Adder|B_checked [20])))) # (!\register_file|Mux10~0_combout  & 
// (\register_file|Mux11~0_combout  & (\ALU|Adder|B_checked [20] & \ALU|Adder|B_checked [21])))

	.dataa(\register_file|Mux11~0_combout ),
	.datab(\ALU|Adder|B_checked [20]),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Adder|B_checked [21]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4 .lut_mask = 16'hF880;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \LSU|ld_data[22]~281 (
// Equation(s):
// \LSU|ld_data[22]~281_combout  = (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[6][6]~regout  & \LSU|ld_data[17]~238_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ),
	.datad(\LSU|ld_data[17]~238_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~281_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~281 .lut_mask = 16'h3000;
defparam \LSU|ld_data[22]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \ALU|shifter|bsl|s3[7]~21 (
// Equation(s):
// \ALU|shifter|bsl|s3[7]~21_combout  = (!\MUX_operand_b|Out[3]~27_combout  & ((\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[3]~24_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[7]~25_combout ))))

	.dataa(\ALU|shifter|bsl|s1[7]~25_combout ),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[3]~24_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[7]~21 .lut_mask = 16'h00E2;
defparam \ALU|shifter|bsl|s3[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \ALU|Mux8~0 (
// Equation(s):
// \ALU|Mux8~0_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux12~1_combout ) # ((\ALU|shifter|bsl|s3[7]~21_combout )))) # (!\ALU|Mux12~2_combout  & (!\ALU|Mux12~1_combout  & ((\ALU|shifter|bsr|s3[23]~32_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s3[7]~21_combout ),
	.datad(\ALU|shifter|bsr|s3[23]~32_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~0 .lut_mask = 16'hB9A8;
defparam \ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \LSU|Output_Periph|Mux23~2 (
// Equation(s):
// \LSU|Output_Periph|Mux23~2_combout  = (!\ALU|Mux28~2_combout  & \LSU|Output_Periph|Mux23~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\LSU|Output_Periph|Mux23~1_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux23~2 .lut_mask = 16'h0F00;
defparam \LSU|Output_Periph|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~9 (
// Equation(s):
// \LSU|Output_Periph|ld_data~9_combout  = (\LSU|Output_Periph|HEX|hex_io[6][1]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~9 .lut_mask = 16'h00A0;
defparam \LSU|Output_Periph|ld_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3_combout  = (\register_file|Mux6~0_combout  & ((\ALU|Adder|B_checked [25]) # ((\register_file|Mux7~0_combout  & \ALU|Adder|B_checked [24])))) # (!\register_file|Mux6~0_combout  & (\register_file|Mux7~0_combout  
// & (\ALU|Adder|B_checked [25] & \ALU|Adder|B_checked [24])))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\ALU|Adder|B_checked [25]),
	.datad(\ALU|Adder|B_checked [24]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3 .lut_mask = 16'hE8C0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \LSU|ld_data[27]~316 (
// Equation(s):
// \LSU|ld_data[27]~316_combout  = (\LSU|ld_data[29]~299_combout  & (((\LSU|ld_data[29]~296_combout )))) # (!\LSU|ld_data[29]~299_combout  & ((\LSU|ld_data[29]~296_combout  & ((\LSU|Output_Periph|ld_data~4_combout ))) # (!\LSU|ld_data[29]~296_combout  & 
// (\LSU|Output_Periph|Mux0~0_combout ))))

	.dataa(\LSU|ld_data[29]~299_combout ),
	.datab(\LSU|Output_Periph|Mux0~0_combout ),
	.datac(\LSU|Output_Periph|ld_data~4_combout ),
	.datad(\LSU|ld_data[29]~296_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[27]~316_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[27]~316 .lut_mask = 16'hFA44;
defparam \LSU|ld_data[27]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~11 (
// Equation(s):
// \LSU|Output_Periph|ld_data~11_combout  = (\LSU|Output_Periph|HEX|hex_io[6][3]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~11 .lut_mask = 16'h0088;
defparam \LSU|Output_Periph|ld_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \LSU|ld_data[27]~317 (
// Equation(s):
// \LSU|ld_data[27]~317_combout  = (\LSU|ld_data[29]~299_combout  & ((\LSU|ld_data[27]~316_combout  & ((\LSU|Output_Periph|ld_data~11_combout ))) # (!\LSU|ld_data[27]~316_combout  & (\LSU|Output_Periph|Mux20~1_combout )))) # (!\LSU|ld_data[29]~299_combout  & 
// (((\LSU|ld_data[27]~316_combout ))))

	.dataa(\LSU|Output_Periph|Mux20~1_combout ),
	.datab(\LSU|Output_Periph|ld_data~11_combout ),
	.datac(\LSU|ld_data[29]~299_combout ),
	.datad(\LSU|ld_data[27]~316_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[27]~317_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[27]~317 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[27]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \LSU|ld_data[27]~318 (
// Equation(s):
// \LSU|ld_data[27]~318_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[27]~317_combout ))))

	.dataa(\LSU|Output_Periph|Mux58~0_combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|ld_data[27]~317_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[27]~318_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[27]~318 .lut_mask = 16'hB0A0;
defparam \LSU|ld_data[27]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4_combout  = (\register_file|Mux5~0_combout  & ((\ALU|Adder|B_checked [26]) # ((\register_file|Mux6~0_combout  & \ALU|Adder|B_checked [25])))) # (!\register_file|Mux5~0_combout  & (\register_file|Mux6~0_combout  
// & (\ALU|Adder|B_checked [25] & \ALU|Adder|B_checked [26])))

	.dataa(\register_file|Mux5~0_combout ),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\ALU|Adder|B_checked [25]),
	.datad(\ALU|Adder|B_checked [26]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4 .lut_mask = 16'hEA80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[27]~51 (
// Equation(s):
// \ALU|shifter|bsl|s1[27]~51_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux7~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux6~0_combout ))))

	.dataa(\register_file|Mux6~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux7~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[27]~51 .lut_mask = 16'hC088;
defparam \ALU|shifter|bsl|s1[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneii_lcell_comb \MUX_operand_b|Out[28]~53 (
// Equation(s):
// \MUX_operand_b|Out[28]~53_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux35~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux35~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[28]~53 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [0] = \ALU|Adder|B_checked [28] $ (\register_file|Mux3~0_combout  $ (((\ALU|Adder|CLA1|C~9_combout ) # (\ALU|Adder|CLA1|C~1_combout ))))

	.dataa(\ALU|Adder|B_checked [28]),
	.datab(\register_file|Mux3~0_combout ),
	.datac(\ALU|Adder|CLA1|C~9_combout ),
	.datad(\ALU|Adder|CLA1|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[0] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0_combout  = \register_file|Mux3~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux35~2_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux35~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0 .lut_mask = 16'h3CCC;
defparam \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \ALU|Mux3~4 (
// Equation(s):
// \ALU|Mux3~4_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & (\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [0])) # (!\ALU_Control|Mux2~0_combout  & ((\ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0_combout ))))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [0]),
	.datad(\ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~4 .lut_mask = 16'hB391;
defparam \ALU|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \ALU|Mux3~5 (
// Equation(s):
// \ALU|Mux3~5_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux3~4_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[28]~53_combout  & ((\register_file|Mux3~0_combout ) # (!\ALU|Mux3~4_combout ))) # (!\MUX_operand_b|Out[28]~53_combout  & 
// (\register_file|Mux3~0_combout  & !\ALU|Mux3~4_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[28]~53_combout ),
	.datac(\register_file|Mux3~0_combout ),
	.datad(\ALU|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~5 .lut_mask = 16'hEA54;
defparam \ALU|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~12 (
// Equation(s):
// \LSU|Output_Periph|ld_data~12_combout  = (\LSU|Output_Periph|HEX|hex_io[6][4]~regout  & (!\Instruction_Memory|Mux11~0_combout  & \Instruction_Memory|Mux10~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~12 .lut_mask = 16'h0A00;
defparam \LSU|Output_Periph|ld_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~13 (
// Equation(s):
// \LSU|Output_Periph|ld_data~13_combout  = (\LSU|Output_Periph|HEX|hex_io[6][5]~regout  & (!\Instruction_Memory|Mux11~0_combout  & \Instruction_Memory|Mux10~0_combout ))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~13 .lut_mask = 16'h0C00;
defparam \LSU|Output_Periph|ld_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \ALU|Mux2~2 (
// Equation(s):
// \ALU|Mux2~2_combout  = (\ALU_Control|Mux2~0_combout  & (((\ALU|shifter|bsl|s3[13]~11_combout )) # (!\ALU|Mux12~0_combout ))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|Mux12~0_combout  & (\ALU|shifter|bsr|out~0_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux12~0_combout ),
	.datac(\ALU|shifter|bsr|out~0_combout ),
	.datad(\ALU|shifter|bsl|s3[13]~11_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~2 .lut_mask = 16'hEA62;
defparam \ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \MUX_operand_b|Out[29]~54 (
// Equation(s):
// \MUX_operand_b|Out[29]~54_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux34~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux34~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[29]~54 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \ALU|Mux0~0 (
// Equation(s):
// \ALU|Mux0~0_combout  = (\MUX_operand_b|Out[2]~24_combout ) # ((!\MUX_operand_b|Out[1]~58_combout  & \MUX_operand_b|Out[0]~56_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~0 .lut_mask = 16'hFF50;
defparam \ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \ALU|Mux1~0 (
// Equation(s):
// \ALU|Mux1~0_combout  = (\ALU|shifter|bsl|s2[1]~23_combout  & ((\ALU|shifter|bsl|s0[28]~3_combout ) # ((\ALU|Mux0~0_combout )))) # (!\ALU|shifter|bsl|s2[1]~23_combout  & (((\register_file|Mux1~0_combout  & !\ALU|Mux0~0_combout ))))

	.dataa(\ALU|shifter|bsl|s0[28]~3_combout ),
	.datab(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~0 .lut_mask = 16'hCCB8;
defparam \ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \ALU|Mux1~1 (
// Equation(s):
// \ALU|Mux1~1_combout  = (\ALU|Mux0~0_combout  & ((\ALU|Mux1~0_combout  & ((\ALU|shifter|bsl|s1[26]~50_combout ))) # (!\ALU|Mux1~0_combout  & (\register_file|Mux2~0_combout )))) # (!\ALU|Mux0~0_combout  & (((\ALU|Mux1~0_combout ))))

	.dataa(\ALU|Mux0~0_combout ),
	.datab(\register_file|Mux2~0_combout ),
	.datac(\ALU|Mux1~0_combout ),
	.datad(\ALU|shifter|bsl|s1[26]~50_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~1 .lut_mask = 16'hF858;
defparam \ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \ALU|Mux1~2 (
// Equation(s):
// \ALU|Mux1~2_combout  = (\ALU|Mux12~1_combout  & (((\ALU|Mux1~1_combout ) # (\ALU|Mux12~2_combout )))) # (!\ALU|Mux12~1_combout  & (\ALU|shifter|bsr|s3[30]~24_combout  & ((!\ALU|Mux12~2_combout ))))

	.dataa(\ALU|shifter|bsr|s3[30]~24_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|Mux1~1_combout ),
	.datad(\ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~2 .lut_mask = 16'hCCE2;
defparam \ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \ALU|Mux1~3 (
// Equation(s):
// \ALU|Mux1~3_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux1~2_combout  & (\ALU|shifter|bsl|s2[22]~21_combout )) # (!\ALU|Mux1~2_combout  & ((\ALU|shifter|bsl|s3[14]~12_combout ))))) # (!\ALU|Mux12~2_combout  & (\ALU|Mux1~2_combout ))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux1~2_combout ),
	.datac(\ALU|shifter|bsl|s2[22]~21_combout ),
	.datad(\ALU|shifter|bsl|s3[14]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~3 .lut_mask = 16'hE6C4;
defparam \ALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \ALU|Mux1~4 (
// Equation(s):
// \ALU|Mux1~4_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux1~3_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|Mux12~0_combout ),
	.datad(\ALU|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~4 .lut_mask = 16'hEFCC;
defparam \ALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \ALU|Mux0~1 (
// Equation(s):
// \ALU|Mux0~1_combout  = (\ALU|shifter|bsl|s2[1]~23_combout  & (((\ALU|shifter|bsl|s0[29]~4_combout ) # (\ALU|Mux0~0_combout )))) # (!\ALU|shifter|bsl|s2[1]~23_combout  & (\register_file|Mux0~0_combout  & ((!\ALU|Mux0~0_combout ))))

	.dataa(\register_file|Mux0~0_combout ),
	.datab(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datac(\ALU|shifter|bsl|s0[29]~4_combout ),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~1 .lut_mask = 16'hCCE2;
defparam \ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \ALU|Mux0~2 (
// Equation(s):
// \ALU|Mux0~2_combout  = (\ALU|Mux0~1_combout  & (((\ALU|shifter|bsl|s1[27]~52_combout ) # (!\ALU|Mux0~0_combout )))) # (!\ALU|Mux0~1_combout  & (\register_file|Mux1~0_combout  & ((\ALU|Mux0~0_combout ))))

	.dataa(\register_file|Mux1~0_combout ),
	.datab(\ALU|shifter|bsl|s1[27]~52_combout ),
	.datac(\ALU|Mux0~1_combout ),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~2 .lut_mask = 16'hCAF0;
defparam \ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5_combout  = (\register_file|Mux2~0_combout  & ((\ALU|Adder|B_checked [30]) # ((\register_file|Mux1~0_combout )))) # (!\register_file|Mux2~0_combout  & (\ALU|Adder|B_checked [29] & ((\ALU|Adder|B_checked 
// [30]) # (\register_file|Mux1~0_combout ))))

	.dataa(\register_file|Mux2~0_combout ),
	.datab(\ALU|Adder|B_checked [30]),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\ALU|Adder|B_checked [29]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5 .lut_mask = 16'hFCA8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector34~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector34~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ) # ((\register_file|Mux47~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & 
// (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\register_file|Mux63~7_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux47~3_combout ),
	.datad(\register_file|Mux63~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector34~0 .lut_mask = 16'hB9A8;
defparam \LSU|Output_Periph|HEX|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector28~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector28~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & (((\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout 
//  & ((\register_file|Mux41~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (\register_file|Mux57~3_combout ))))

	.dataa(\register_file|Mux57~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux41~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector28~0 .lut_mask = 16'hFC22;
defparam \LSU|Output_Periph|HEX|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[4][0]~20 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[4][0]~20_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout ) # (!\ALU_Control|Decoder0~2_combout ))) # (!\ALU|Mux31~8_combout  & (!\ALU_Control|Decoder0~2_combout  & \ALU|Mux30~6_combout 
// ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU_Control|Decoder0~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[4][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[4][0]~20 .lut_mask = 16'h00B2;
defparam \LSU|Output_Periph|HEX|hex_io[4][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector24~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector24~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout 
//  & (\register_file|Mux52~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\register_file|Mux60~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datab(\register_file|Mux52~3_combout ),
	.datac(\register_file|Mux60~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector24~0 .lut_mask = 16'hEE50;
defparam \LSU|Output_Periph|HEX|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[5][0]~24 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[5][0]~24_combout  = (\ALU|Mux30~6_combout  & (((!\ALU_Control|Decoder0~2_combout  & !\ALU|Mux29~3_combout )))) # (!\ALU|Mux30~6_combout  & (!\ALU|Mux31~8_combout  & ((\ALU|Mux29~3_combout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU_Control|Decoder0~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[5][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[5][0]~24 .lut_mask = 16'h0530;
defparam \LSU|Output_Periph|HEX|hex_io[5][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector13~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector13~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\register_file|Mux47~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & 
// (\register_file|Mux63~7_combout  & ((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datac(\register_file|Mux47~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector13~0 .lut_mask = 16'hCCE2;
defparam \LSU|Output_Periph|HEX|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux6~1 (
// Equation(s):
// \LSU|Data_memory|Mux6~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux62~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux54~2_combout ))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux54~2_combout ),
	.datac(\register_file|Mux62~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux6~1 .lut_mask = 16'h5044;
defparam \LSU|Data_memory|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \LSU|Data_memory|Mux5~2 (
// Equation(s):
// \LSU|Data_memory|Mux5~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux53~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux45~2_combout ))))

	.dataa(\register_file|Mux45~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux53~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux5~2 .lut_mask = 16'h3022;
defparam \LSU|Data_memory|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \LSU|Data_memory|st_data0[2]~20 (
// Equation(s):
// \LSU|Data_memory|st_data0[2]~20_combout  = (\ALU|Mux30~6_combout  & (((\LSU|Data_memory|Mux5~2_combout ) # (!\Instruction_Memory|Mux10~0_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux5~3_combout  & (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\LSU|Data_memory|Mux5~3_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Data_memory|Mux5~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[2]~20 .lut_mask = 16'hEA4A;
defparam \LSU|Data_memory|st_data0[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \LSU|Data_memory|Mux1~3 (
// Equation(s):
// \LSU|Data_memory|Mux1~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux33~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux57~2_combout )))))

	.dataa(\register_file|Mux33~2_combout ),
	.datab(\register_file|Mux57~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux1~3 .lut_mask = 16'h0A0C;
defparam \LSU|Data_memory|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data0[6]~35 (
// Equation(s):
// \LSU|Data_memory|st_data0[6]~35_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux49~2_combout  & \ALU|Mux30~6_combout )) # (!\ALU|Mux31~8_combout  & ((!\ALU|Mux30~6_combout )))))

	.dataa(\register_file|Mux49~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[6]~35 .lut_mask = 16'h2003;
defparam \LSU|Data_memory|st_data0[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y1_N1
cycloneii_lcell_ff \clock_divier|dff0|q (
	.clk(\clk_ram~clkctrl_outclk ),
	.datain(\clock_divier|dff0|q~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divier|dff0|q~regout ));

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \ALU|Mux26~8 (
// Equation(s):
// \ALU|Mux26~8_combout  = (\ALU_Control|Mux3~0_combout  & ((\ALU_Control|Mux2~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux58~2_combout )))) # (!\ALU_Control|Mux3~0_combout  & (((\MUX_operand_b|Out[21]~22_combout  & 
// \register_file|Mux58~2_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux58~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~8 .lut_mask = 16'hF888;
defparam \ALU|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \ALU|Mux17~7 (
// Equation(s):
// \ALU|Mux17~7_combout  = (\MUX_operand_b|Out[21]~22_combout  & ((\register_file|Mux49~2_combout ) # ((\ALU_Control|Mux3~0_combout  & \ALU_Control|Mux2~0_combout )))) # (!\MUX_operand_b|Out[21]~22_combout  & (\ALU_Control|Mux3~0_combout  & 
// (\ALU_Control|Mux2~0_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\register_file|Mux49~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~7 .lut_mask = 16'hEAC0;
defparam \ALU|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s3[5]~24 (
// Equation(s):
// \ALU|shifter|bsl|s3[5]~24_combout  = (\ALU|shifter|bsl|s2[5]~4_combout  & (((!\MUX_operand_b|Out[21]~22_combout  & !\MUX_operand_b|Out[4]~19_combout )) # (!\MUX_operand_b|Out[3]~26_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[4]~19_combout ),
	.datac(\MUX_operand_b|Out[3]~26_combout ),
	.datad(\ALU|shifter|bsl|s2[5]~4_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[5]~24 .lut_mask = 16'h1F00;
defparam \ALU|shifter|bsl|s3[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|C~10 (
// Equation(s):
// \ALU|Adder|CLA1|C~10_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0] & \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~10 .lut_mask = 16'hFCF0;
defparam \ALU|Adder|CLA1|C~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[10]~353 (
// Equation(s):
// \LSU|ld_data[10]~353_combout  = (\ALU|Mux31~8_combout  & (((\LSU|ld_data[10]~144_combout  & !\LSU|ld_data[9]~108_combout )))) # (!\ALU|Mux31~8_combout  & ((\LSU|ld_data[10]~143_combout ) # ((\LSU|ld_data[9]~108_combout ))))

	.dataa(\LSU|ld_data[10]~143_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|ld_data[10]~144_combout ),
	.datad(\LSU|ld_data[9]~108_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~353_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~353 .lut_mask = 16'h33E2;
defparam \LSU|ld_data[10]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \LSU|ld_data[10]~354 (
// Equation(s):
// \LSU|ld_data[10]~354_combout  = (\LSU|ld_data[10]~353_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\LSU|ld_data[10]~353_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~354_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~354 .lut_mask = 16'h3C00;
defparam \LSU|ld_data[10]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \LSU|ld_data[8]~355 (
// Equation(s):
// \LSU|ld_data[8]~355_combout  = (\ALU|Mux31~8_combout  & (\LSU|ld_data[8]~111_combout  & (!\LSU|ld_data[9]~108_combout ))) # (!\ALU|Mux31~8_combout  & (((\LSU|ld_data[9]~108_combout ) # (\LSU|ld_data[8]~110_combout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|ld_data[8]~111_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[8]~110_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~355_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~355 .lut_mask = 16'h5D58;
defparam \LSU|ld_data[8]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \LSU|ld_data[8]~356 (
// Equation(s):
// \LSU|ld_data[8]~356_combout  = (\LSU|ld_data[8]~355_combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(vcc),
	.datac(\LSU|ld_data[8]~355_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~356_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~356 .lut_mask = 16'h50A0;
defparam \LSU|ld_data[8]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y1_N0
cycloneii_lcell_comb \clock_divier|dff0|q~0 (
// Equation(s):
// \clock_divier|dff0|q~0_combout  = !\clock_divier|dff0|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_divier|dff0|q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divier|dff0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divier|dff0|q~0 .lut_mask = 16'h0F0F;
defparam \clock_divier|dff0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[12]));
// synopsys translate_off
defparam \i_io_sw[12]~I .input_async_reset = "none";
defparam \i_io_sw[12]~I .input_power_up = "low";
defparam \i_io_sw[12]~I .input_register_mode = "none";
defparam \i_io_sw[12]~I .input_sync_reset = "none";
defparam \i_io_sw[12]~I .oe_async_reset = "none";
defparam \i_io_sw[12]~I .oe_power_up = "low";
defparam \i_io_sw[12]~I .oe_register_mode = "none";
defparam \i_io_sw[12]~I .oe_sync_reset = "none";
defparam \i_io_sw[12]~I .operation_mode = "input";
defparam \i_io_sw[12]~I .output_async_reset = "none";
defparam \i_io_sw[12]~I .output_power_up = "low";
defparam \i_io_sw[12]~I .output_register_mode = "none";
defparam \i_io_sw[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[13]));
// synopsys translate_off
defparam \i_io_sw[13]~I .input_async_reset = "none";
defparam \i_io_sw[13]~I .input_power_up = "low";
defparam \i_io_sw[13]~I .input_register_mode = "none";
defparam \i_io_sw[13]~I .input_sync_reset = "none";
defparam \i_io_sw[13]~I .oe_async_reset = "none";
defparam \i_io_sw[13]~I .oe_power_up = "low";
defparam \i_io_sw[13]~I .oe_register_mode = "none";
defparam \i_io_sw[13]~I .oe_sync_reset = "none";
defparam \i_io_sw[13]~I .operation_mode = "input";
defparam \i_io_sw[13]~I .output_async_reset = "none";
defparam \i_io_sw[13]~I .output_power_up = "low";
defparam \i_io_sw[13]~I .output_register_mode = "none";
defparam \i_io_sw[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[14]));
// synopsys translate_off
defparam \i_io_sw[14]~I .input_async_reset = "none";
defparam \i_io_sw[14]~I .input_power_up = "low";
defparam \i_io_sw[14]~I .input_register_mode = "none";
defparam \i_io_sw[14]~I .input_sync_reset = "none";
defparam \i_io_sw[14]~I .oe_async_reset = "none";
defparam \i_io_sw[14]~I .oe_power_up = "low";
defparam \i_io_sw[14]~I .oe_register_mode = "none";
defparam \i_io_sw[14]~I .oe_sync_reset = "none";
defparam \i_io_sw[14]~I .operation_mode = "input";
defparam \i_io_sw[14]~I .output_async_reset = "none";
defparam \i_io_sw[14]~I .output_power_up = "low";
defparam \i_io_sw[14]~I .output_register_mode = "none";
defparam \i_io_sw[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[15]));
// synopsys translate_off
defparam \i_io_sw[15]~I .input_async_reset = "none";
defparam \i_io_sw[15]~I .input_power_up = "low";
defparam \i_io_sw[15]~I .input_register_mode = "none";
defparam \i_io_sw[15]~I .input_sync_reset = "none";
defparam \i_io_sw[15]~I .oe_async_reset = "none";
defparam \i_io_sw[15]~I .oe_power_up = "low";
defparam \i_io_sw[15]~I .oe_register_mode = "none";
defparam \i_io_sw[15]~I .oe_sync_reset = "none";
defparam \i_io_sw[15]~I .operation_mode = "input";
defparam \i_io_sw[15]~I .output_async_reset = "none";
defparam \i_io_sw[15]~I .output_power_up = "low";
defparam \i_io_sw[15]~I .output_register_mode = "none";
defparam \i_io_sw[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \register_file|regs[2][28]~feeder (
// Equation(s):
// \register_file|regs[2][28]~feeder_combout  = \register_file|regs~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~39_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][28]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \register_file|regs[2][29]~feeder (
// Equation(s):
// \register_file|regs[2][29]~feeder_combout  = \register_file|regs~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~40_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][29]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y1_N16
cycloneii_lcell_comb \clock_divier|dff1|q~0 (
// Equation(s):
// \clock_divier|dff1|q~0_combout  = !\clock_divier|dff1|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_divier|dff1|q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divier|dff1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divier|dff1|q~0 .lut_mask = 16'h0F0F;
defparam \clock_divier|dff1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst_ni~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_ni~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_ni));
// synopsys translate_off
defparam \rst_ni~I .input_async_reset = "none";
defparam \rst_ni~I .input_power_up = "low";
defparam \rst_ni~I .input_register_mode = "none";
defparam \rst_ni~I .input_sync_reset = "none";
defparam \rst_ni~I .oe_async_reset = "none";
defparam \rst_ni~I .oe_power_up = "low";
defparam \rst_ni~I .oe_register_mode = "none";
defparam \rst_ni~I .oe_sync_reset = "none";
defparam \rst_ni~I .operation_mode = "input";
defparam \rst_ni~I .output_async_reset = "none";
defparam \rst_ni~I .output_power_up = "low";
defparam \rst_ni~I .output_register_mode = "none";
defparam \rst_ni~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst_ni~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_ni~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_ni~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_ni~clkctrl .clock_type = "global clock";
defparam \rst_ni~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X34_Y1_N17
cycloneii_lcell_ff \clock_divier|dff1|q (
	.clk(\clock_divier|dff0|q~regout ),
	.datain(\clock_divier|dff1|q~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divier|dff1|q~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \clock_divier|dff1|q~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_divier|dff1|q~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divier|dff1|q~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divier|dff1|q~clkctrl .clock_type = "global clock";
defparam \clock_divier|dff1|q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \PC|PC_out[2]~0 (
// Equation(s):
// \PC|PC_out[2]~0_combout  = !\PC|PC_out [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PC_out [2]),
	.cin(gnd),
	.combout(\PC|PC_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[2]~0 .lut_mask = 16'h00FF;
defparam \PC|PC_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N5
cycloneii_lcell_ff \PC|PC_out[2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC|PC_out[2]~0_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [2]));

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout  = \PC|PC_out [3] $ (\PC|PC_out [2])

	.dataa(vcc),
	.datab(\PC|PC_out [3]),
	.datac(vcc),
	.datad(\PC|PC_out [2]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S .lut_mask = 16'h33CC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N15
cycloneii_lcell_ff \PC|PC_out[3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [3]));

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout  = \PC|PC_out [5] $ (((\PC|PC_out [4] & (\PC|PC_out [2] & \PC|PC_out [3]))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S .lut_mask = 16'h6CCC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N19
cycloneii_lcell_ff \PC|PC_out[5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [5]));

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \register_file|Mux63~6 (
// Equation(s):
// \register_file|Mux63~6_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [2] & ((!\PC|PC_out [3]))) # (!\PC|PC_out [2] & ((\PC|PC_out [3]) # (!\PC|PC_out [4])))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\register_file|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~6 .lut_mask = 16'h0331;
defparam \register_file|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \register_file|Mux63~3 (
// Equation(s):
// \register_file|Mux63~3_combout  = (\PC|PC_out [3] & (\PC|PC_out [2] & !\PC|PC_out [5]))

	.dataa(vcc),
	.datab(\PC|PC_out [3]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\register_file|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~3 .lut_mask = 16'h00C0;
defparam \register_file|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout  = \PC|PC_out [4] $ (((\PC|PC_out [3] & \PC|PC_out [2])))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [4]),
	.datac(vcc),
	.datad(\PC|PC_out [2]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S .lut_mask = 16'h66CC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \PC|PC_out[4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [4]));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \Instruction_Memory|Mux0~0 (
// Equation(s):
// \Instruction_Memory|Mux0~0_combout  = (\PC|PC_out [3]) # ((\PC|PC_out [5]) # ((!\PC|PC_out [2] & \PC|PC_out [4])))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux0~0 .lut_mask = 16'hFFF4;
defparam \Instruction_Memory|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \Instruction_Memory|Mux15~0 (
// Equation(s):
// \Instruction_Memory|Mux15~0_combout  = (!\PC|PC_out [2] & (\PC|PC_out [5] $ (((\PC|PC_out [4]) # (\PC|PC_out [3])))))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux15~0 .lut_mask = 16'h0154;
defparam \Instruction_Memory|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \Instruction_Memory|Mux10~0 (
// Equation(s):
// \Instruction_Memory|Mux10~0_combout  = (\PC|PC_out [2] & (((!\PC|PC_out [5] & \PC|PC_out [3])))) # (!\PC|PC_out [2] & (!\PC|PC_out [3] & (\PC|PC_out [4] $ (\PC|PC_out [5]))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux10~0 .lut_mask = 16'h3006;
defparam \Instruction_Memory|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \Control_Unit|WideOr3~4 (
// Equation(s):
// \Control_Unit|WideOr3~4_combout  = (\PC|PC_out [5]) # ((\PC|PC_out [4] & (!\PC|PC_out [2] & !\PC|PC_out [3])))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\Control_Unit|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr3~4 .lut_mask = 16'hCCCE;
defparam \Control_Unit|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneii_lcell_comb \Instruction_Memory|Mux23~0 (
// Equation(s):
// \Instruction_Memory|Mux23~0_combout  = (\PC|PC_out [3] & (\PC|PC_out [2] & !\PC|PC_out [5]))

	.dataa(vcc),
	.datab(\PC|PC_out [3]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux23~0 .lut_mask = 16'h00C0;
defparam \Instruction_Memory|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \MUX_operand_b|Out[1]~58 (
// Equation(s):
// \MUX_operand_b|Out[1]~58_combout  = (!\PC|PC_out [2] & (\PC|PC_out [3] & !\PC|PC_out [5]))

	.dataa(\PC|PC_out [2]),
	.datab(vcc),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[1]~58 .lut_mask = 16'h0050;
defparam \MUX_operand_b|Out[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \Control_Unit|Decoder0~1 (
// Equation(s):
// \Control_Unit|Decoder0~1_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [3] & ((!\PC|PC_out [2]))) # (!\PC|PC_out [3] & ((\PC|PC_out [2]) # (!\PC|PC_out [4])))))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Control_Unit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Decoder0~1 .lut_mask = 16'h005B;
defparam \Control_Unit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \ALU_Control|Mux2~0 (
// Equation(s):
// \ALU_Control|Mux2~0_combout  = (!\Control_Unit|Decoder0~1_combout ) # (!\Instruction_Memory|Mux10~0_combout )

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|Decoder0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Control|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Mux2~0 .lut_mask = 16'h3F3F;
defparam \ALU_Control|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \Instruction_Memory|Mux20~0 (
// Equation(s):
// \Instruction_Memory|Mux20~0_combout  = (\PC|PC_out [3]) # ((\PC|PC_out [5] & ((\PC|PC_out [2]) # (\PC|PC_out [4]))))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [4]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux20~0 .lut_mask = 16'hFCF8;
defparam \Instruction_Memory|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \WB_MUX|Mux30~0 (
// Equation(s):
// \WB_MUX|Mux30~0_combout  = (!\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & (\MUX_operand_b|Out[1]~58_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout )))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux30~0 .lut_mask = 16'h2230;
defparam \WB_MUX|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \Control_Unit|WideOr3 (
// Equation(s):
// \Control_Unit|WideOr3~combout  = (\Control_Unit|Decoder0~0_combout ) # ((\Instruction_Memory|Mux23~0_combout ) # (\Control_Unit|Decoder0~1_combout ))

	.dataa(\Control_Unit|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Control_Unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Control_Unit|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|WideOr3 .lut_mask = 16'hFFFA;
defparam \Control_Unit|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \MUX_operand_b|Out[0]~17 (
// Equation(s):
// \MUX_operand_b|Out[0]~17_combout  = (!\register_file|Mux63~6_combout  & (!\Control_Unit|WideOr3~combout  & \register_file|Mux63~5_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\Control_Unit|WideOr3~combout ),
	.datad(\register_file|Mux63~5_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[0]~17 .lut_mask = 16'h0300;
defparam \MUX_operand_b|Out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \register_file|regs[25][0]~43 (
// Equation(s):
// \register_file|regs[25][0]~43_combout  = (!\PC|PC_out [5] & (!\PC|PC_out [3] & ((\PC|PC_out [2]) # (!\PC|PC_out [4]))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\register_file|regs[25][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][0]~43 .lut_mask = 16'h0031;
defparam \register_file|regs[25][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \register_file|regs[25][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][0]~regout ));

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \register_file|Mux31~0 (
// Equation(s):
// \register_file|Mux31~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][0]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][0]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][0]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\register_file|regs[25][0]~regout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux31~0 .lut_mask = 16'h8830;
defparam \register_file|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \ALU|Mux31~6 (
// Equation(s):
// \ALU|Mux31~6_combout  = (\ALU_Control|Mux2~0_combout  & ((\MUX_operand_b|Out[0]~20_combout ) # ((\MUX_operand_b|Out[0]~17_combout ) # (\register_file|Mux31~0_combout )))) # (!\ALU_Control|Mux2~0_combout  & (\register_file|Mux31~0_combout  & 
// ((\MUX_operand_b|Out[0]~20_combout ) # (\MUX_operand_b|Out[0]~17_combout ))))

	.dataa(\MUX_operand_b|Out[0]~20_combout ),
	.datab(\MUX_operand_b|Out[0]~17_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\register_file|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~6 .lut_mask = 16'hFEE0;
defparam \ALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \MUX_operand_b|Out[0]~18 (
// Equation(s):
// \MUX_operand_b|Out[0]~18_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [3] & ((!\PC|PC_out [2]))) # (!\PC|PC_out [3] & (!\PC|PC_out [4]))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[0]~18 .lut_mask = 16'h0311;
defparam \MUX_operand_b|Out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \Instruction_Memory|Mux7~0 (
// Equation(s):
// \Instruction_Memory|Mux7~0_combout  = (\PC|PC_out [5] & ((\PC|PC_out [2]) # ((\PC|PC_out [3]) # (\PC|PC_out [4]))))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [4]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux7~0 .lut_mask = 16'hCCC8;
defparam \Instruction_Memory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \Control_Unit|Decoder0~0 (
// Equation(s):
// \Control_Unit|Decoder0~0_combout  = (!\PC|PC_out [3] & (!\PC|PC_out [2] & (\PC|PC_out [4] $ (\PC|PC_out [5]))))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Control_Unit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_Unit|Decoder0~0 .lut_mask = 16'h0104;
defparam \Control_Unit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \MUX_operand_b|Out[4]~19 (
// Equation(s):
// \MUX_operand_b|Out[4]~19_combout  = (!\Instruction_Memory|Mux7~0_combout  & ((\Control_Unit|Decoder0~1_combout ) # ((\Control_Unit|Decoder0~0_combout ) # (\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(\Instruction_Memory|Mux7~0_combout ),
	.datac(\Control_Unit|Decoder0~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[4]~19 .lut_mask = 16'h3332;
defparam \MUX_operand_b|Out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \MUX_operand_b|Out[0]~20 (
// Equation(s):
// \MUX_operand_b|Out[0]~20_combout  = (\MUX_operand_b|Out[0]~18_combout  & \MUX_operand_b|Out[4]~19_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~18_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[4]~19_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[0]~20 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \ALU|Mux31~4 (
// Equation(s):
// \ALU|Mux31~4_combout  = (\ALU|Mux31~3_combout  & (\register_file|Mux31~0_combout  $ (((\MUX_operand_b|Out[0]~20_combout ) # (\MUX_operand_b|Out[0]~17_combout )))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux31~0_combout ),
	.datac(\MUX_operand_b|Out[0]~20_combout ),
	.datad(\MUX_operand_b|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~4 .lut_mask = 16'h2228;
defparam \ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \ALU|Mux31~3 (
// Equation(s):
// \ALU|Mux31~3_combout  = ((!\Instruction_Memory|Mux11~0_combout  & !\Instruction_Memory|Mux10~0_combout )) # (!\Control_Unit|Decoder0~1_combout )

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Control_Unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~3 .lut_mask = 16'h11FF;
defparam \ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \ALU|Mux31~7 (
// Equation(s):
// \ALU|Mux31~7_combout  = (\ALU|Mux31~4_combout ) # ((\ALU|Mux31~5_combout  & (\ALU|Mux31~6_combout  & !\ALU|Mux31~3_combout )))

	.dataa(\ALU|Mux31~5_combout ),
	.datab(\ALU|Mux31~6_combout ),
	.datac(\ALU|Mux31~4_combout ),
	.datad(\ALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~7 .lut_mask = 16'hF0F8;
defparam \ALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \Instruction_Memory|Mux11~0 (
// Equation(s):
// \Instruction_Memory|Mux11~0_combout  = (!\PC|PC_out [4] & (\PC|PC_out [2] & (!\PC|PC_out [3] & !\PC|PC_out [5])))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [2]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux11~0 .lut_mask = 16'h0004;
defparam \Instruction_Memory|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \ALU|Mux16~0 (
// Equation(s):
// \ALU|Mux16~0_combout  = (\Control_Unit|Decoder0~1_combout  & (\Instruction_Memory|Mux11~0_combout  & !\Instruction_Memory|Mux10~0_combout ))

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~0 .lut_mask = 16'h00A0;
defparam \ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \MUX_operand_b|Out[0]~56 (
// Equation(s):
// \MUX_operand_b|Out[0]~56_combout  = (\MUX_operand_b|Out[0]~17_combout ) # ((\MUX_operand_b|Out[4]~19_combout  & \MUX_operand_b|Out[0]~18_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[4]~19_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\MUX_operand_b|Out[0]~18_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[0]~56 .lut_mask = 16'hFCF0;
defparam \MUX_operand_b|Out[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s2[4]~2 (
// Equation(s):
// \ALU|shifter|bsl|s2[4]~2_combout  = (\register_file|Mux31~0_combout  & (!\MUX_operand_b|Out[1]~58_combout  & !\MUX_operand_b|Out[0]~56_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux31~0_combout ),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[4]~2 .lut_mask = 16'h000C;
defparam \ALU|shifter|bsl|s2[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \MUX_operand_b|Out[3]~25 (
// Equation(s):
// \MUX_operand_b|Out[3]~25_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [3] & (!\PC|PC_out [2] & \PC|PC_out [4])) # (!\PC|PC_out [3] & (\PC|PC_out [2] & !\PC|PC_out [4]))))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [2]),
	.datac(\PC|PC_out [4]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[3]~25 .lut_mask = 16'h0024;
defparam \MUX_operand_b|Out[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \Instruction_Memory|Mux19~0 (
// Equation(s):
// \Instruction_Memory|Mux19~0_combout  = (\PC|PC_out [5]) # ((\PC|PC_out [4] & !\PC|PC_out [3]))

	.dataa(vcc),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux19~0 .lut_mask = 16'hFF0C;
defparam \Instruction_Memory|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \Instruction_Memory|Mux16~0 (
// Equation(s):
// \Instruction_Memory|Mux16~0_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [4] & ((\PC|PC_out [3]))) # (!\PC|PC_out [4] & (\PC|PC_out [2]))))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux16~0 .lut_mask = 16'h00E2;
defparam \Instruction_Memory|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \register_file|Mux60~0 (
// Equation(s):
// \register_file|Mux60~0_combout  = (\register_file|regs[25][3]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][3]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux60~0 .lut_mask = 16'h2200;
defparam \register_file|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \Instruction_Memory|Mux28~0 (
// Equation(s):
// \Instruction_Memory|Mux28~0_combout  = (!\PC|PC_out [2] & (\PC|PC_out [3] & !\PC|PC_out [5]))

	.dataa(vcc),
	.datab(\PC|PC_out [2]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux28~0 .lut_mask = 16'h0030;
defparam \Instruction_Memory|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \Instruction_Memory|Mux31~0 (
// Equation(s):
// \Instruction_Memory|Mux31~0_combout  = (!\PC|PC_out [5] & (\PC|PC_out [3] & ((\PC|PC_out [4]) # (\PC|PC_out [2]))))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [2]),
	.datac(\PC|PC_out [5]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux31~0 .lut_mask = 16'h0E00;
defparam \Instruction_Memory|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \register_file|Mux60~1 (
// Equation(s):
// \register_file|Mux60~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][3]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\register_file|regs[2][3]~regout ),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux60~1 .lut_mask = 16'h3388;
defparam \register_file|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \register_file|Mux60~2 (
// Equation(s):
// \register_file|Mux60~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux60~1_combout  & ((\register_file|Mux60~0_combout ))) # (!\register_file|Mux60~1_combout  & (\register_file|regs[26][3]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux60~1_combout ))))

	.dataa(\register_file|regs[26][3]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux60~0_combout ),
	.datad(\register_file|Mux60~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux60~2 .lut_mask = 16'hF388;
defparam \register_file|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \MUX_operand_b|Out[3]~26 (
// Equation(s):
// \MUX_operand_b|Out[3]~26_combout  = (\Control_Unit|WideOr3~combout  & (\MUX_operand_b|Out[3]~25_combout )) # (!\Control_Unit|WideOr3~combout  & ((\register_file|Mux60~2_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~25_combout ),
	.datac(\Control_Unit|WideOr3~combout ),
	.datad(\register_file|Mux60~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[3]~26 .lut_mask = 16'hCFC0;
defparam \MUX_operand_b|Out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \MUX_operand_b|Out[3]~27 (
// Equation(s):
// \MUX_operand_b|Out[3]~27_combout  = (\MUX_operand_b|Out[3]~26_combout  & ((\MUX_operand_b|Out[21]~22_combout ) # (\MUX_operand_b|Out[4]~19_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[4]~19_combout ),
	.datad(\MUX_operand_b|Out[3]~26_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[3]~27 .lut_mask = 16'hFA00;
defparam \MUX_operand_b|Out[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s3[0]~8 (
// Equation(s):
// \ALU|shifter|bsl|s3[0]~8_combout  = (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s2[4]~2_combout  & !\MUX_operand_b|Out[3]~27_combout ))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s2[4]~2_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[0]~8 .lut_mask = 16'h0050;
defparam \ALU|shifter|bsl|s3[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \MUX_operand_b|Out[4]~57 (
// Equation(s):
// \MUX_operand_b|Out[4]~57_combout  = (\PC|PC_out [4] & (!\PC|PC_out [5] & (!\PC|PC_out [2] & \PC|PC_out [3])))

	.dataa(\PC|PC_out [4]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [3]),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[4]~57 .lut_mask = 16'h0200;
defparam \MUX_operand_b|Out[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \ALU|Mux12~0 (
// Equation(s):
// \ALU|Mux12~0_combout  = (\MUX_operand_b|Out[4]~57_combout  & ((\MUX_operand_b|Out[21]~22_combout ) # (\MUX_operand_b|Out[4]~19_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[4]~19_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[4]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~0 .lut_mask = 16'hEE00;
defparam \ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \ALU_Control|Operation[3]~0 (
// Equation(s):
// \ALU_Control|Operation[3]~0_combout  = ((\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout )) # (!\Control_Unit|Decoder0~1_combout )

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_Control|Operation[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Operation[3]~0 .lut_mask = 16'hFF5F;
defparam \ALU_Control|Operation[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \ALU_Control|Mux3~0 (
// Equation(s):
// \ALU_Control|Mux3~0_combout  = (\Control_Unit|Decoder0~1_combout  & (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|Decoder0~0_combout  & !\Instruction_Memory|Mux23~0_combout )))

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|Decoder0~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU_Control|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Mux3~0 .lut_mask = 16'h0008;
defparam \ALU_Control|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \MUX_operand_b|Out[21]~22 (
// Equation(s):
// \MUX_operand_b|Out[21]~22_combout  = (!\Control_Unit|Decoder0~1_combout  & (!\Instruction_Memory|Mux23~0_combout  & (!\Control_Unit|Decoder0~0_combout  & !\register_file|Mux63~6_combout )))

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\Control_Unit|Decoder0~0_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[21]~22 .lut_mask = 16'h0001;
defparam \MUX_operand_b|Out[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \ALU|Adder|B_checked[3]~10 (
// Equation(s):
// \ALU|Adder|B_checked[3]~10_combout  = (\MUX_operand_b|Out[4]~19_combout  & (!\MUX_operand_b|Out[3]~25_combout  & (\Control_Unit|WideOr3~combout ))) # (!\MUX_operand_b|Out[4]~19_combout  & (((!\MUX_operand_b|Out[3]~25_combout  & 
// \Control_Unit|WideOr3~combout )) # (!\MUX_operand_b|Out[21]~22_combout )))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\MUX_operand_b|Out[3]~25_combout ),
	.datac(\Control_Unit|WideOr3~combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[3]~10 .lut_mask = 16'h3075;
defparam \ALU|Adder|B_checked[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \ALU|Adder|B_checked[3] (
// Equation(s):
// \ALU|Adder|B_checked [3] = \ALU_Control|Mux3~0_combout  $ (((!\ALU|Adder|B_checked[3]~10_combout  & ((\Control_Unit|WideOr3~combout ) # (\register_file|Mux60~2_combout )))))

	.dataa(\Control_Unit|WideOr3~combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU|Adder|B_checked[3]~10_combout ),
	.datad(\register_file|Mux60~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[3] .lut_mask = 16'hC3C6;
defparam \ALU|Adder|B_checked[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \MUX_operand_b|Out[2]~23 (
// Equation(s):
// \MUX_operand_b|Out[2]~23_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\Instruction_Memory|Mux7~0_combout  & ((\Control_Unit|Decoder0~1_combout ) # (\Control_Unit|Decoder0~0_combout ))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\Control_Unit|Decoder0~1_combout ),
	.datac(\Instruction_Memory|Mux7~0_combout ),
	.datad(\Control_Unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[2]~23 .lut_mask = 16'h0504;
defparam \MUX_operand_b|Out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \Instruction_Memory|Mux17~0 (
// Equation(s):
// \Instruction_Memory|Mux17~0_combout  = (!\PC|PC_out [5] & ((\PC|PC_out [2] & (!\PC|PC_out [3])) # (!\PC|PC_out [2] & (\PC|PC_out [3] & \PC|PC_out [4]))))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [3]),
	.datac(\PC|PC_out [4]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux17~0 .lut_mask = 16'h0062;
defparam \Instruction_Memory|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N27
cycloneii_lcell_ff \register_file|regs[26][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][2]~regout ));

// Location: LCFF_X29_Y18_N3
cycloneii_lcell_ff \register_file|regs[25][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][2]~regout ));

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \register_file|Mux61~0 (
// Equation(s):
// \register_file|Mux61~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][2]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][2]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux61~0 .lut_mask = 16'h3000;
defparam \register_file|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \register_file|Mux61~1 (
// Equation(s):
// \register_file|Mux61~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][2]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][2]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux61~1 .lut_mask = 16'h55A0;
defparam \register_file|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \register_file|Mux61~2 (
// Equation(s):
// \register_file|Mux61~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux61~1_combout  & ((\register_file|Mux61~0_combout ))) # (!\register_file|Mux61~1_combout  & (\register_file|regs[26][2]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux61~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][2]~regout ),
	.datac(\register_file|Mux61~0_combout ),
	.datad(\register_file|Mux61~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux61~2 .lut_mask = 16'hF588;
defparam \register_file|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \MUX_operand_b|Out[2]~21 (
// Equation(s):
// \MUX_operand_b|Out[2]~21_combout  = (\Control_Unit|WideOr3~combout  & (\Instruction_Memory|Mux17~0_combout )) # (!\Control_Unit|WideOr3~combout  & ((\register_file|Mux61~2_combout )))

	.dataa(\Control_Unit|WideOr3~combout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux17~0_combout ),
	.datad(\register_file|Mux61~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[2]~21 .lut_mask = 16'hF5A0;
defparam \MUX_operand_b|Out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \MUX_operand_b|Out[2]~24 (
// Equation(s):
// \MUX_operand_b|Out[2]~24_combout  = (\MUX_operand_b|Out[2]~21_combout  & ((\MUX_operand_b|Out[21]~22_combout ) # (\MUX_operand_b|Out[2]~23_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[2]~23_combout ),
	.datad(\MUX_operand_b|Out[2]~21_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[2]~24 .lut_mask = 16'hFA00;
defparam \MUX_operand_b|Out[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \register_file|Mux32~1 (
// Equation(s):
// \register_file|Mux32~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][31]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(\register_file|regs[2][31]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux32~1 .lut_mask = 16'h44AA;
defparam \register_file|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \register_file|Mux32~0 (
// Equation(s):
// \register_file|Mux32~0_combout  = (\register_file|regs[25][31]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][31]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux32~0 .lut_mask = 16'h2200;
defparam \register_file|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \register_file|Mux32~2 (
// Equation(s):
// \register_file|Mux32~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux32~1_combout  & ((\register_file|Mux32~0_combout ))) # (!\register_file|Mux32~1_combout  & (\register_file|regs[26][31]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux32~1_combout ))))

	.dataa(\register_file|regs[26][31]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux32~1_combout ),
	.datad(\register_file|Mux32~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux32~2 .lut_mask = 16'hF838;
defparam \register_file|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \MUX_operand_b|Out[31]~28 (
// Equation(s):
// \MUX_operand_b|Out[31]~28_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux32~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux32~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[31]~28 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout  = \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout  $ (\PC|PC_out [15])

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S .lut_mask = 16'h5A5A;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N13
cycloneii_lcell_ff \PC|PC_out[15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [15]));

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout  = \PC|PC_out [16] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout  & \PC|PC_out [15])))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [16]),
	.datad(\PC|PC_out [15]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S .lut_mask = 16'h5AF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N31
cycloneii_lcell_ff \PC|PC_out[16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [16]));

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout  = \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout  $ (\PC|PC_out [12])

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S .lut_mask = 16'h5A5A;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N11
cycloneii_lcell_ff \PC|PC_out[12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [12]));

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout  = \PC|PC_out [13] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout  & \PC|PC_out [12])))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [13]),
	.datad(\PC|PC_out [12]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S .lut_mask = 16'h5AF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N5
cycloneii_lcell_ff \PC|PC_out[13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [13]));

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout  = \PC|PC_out [14] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout  & (\PC|PC_out [13] & \PC|PC_out [12]))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ),
	.datab(\PC|PC_out [13]),
	.datac(\PC|PC_out [14]),
	.datad(\PC|PC_out [12]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N27
cycloneii_lcell_ff \PC|PC_out[14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [14]));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout  = (\PC|PC_out [2] & (\PC|PC_out [4] & (\PC|PC_out [3] & \PC|PC_out [5])))

	.dataa(\PC|PC_out [2]),
	.datab(\PC|PC_out [4]),
	.datac(\PC|PC_out [3]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout  = \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout  $ (\PC|PC_out [6])

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S .lut_mask = 16'h5A5A;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \PC|PC_out[6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [6]));

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout  = \PC|PC_out [7] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout  & \PC|PC_out [6])))

	.dataa(vcc),
	.datab(\PC|PC_out [7]),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ),
	.datad(\PC|PC_out [6]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S .lut_mask = 16'h3CCC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \PC|PC_out[7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [7]));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout  = \PC|PC_out [8] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout  & (\PC|PC_out [7] & \PC|PC_out [6]))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ),
	.datab(\PC|PC_out [7]),
	.datac(\PC|PC_out [8]),
	.datad(\PC|PC_out [6]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N3
cycloneii_lcell_ff \PC|PC_out[8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [8]));

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout  = (\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout  & (\PC|PC_out [8] & (\PC|PC_out [7] & \PC|PC_out [6])))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0_combout ),
	.datab(\PC|PC_out [8]),
	.datac(\PC|PC_out [7]),
	.datad(\PC|PC_out [6]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout  = \PC|PC_out [10] $ (((\PC|PC_out [9] & \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout )))

	.dataa(\PC|PC_out [9]),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ),
	.datac(vcc),
	.datad(\PC|PC_out [10]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S .lut_mask = 16'h7788;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \PC|PC_out[10]~feeder (
// Equation(s):
// \PC|PC_out[10]~feeder_combout  = \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout ),
	.cin(gnd),
	.combout(\PC|PC_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[10]~feeder .lut_mask = 16'hFF00;
defparam \PC|PC_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N19
cycloneii_lcell_ff \PC|PC_out[10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC|PC_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [10]));

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout  = \PC|PC_out [11] $ (((\PC|PC_out [9] & (\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout  & \PC|PC_out [10]))))

	.dataa(\PC|PC_out [9]),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ),
	.datac(\PC|PC_out [11]),
	.datad(\PC|PC_out [10]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N25
cycloneii_lcell_ff \PC|PC_out[11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [11]));

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout  = (\PC|PC_out [9] & (\PC|PC_out [10] & (\PC|PC_out [11] & \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout )))

	.dataa(\PC|PC_out [9]),
	.datab(\PC|PC_out [10]),
	.datac(\PC|PC_out [11]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout  = (\PC|PC_out [13] & (\PC|PC_out [14] & (\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout  & \PC|PC_out [12])))

	.dataa(\PC|PC_out [13]),
	.datab(\PC|PC_out [14]),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0_combout ),
	.datad(\PC|PC_out [12]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout  = (\PC|PC_out [17] & (\PC|PC_out [16] & (\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout  & \PC|PC_out [15])))

	.dataa(\PC|PC_out [17]),
	.datab(\PC|PC_out [16]),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ),
	.datad(\PC|PC_out [15]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout  = \PC|PC_out [19] $ (((\PC|PC_out [18] & \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout )))

	.dataa(\PC|PC_out [18]),
	.datab(vcc),
	.datac(\PC|PC_out [19]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S .lut_mask = 16'h5AF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N9
cycloneii_lcell_ff \PC|PC_out[19] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [19]));

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout  = \PC|PC_out [20] $ (((\PC|PC_out [18] & (\PC|PC_out [19] & \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ))))

	.dataa(\PC|PC_out [18]),
	.datab(\PC|PC_out [20]),
	.datac(\PC|PC_out [19]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S .lut_mask = 16'h6CCC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \PC|PC_out[20]~feeder (
// Equation(s):
// \PC|PC_out[20]~feeder_combout  = \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout ),
	.cin(gnd),
	.combout(\PC|PC_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[20]~feeder .lut_mask = 16'hFF00;
defparam \PC|PC_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \PC|PC_out[20] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC|PC_out[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [20]));

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout  = (\PC|PC_out [18] & (\PC|PC_out [20] & (\PC|PC_out [19] & \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout )))

	.dataa(\PC|PC_out [18]),
	.datab(\PC|PC_out [20]),
	.datac(\PC|PC_out [19]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout  = \PC|PC_out [21] $ (\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|PC_out [21]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S .lut_mask = 16'h0FF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \PC|PC_out[21]~feeder (
// Equation(s):
// \PC|PC_out[21]~feeder_combout  = \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout ),
	.cin(gnd),
	.combout(\PC|PC_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[21]~feeder .lut_mask = 16'hFF00;
defparam \PC|PC_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N9
cycloneii_lcell_ff \PC|PC_out[21] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC|PC_out[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [21]));

// Location: LCCOMB_X21_Y22_N2
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout  = \PC|PC_out [22] $ (((\PC|PC_out [21] & \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout )))

	.dataa(vcc),
	.datab(\PC|PC_out [22]),
	.datac(\PC|PC_out [21]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S .lut_mask = 16'h3CCC;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \PC|PC_out[22]~feeder (
// Equation(s):
// \PC|PC_out[22]~feeder_combout  = \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout ),
	.cin(gnd),
	.combout(\PC|PC_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[22]~feeder .lut_mask = 16'hFF00;
defparam \PC|PC_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N27
cycloneii_lcell_ff \PC|PC_out[22] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC|PC_out[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [22]));

// Location: LCCOMB_X21_Y22_N14
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout  = (\PC|PC_out [23] & (\PC|PC_out [22] & (\PC|PC_out [21] & \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout )))

	.dataa(\PC|PC_out [23]),
	.datab(\PC|PC_out [22]),
	.datac(\PC|PC_out [21]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout  = \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout  $ (\PC|PC_out [24])

	.dataa(vcc),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ),
	.datac(\PC|PC_out [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S .lut_mask = 16'h3C3C;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N7
cycloneii_lcell_ff \PC|PC_out[24] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [24]));

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout  = \PC|PC_out [25] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout  & \PC|PC_out [24])))

	.dataa(vcc),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ),
	.datac(\PC|PC_out [25]),
	.datad(\PC|PC_out [24]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S .lut_mask = 16'h3CF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N13
cycloneii_lcell_ff \PC|PC_out[25] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [25]));

// Location: LCCOMB_X21_Y22_N18
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout  = \PC|PC_out [26] $ (((\PC|PC_out [24] & (\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout  & \PC|PC_out [25]))))

	.dataa(\PC|PC_out [24]),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ),
	.datac(\PC|PC_out [26]),
	.datad(\PC|PC_out [25]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N19
cycloneii_lcell_ff \PC|PC_out[26] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [26]));

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout  = (\PC|PC_out [24] & (\PC|PC_out [26] & (\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout  & \PC|PC_out [25])))

	.dataa(\PC|PC_out [24]),
	.datab(\PC|PC_out [26]),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0_combout ),
	.datad(\PC|PC_out [25]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout  = \PC|PC_out [27] $ (\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|PC_out [27]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S .lut_mask = 16'h0FF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N7
cycloneii_lcell_ff \PC|PC_out[27] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [27]));

// Location: LCCOMB_X21_Y22_N28
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout  = \PC|PC_out [28] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout  & \PC|PC_out [27])))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ),
	.datab(vcc),
	.datac(\PC|PC_out [28]),
	.datad(\PC|PC_out [27]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S .lut_mask = 16'h5AF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N29
cycloneii_lcell_ff \PC|PC_out[28] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [28]));

// Location: LCCOMB_X21_Y22_N22
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout  = \PC|PC_out [29] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout  & (\PC|PC_out [28] & \PC|PC_out [27]))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ),
	.datab(\PC|PC_out [28]),
	.datac(\PC|PC_out [29]),
	.datad(\PC|PC_out [27]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N23
cycloneii_lcell_ff \PC|PC_out[29] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [29]));

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0 (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout  = (\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout  & (\PC|PC_out [28] & (\PC|PC_out [29] & \PC|PC_out [27])))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0_combout ),
	.datab(\PC|PC_out [28]),
	.datac(\PC|PC_out [29]),
	.datad(\PC|PC_out [27]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0 .lut_mask = 16'h8000;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout  = \PC|PC_out [30] $ (\PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|PC_out [30]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S .lut_mask = 16'h0FF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N5
cycloneii_lcell_ff \PC|PC_out[30] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [30]));

// Location: LCFF_X21_Y22_N31
cycloneii_lcell_ff \PC|PC_out[31] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [31]));

// Location: LCCOMB_X21_Y22_N30
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout  = \PC|PC_out [31] $ (((\PC|PC_out [30] & \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout )))

	.dataa(vcc),
	.datab(\PC|PC_out [30]),
	.datac(\PC|PC_out [31]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S .lut_mask = 16'h3CF0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \MUX_operand_b|Out[30]~55 (
// Equation(s):
// \MUX_operand_b|Out[30]~55_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux33~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux33~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[30]~55 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \register_file|regs[25][30] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][30]~regout ));

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \register_file|Mux1~0 (
// Equation(s):
// \register_file|Mux1~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][30]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][30]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][30]~regout ),
	.datab(\register_file|regs[25][30]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux1~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0_combout  = \register_file|Mux1~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux33~2_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\register_file|Mux33~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0 .lut_mask = 16'h3CF0;
defparam \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \WB_MUX|Mux20~0 (
// Equation(s):
// \WB_MUX|Mux20~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux20~4_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[11].F|S~combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux20~4_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux20~0 .lut_mask = 16'h4F4A;
defparam \WB_MUX|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \ALU|Mux21~2 (
// Equation(s):
// \ALU|Mux21~2_combout  = (!\ALU_Control|Mux2~0_combout  & (((!\MUX_operand_b|Out[21]~22_combout  & !\MUX_operand_b|Out[4]~19_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[4]~19_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[4]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~2 .lut_mask = 16'h010F;
defparam \ALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \ALU|Mux21~9 (
// Equation(s):
// \ALU|Mux21~9_combout  = \ALU_Control|Mux2~0_combout  $ ((((!\MUX_operand_b|Out[4]~19_combout  & !\MUX_operand_b|Out[21]~22_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\MUX_operand_b|Out[4]~57_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~9 .lut_mask = 16'hC387;
defparam \ALU|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s2[1]~23 (
// Equation(s):
// \ALU|shifter|bsl|s2[1]~23_combout  = (\MUX_operand_b|Out[1]~58_combout ) # ((\MUX_operand_b|Out[2]~21_combout  & ((\MUX_operand_b|Out[21]~22_combout ) # (\MUX_operand_b|Out[2]~23_combout ))))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[2]~23_combout ),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\MUX_operand_b|Out[2]~21_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[1]~23 .lut_mask = 16'hFEF0;
defparam \ALU|shifter|bsl|s2[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s3[31]~26 (
// Equation(s):
// \ALU|shifter|bsr|s3[31]~26_combout  = (\ALU_Control|Mux3~0_combout ) # ((!\MUX_operand_b|Out[0]~56_combout  & (!\ALU|shifter|bsl|s2[1]~23_combout  & !\MUX_operand_b|Out[3]~27_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[31]~26 .lut_mask = 16'hCCCD;
defparam \ALU|shifter|bsr|s3[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s3[31]~27 (
// Equation(s):
// \ALU|shifter|bsr|s3[31]~27_combout  = (\register_file|Mux0~0_combout  & \ALU|shifter|bsr|s3[31]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux0~0_combout ),
	.datad(\ALU|shifter|bsr|s3[31]~26_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[31]~27 .lut_mask = 16'hF000;
defparam \ALU|shifter|bsr|s3[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \register_file|Mux58~0 (
// Equation(s):
// \register_file|Mux58~0_combout  = (\register_file|regs[25][5]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][5]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux58~0 .lut_mask = 16'h2200;
defparam \register_file|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \register_file|Mux58~1 (
// Equation(s):
// \register_file|Mux58~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][5]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(vcc),
	.datab(\register_file|regs[2][5]~regout ),
	.datac(\Instruction_Memory|Mux28~0_combout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux58~1 .lut_mask = 16'h0FC0;
defparam \register_file|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \register_file|Mux58~2 (
// Equation(s):
// \register_file|Mux58~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux58~1_combout  & ((\register_file|Mux58~0_combout ))) # (!\register_file|Mux58~1_combout  & (\register_file|regs[26][5]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux58~1_combout ))))

	.dataa(\register_file|regs[26][5]~regout ),
	.datab(\register_file|Mux58~0_combout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux58~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux58~2 .lut_mask = 16'hCFA0;
defparam \register_file|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \MUX_operand_b|Out[5]~30 (
// Equation(s):
// \MUX_operand_b|Out[5]~30_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux58~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux58~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[5]~30 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \ALU|Adder|B_checked[2]~9 (
// Equation(s):
// \ALU|Adder|B_checked[2]~9_combout  = (\MUX_operand_b|Out[2]~23_combout  & (!\Instruction_Memory|Mux17~0_combout  & (\Control_Unit|WideOr3~combout ))) # (!\MUX_operand_b|Out[2]~23_combout  & (((!\Instruction_Memory|Mux17~0_combout  & 
// \Control_Unit|WideOr3~combout )) # (!\MUX_operand_b|Out[21]~22_combout )))

	.dataa(\MUX_operand_b|Out[2]~23_combout ),
	.datab(\Instruction_Memory|Mux17~0_combout ),
	.datac(\Control_Unit|WideOr3~combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[2]~9 .lut_mask = 16'h3075;
defparam \ALU|Adder|B_checked[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \ALU|Adder|B_checked[2] (
// Equation(s):
// \ALU|Adder|B_checked [2] = \ALU_Control|Mux3~0_combout  $ (((!\ALU|Adder|B_checked[2]~9_combout  & ((\Control_Unit|WideOr3~combout ) # (\register_file|Mux61~2_combout )))))

	.dataa(\Control_Unit|WideOr3~combout ),
	.datab(\ALU|Adder|B_checked[2]~9_combout ),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\register_file|Mux61~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[2] .lut_mask = 16'hC3D2;
defparam \ALU|Adder|B_checked[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout  = (\register_file|Mux29~0_combout  & ((\register_file|Mux28~0_combout ) # ((\ALU|Adder|B_checked [3])))) # (!\register_file|Mux29~0_combout  & (\ALU|Adder|B_checked [2] & 
// ((\register_file|Mux28~0_combout ) # (\ALU|Adder|B_checked [3]))))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\ALU|Adder|B_checked [2]),
	.datad(\ALU|Adder|B_checked [3]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0 .lut_mask = 16'hFAC8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout  = (\ALU_Control|Mux3~0_combout  & ((\register_file|Mux31~0_combout ) # ((!\MUX_operand_b|Out[0]~20_combout  & !\MUX_operand_b|Out[0]~17_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\register_file|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1 .lut_mask = 16'hAA02;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \ALU|Adder|CLA0|C~4 (
// Equation(s):
// \ALU|Adder|CLA0|C~4_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout  & (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout  & ((\ALU|Adder|B_checked [1]) # (\register_file|Mux30~0_combout ))))

	.dataa(\ALU|Adder|B_checked [1]),
	.datab(\register_file|Mux30~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|C~4 .lut_mask = 16'hE000;
defparam \ALU|Adder|CLA0|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_ram~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_ram~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_ram));
// synopsys translate_off
defparam \clk_ram~I .input_async_reset = "none";
defparam \clk_ram~I .input_power_up = "low";
defparam \clk_ram~I .input_register_mode = "none";
defparam \clk_ram~I .input_sync_reset = "none";
defparam \clk_ram~I .oe_async_reset = "none";
defparam \clk_ram~I .oe_power_up = "low";
defparam \clk_ram~I .oe_register_mode = "none";
defparam \clk_ram~I .oe_sync_reset = "none";
defparam \clk_ram~I .operation_mode = "input";
defparam \clk_ram~I .output_async_reset = "none";
defparam \clk_ram~I .output_power_up = "low";
defparam \clk_ram~I .output_register_mode = "none";
defparam \clk_ram~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_ram~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_ram~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_ram~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_ram~clkctrl .clock_type = "global clock";
defparam \clk_ram~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0_combout  = \register_file|Mux29~0_combout  $ (((\MUX_operand_b|Out[2]~21_combout  & ((\MUX_operand_b|Out[2]~23_combout ) # (\MUX_operand_b|Out[21]~22_combout )))))

	.dataa(\MUX_operand_b|Out[2]~23_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\register_file|Mux29~0_combout ),
	.datad(\MUX_operand_b|Out[2]~21_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0 .lut_mask = 16'h1EF0;
defparam \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \ALU|Adder|B_checked[1] (
// Equation(s):
// \ALU|Adder|B_checked [1] = (\PC|PC_out [3] & (!\PC|PC_out [2] & !\PC|PC_out [5]))

	.dataa(\PC|PC_out [3]),
	.datab(vcc),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [5]),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[1] .lut_mask = 16'h000A;
defparam \ALU|Adder|B_checked[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout  & ((\register_file|Mux30~0_combout ) # (\ALU|Adder|B_checked [1])))

	.dataa(vcc),
	.datab(\register_file|Mux30~0_combout ),
	.datac(\ALU|Adder|B_checked [1]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2 .lut_mask = 16'hFC00;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \ALU|Adder|B_checked[0] (
// Equation(s):
// \ALU|Adder|B_checked [0] = \ALU_Control|Mux3~0_combout  $ (((\MUX_operand_b|Out[0]~17_combout ) # ((\MUX_operand_b|Out[0]~18_combout  & \MUX_operand_b|Out[4]~19_combout ))))

	.dataa(\MUX_operand_b|Out[0]~17_combout ),
	.datab(\MUX_operand_b|Out[0]~18_combout ),
	.datac(\MUX_operand_b|Out[4]~19_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[0] .lut_mask = 16'h15EA;
defparam \ALU|Adder|B_checked[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6_combout  = (\register_file|Mux30~0_combout  & ((\ALU|Adder|B_checked [1]) # ((\register_file|Mux31~0_combout  & \ALU|Adder|B_checked [0])))) # (!\register_file|Mux30~0_combout  & 
// (\register_file|Mux31~0_combout  & (\ALU|Adder|B_checked [1] & \ALU|Adder|B_checked [0])))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\register_file|Mux31~0_combout ),
	.datac(\ALU|Adder|B_checked [1]),
	.datad(\ALU|Adder|B_checked [0]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6 .lut_mask = 16'hE8A0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [2] = \ALU|Adder|B_checked [2] $ (\register_file|Mux29~0_combout  $ (((\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6_combout ))))

	.dataa(\ALU|Adder|B_checked [2]),
	.datab(\register_file|Mux29~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[2] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \ALU|Mux29~1 (
// Equation(s):
// \ALU|Mux29~1_combout  = (\ALU_Control|Mux2~0_combout  & (((\ALU|Mux31~3_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [2])))) # (!\ALU_Control|Mux2~0_combout  & ((\ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0_combout ) # 
// ((!\ALU|Mux31~3_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux29~1 .lut_mask = 16'hE545;
defparam \ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \ALU|Mux29~2 (
// Equation(s):
// \ALU|Mux29~2_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux29~1_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[2]~24_combout  & ((\register_file|Mux29~0_combout ) # (!\ALU|Mux29~1_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & 
// (\register_file|Mux29~0_combout  & !\ALU|Mux29~1_combout ))))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\register_file|Mux29~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux29~2 .lut_mask = 16'hF80E;
defparam \ALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s3[0]~22 (
// Equation(s):
// \ALU|shifter|bsl|s3[0]~22_combout  = (!\MUX_operand_b|Out[3]~27_combout  & (((!\MUX_operand_b|Out[21]~22_combout  & !\MUX_operand_b|Out[2]~23_combout )) # (!\MUX_operand_b|Out[2]~21_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[2]~23_combout ),
	.datac(\MUX_operand_b|Out[2]~21_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[0]~22 .lut_mask = 16'h001F;
defparam \ALU|shifter|bsl|s3[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s3[2]~10 (
// Equation(s):
// \ALU|shifter|bsl|s3[2]~10_combout  = (\ALU|shifter|bsl|s1[2]~6_combout  & \ALU|shifter|bsl|s3[0]~22_combout )

	.dataa(\ALU|shifter|bsl|s1[2]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|shifter|bsl|s3[0]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[2]~10 .lut_mask = 16'hAA00;
defparam \ALU|shifter|bsl|s3[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \ALU|Mux29~3 (
// Equation(s):
// \ALU|Mux29~3_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux29~2_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux29~0_combout  & ((\ALU|shifter|bsl|s3[2]~10_combout ))))

	.dataa(\ALU|Mux29~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux29~2_combout ),
	.datad(\ALU|shifter|bsl|s3[2]~10_combout ),
	.cin(gnd),
	.combout(\ALU|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux29~3 .lut_mask = 16'hE2C0;
defparam \ALU|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[0]~0 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[0]~0_combout  = \ALU|Mux29~3_combout  $ (VCC)
// \LSU|Data_memory|unalign_addr[0]~1  = CARRY(\ALU|Mux29~3_combout )

	.dataa(vcc),
	.datab(\ALU|Mux29~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\LSU|Data_memory|unalign_addr[0]~0_combout ),
	.cout(\LSU|Data_memory|unalign_addr[0]~1 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[0]~0 .lut_mask = 16'h33CC;
defparam \LSU|Data_memory|unalign_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \LSU|Data_memory|addr1[0]~0 (
// Equation(s):
// \LSU|Data_memory|addr1[0]~0_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[0]~0_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux29~3_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (\ALU|Mux29~3_combout ))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[0]~0 .lut_mask = 16'hEC4C;
defparam \LSU|Data_memory|addr1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[1]~2 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[1]~2_combout  = (\ALU|Mux28~2_combout  & (!\LSU|Data_memory|unalign_addr[0]~1 )) # (!\ALU|Mux28~2_combout  & ((\LSU|Data_memory|unalign_addr[0]~1 ) # (GND)))
// \LSU|Data_memory|unalign_addr[1]~3  = CARRY((!\LSU|Data_memory|unalign_addr[0]~1 ) # (!\ALU|Mux28~2_combout ))

	.dataa(\ALU|Mux28~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[0]~1 ),
	.combout(\LSU|Data_memory|unalign_addr[1]~2_combout ),
	.cout(\LSU|Data_memory|unalign_addr[1]~3 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[1]~2 .lut_mask = 16'h5A5F;
defparam \LSU|Data_memory|unalign_addr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \ALU_Control|Decoder0~1 (
// Equation(s):
// \ALU_Control|Decoder0~1_combout  = (!\Instruction_Memory|Mux11~0_combout  & \Instruction_Memory|Mux10~0_combout )

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Decoder0~1 .lut_mask = 16'h3300;
defparam \ALU_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \LSU|Data_memory|addr1[1]~1 (
// Equation(s):
// \LSU|Data_memory|addr1[1]~1_combout  = (\ALU|Mux30~6_combout  & ((\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|unalign_addr[1]~2_combout ))) # (!\ALU_Control|Decoder0~1_combout  & (\ALU|Mux28~2_combout )))) # (!\ALU|Mux30~6_combout  & 
// (\ALU|Mux28~2_combout ))

	.dataa(\ALU|Mux28~2_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|unalign_addr[1]~2_combout ),
	.datad(\ALU_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[1]~1 .lut_mask = 16'hE2AA;
defparam \LSU|Data_memory|addr1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0_combout  = \register_file|Mux27~0_combout  $ ((((!\MUX_operand_b|Out[4]~19_combout  & !\MUX_operand_b|Out[21]~22_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\MUX_operand_b|Out[4]~57_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0 .lut_mask = 16'hC837;
defparam \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \ALU|Adder|B_checked[4] (
// Equation(s):
// \ALU|Adder|B_checked [4] = \ALU_Control|Mux3~0_combout  $ ((((!\MUX_operand_b|Out[21]~22_combout  & !\MUX_operand_b|Out[4]~19_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\MUX_operand_b|Out[4]~57_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\MUX_operand_b|Out[4]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [4]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[4] .lut_mask = 16'h9993;
defparam \ALU|Adder|B_checked[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout  = (\MUX_operand_b|Out[0]~20_combout  & (((\register_file|Mux31~0_combout )))) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux31~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~17_combout  & (\ALU_Control|Mux3~0_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\register_file|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0 .lut_mask = 16'hFE02;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout  & ((\register_file|Mux30~0_combout ) # (\ALU|Adder|B_checked [1])))

	.dataa(vcc),
	.datab(\register_file|Mux30~0_combout ),
	.datac(\ALU|Adder|B_checked [1]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4 .lut_mask = 16'hFC00;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3_combout  = (\register_file|Mux28~0_combout  & ((\ALU|Adder|B_checked [3]) # ((\register_file|Mux29~0_combout  & \ALU|Adder|B_checked [2])))) # (!\register_file|Mux28~0_combout  & 
// (\register_file|Mux29~0_combout  & (\ALU|Adder|B_checked [2] & \ALU|Adder|B_checked [3])))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\ALU|Adder|B_checked [2]),
	.datad(\ALU|Adder|B_checked [3]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5_combout  = (\ALU|Adder|B_checked [1] & \register_file|Mux30~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Adder|B_checked [1]),
	.datad(\register_file|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5 .lut_mask = 16'hF000;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout ) # 
// (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5_combout ))))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1 .lut_mask = 16'hFAF8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [0] = \register_file|Mux27~0_combout  $ (\ALU|Adder|B_checked [4] $ (((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ))))

	.dataa(\register_file|Mux27~0_combout ),
	.datab(\ALU|Adder|CLA0|C~4_combout ),
	.datac(\ALU|Adder|B_checked [4]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[0] .lut_mask = 16'hA596;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \ALU|Mux27~6 (
// Equation(s):
// \ALU|Mux27~6_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((!\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [0]))) # (!\ALU_Control|Mux2~0_combout  & (!\ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [0]),
	.cin(gnd),
	.combout(\ALU|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~6 .lut_mask = 16'h07A7;
defparam \ALU|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \ALU|Mux27~7 (
// Equation(s):
// \ALU|Mux27~7_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux27~6_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux27~0_combout  & ((\ALU|Mux12~0_combout ) # (!\ALU|Mux27~6_combout ))) # (!\register_file|Mux27~0_combout  & 
// (!\ALU|Mux27~6_combout  & \ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux27~0_combout ),
	.datac(\ALU|Mux27~6_combout ),
	.datad(\ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~7 .lut_mask = 16'hE5A4;
defparam \ALU|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s1[4]~1 (
// Equation(s):
// \ALU|shifter|bsl|s1[4]~1_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux29~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux27~0_combout )))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\register_file|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[4]~1 .lut_mask = 16'hAFA0;
defparam \ALU|shifter|bsl|s1[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[4]~0 (
// Equation(s):
// \ALU|shifter|bsl|s1[4]~0_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux30~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux28~0_combout )))))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[4]~0 .lut_mask = 16'hA0C0;
defparam \ALU|shifter|bsl|s1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s1[4]~2 (
// Equation(s):
// \ALU|shifter|bsl|s1[4]~2_combout  = (\ALU|shifter|bsl|s1[4]~0_combout ) # ((!\MUX_operand_b|Out[0]~56_combout  & \ALU|shifter|bsl|s1[4]~1_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[4]~1_combout ),
	.datad(\ALU|shifter|bsl|s1[4]~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[4]~2 .lut_mask = 16'hFF30;
defparam \ALU|shifter|bsl|s1[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s2[4]~3 (
// Equation(s):
// \ALU|shifter|bsl|s2[4]~3_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s2[4]~2_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[4]~2_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s2[4]~2_combout ),
	.datad(\ALU|shifter|bsl|s1[4]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[4]~3 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \ALU|Mux27~0 (
// Equation(s):
// \ALU|Mux27~0_combout  = (\MUX_operand_b|Out[21]~22_combout  & ((\MUX_operand_b|Out[4]~57_combout ) # ((\MUX_operand_b|Out[3]~26_combout )))) # (!\MUX_operand_b|Out[21]~22_combout  & (\MUX_operand_b|Out[4]~19_combout  & ((\MUX_operand_b|Out[4]~57_combout ) 
// # (\MUX_operand_b|Out[3]~26_combout ))))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\MUX_operand_b|Out[4]~57_combout ),
	.datac(\MUX_operand_b|Out[4]~19_combout ),
	.datad(\MUX_operand_b|Out[3]~26_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~0 .lut_mask = 16'hFAC8;
defparam \ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \ALU|Mux27~1 (
// Equation(s):
// \ALU|Mux27~1_combout  = (\MUX_operand_b|Out[21]~22_combout ) # ((\MUX_operand_b|Out[4]~19_combout  & ((\ALU|Mux27~0_combout ) # (!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\MUX_operand_b|Out[4]~19_combout ),
	.datad(\ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~1 .lut_mask = 16'hFABA;
defparam \ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \ALU|Mux27~2 (
// Equation(s):
// \ALU|Mux27~2_combout  = (\ALU|Mux27~1_combout  & ((\ALU|Mux27~0_combout  & (\MUX_operand_b|Out[4]~57_combout )) # (!\ALU|Mux27~0_combout  & ((\MUX_operand_b|Out[2]~21_combout )))))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\MUX_operand_b|Out[4]~57_combout ),
	.datac(\MUX_operand_b|Out[2]~21_combout ),
	.datad(\ALU|Mux27~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~2 .lut_mask = 16'hD800;
defparam \ALU|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \register_file|Mux57~0 (
// Equation(s):
// \register_file|Mux57~0_combout  = (\register_file|regs[25][6]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\register_file|regs[25][6]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux57~0 .lut_mask = 16'h00A0;
defparam \register_file|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \register_file|regs[26][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][6]~regout ));

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \register_file|Mux57~1 (
// Equation(s):
// \register_file|Mux57~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][6]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(\register_file|regs[2][6]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux57~1 .lut_mask = 16'h5588;
defparam \register_file|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \register_file|Mux57~2 (
// Equation(s):
// \register_file|Mux57~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux57~1_combout  & (\register_file|Mux57~0_combout )) # (!\register_file|Mux57~1_combout  & ((\register_file|regs[26][6]~regout ))))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux57~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|Mux57~0_combout ),
	.datac(\register_file|regs[26][6]~regout ),
	.datad(\register_file|Mux57~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux57~2 .lut_mask = 16'hDDA0;
defparam \register_file|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \MUX_operand_b|Out[6]~36 (
// Equation(s):
// \MUX_operand_b|Out[6]~36_combout  = (\register_file|Mux57~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux57~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[6]~36 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \register_file|regs[26][9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][9]~regout ));

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \register_file|Mux54~0 (
// Equation(s):
// \register_file|Mux54~0_combout  = (\register_file|regs[25][9]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][9]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux54~0 .lut_mask = 16'h2200;
defparam \register_file|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \register_file|Mux54~1 (
// Equation(s):
// \register_file|Mux54~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][9]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[2][9]~regout ),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux54~1 .lut_mask = 16'h0CF0;
defparam \register_file|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \register_file|Mux54~2 (
// Equation(s):
// \register_file|Mux54~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux54~1_combout  & ((\register_file|Mux54~0_combout ))) # (!\register_file|Mux54~1_combout  & (\register_file|regs[26][9]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux54~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][9]~regout ),
	.datac(\register_file|Mux54~0_combout ),
	.datad(\register_file|Mux54~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux54~2 .lut_mask = 16'hF588;
defparam \register_file|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \MUX_operand_b|Out[9]~39 (
// Equation(s):
// \MUX_operand_b|Out[9]~39_combout  = (\register_file|Mux54~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(\register_file|Mux54~2_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[9]~39 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout  = \PC|PC_out [9] $ (\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout )

	.dataa(\PC|PC_out [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S .lut_mask = 16'h55AA;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \register_file|Mux39~1 (
// Equation(s):
// \register_file|Mux39~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][24]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\register_file|regs[2][24]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux28~0_combout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux39~1 .lut_mask = 16'h0FA0;
defparam \register_file|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N27
cycloneii_lcell_ff \register_file|regs[26][24] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][24]~regout ));

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \register_file|Mux39~2 (
// Equation(s):
// \register_file|Mux39~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux39~1_combout  & (\register_file|Mux39~0_combout )) # (!\register_file|Mux39~1_combout  & ((\register_file|regs[26][24]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux39~1_combout ))))

	.dataa(\register_file|Mux39~0_combout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux39~1_combout ),
	.datad(\register_file|regs[26][24]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux39~2 .lut_mask = 16'hBCB0;
defparam \register_file|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \MUX_operand_b|Out[24]~49 (
// Equation(s):
// \MUX_operand_b|Out[24]~49_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux39~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux39~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[24]~49 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \LSU|ld_data[19]~249 (
// Equation(s):
// \LSU|ld_data[19]~249_combout  = (\Instruction_Memory|Mux11~0_combout  & (\Instruction_Memory|Mux10~0_combout  & (!\LSU|comb~0_combout  & \LSU|data_memory_en~combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~249_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~249 .lut_mask = 16'h0800;
defparam \LSU|ld_data[19]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \LSU|ld_data[19]~235 (
// Equation(s):
// \LSU|ld_data[19]~235_combout  = (!\LSU|comb~0_combout  & (\Instruction_Memory|Mux10~0_combout  & \LSU|data_memory_en~combout ))

	.dataa(\LSU|comb~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~235_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~235 .lut_mask = 16'h4400;
defparam \LSU|ld_data[19]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[7]));
// synopsys translate_off
defparam \i_io_sw[7]~I .input_async_reset = "none";
defparam \i_io_sw[7]~I .input_power_up = "low";
defparam \i_io_sw[7]~I .input_register_mode = "none";
defparam \i_io_sw[7]~I .input_sync_reset = "none";
defparam \i_io_sw[7]~I .oe_async_reset = "none";
defparam \i_io_sw[7]~I .oe_power_up = "low";
defparam \i_io_sw[7]~I .oe_register_mode = "none";
defparam \i_io_sw[7]~I .oe_sync_reset = "none";
defparam \i_io_sw[7]~I .operation_mode = "input";
defparam \i_io_sw[7]~I .output_async_reset = "none";
defparam \i_io_sw[7]~I .output_power_up = "low";
defparam \i_io_sw[7]~I .output_register_mode = "none";
defparam \i_io_sw[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X28_Y14_N13
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [7]));

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \LSU|Mux14~0 (
// Equation(s):
// \LSU|Mux14~0_combout  = (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [15])) # (!\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [7])))))

	.dataa(\LSU|Input_Periph|ld_data [15]),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Input_Periph|ld_data [7]),
	.cin(gnd),
	.combout(\LSU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Mux14~0 .lut_mask = 16'h0B08;
defparam \LSU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \LSU|Output_Periph|comb~2 (
// Equation(s):
// \LSU|Output_Periph|comb~2_combout  = (!\ALU|Mux27~8_combout  & \LSU|output_periph_en~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|comb~2 .lut_mask = 16'h0F00;
defparam \LSU|Output_Periph|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \LSU|ld_data[19]~236 (
// Equation(s):
// \LSU|ld_data[19]~236_combout  = (!\ALU|Mux28~2_combout  & !\ALU|Mux29~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~236_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~236 .lut_mask = 16'h000F;
defparam \LSU|ld_data[19]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \LSU|ld_data[19]~237 (
// Equation(s):
// \LSU|ld_data[19]~237_combout  = (!\ALU|Mux31~8_combout  & (\LSU|ld_data[19]~236_combout  & ((\ALU_Control|Decoder0~1_combout ) # (\ALU|Mux30~6_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[19]~236_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~237_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~237 .lut_mask = 16'h3200;
defparam \LSU|ld_data[19]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N31
cycloneii_lcell_ff \register_file|regs[26][10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][10]~regout ));

// Location: LCCOMB_X30_Y15_N26
cycloneii_lcell_comb \register_file|regs[2][0]~11 (
// Equation(s):
// \register_file|regs[2][0]~11_combout  = (\Instruction_Memory|Mux28~0_combout  & ((\Control_Unit|Decoder0~1_combout ) # (\Control_Unit|Decoder0~0_combout )))

	.dataa(\Control_Unit|Decoder0~1_combout ),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(vcc),
	.datad(\Control_Unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][0]~11 .lut_mask = 16'hCC88;
defparam \register_file|regs[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \register_file|regs[2][10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][10]~regout ));

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \register_file|Mux53~1 (
// Equation(s):
// \register_file|Mux53~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][10]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(vcc),
	.datab(\register_file|regs[2][10]~regout ),
	.datac(\Instruction_Memory|Mux28~0_combout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux53~1 .lut_mask = 16'h0FC0;
defparam \register_file|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \register_file|Mux53~0 (
// Equation(s):
// \register_file|Mux53~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (\register_file|regs[25][10]~regout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\Instruction_Memory|Mux16~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[25][10]~regout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux53~0 .lut_mask = 16'h00A0;
defparam \register_file|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \register_file|Mux53~2 (
// Equation(s):
// \register_file|Mux53~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux53~1_combout  & ((\register_file|Mux53~0_combout ))) # (!\register_file|Mux53~1_combout  & (\register_file|regs[26][10]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux53~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][10]~regout ),
	.datac(\register_file|Mux53~1_combout ),
	.datad(\register_file|Mux53~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux53~2 .lut_mask = 16'hF858;
defparam \register_file|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \MUX_operand_b|Out[10]~40 (
// Equation(s):
// \MUX_operand_b|Out[10]~40_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux53~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux53~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[10]~40 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \LSU|ld_data[9]~104 (
// Equation(s):
// \LSU|ld_data[9]~104_combout  = (!\Instruction_Memory|Mux23~0_combout  & (\LSU|data_memory_en~combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~104 .lut_mask = 16'h1200;
defparam \LSU|ld_data[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \LSU|Data_memory|Mux181~0 (
// Equation(s):
// \LSU|Data_memory|Mux181~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Instruction_Memory|Mux11~0_combout  & ((\ALU|Mux30~6_combout ) # (\ALU|Mux31~8_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\ALU|Mux30~6_combout  & 
// (\Instruction_Memory|Mux11~0_combout  & \ALU|Mux31~8_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux181~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux181~0 .lut_mask = 16'h4A08;
defparam \LSU|Data_memory|Mux181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \LSU|Data_memory|Mux181~1 (
// Equation(s):
// \LSU|Data_memory|Mux181~1_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[0]~0_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux29~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux181~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux181~1 .lut_mask = 16'hFC0C;
defparam \LSU|Data_memory|Mux181~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \LSU|Data_memory|Mux180~0 (
// Equation(s):
// \LSU|Data_memory|Mux180~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[1]~2_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux28~2_combout ))

	.dataa(\LSU|Data_memory|Mux181~0_combout ),
	.datab(\ALU|Mux28~2_combout ),
	.datac(\LSU|Data_memory|unalign_addr[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux180~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux180~0 .lut_mask = 16'hE4E4;
defparam \LSU|Data_memory|Mux180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \LSU|Data_memory|Mux179~0 (
// Equation(s):
// \LSU|Data_memory|Mux179~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[2]~4_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux27~8_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[2]~4_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux179~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux179~0 .lut_mask = 16'hFC0C;
defparam \LSU|Data_memory|Mux179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[2]~4 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[2]~4_combout  = (\ALU|Mux27~8_combout  & (\LSU|Data_memory|unalign_addr[1]~3  $ (GND))) # (!\ALU|Mux27~8_combout  & (!\LSU|Data_memory|unalign_addr[1]~3  & VCC))
// \LSU|Data_memory|unalign_addr[2]~5  = CARRY((\ALU|Mux27~8_combout  & !\LSU|Data_memory|unalign_addr[1]~3 ))

	.dataa(vcc),
	.datab(\ALU|Mux27~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[1]~3 ),
	.combout(\LSU|Data_memory|unalign_addr[2]~4_combout ),
	.cout(\LSU|Data_memory|unalign_addr[2]~5 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[2]~4 .lut_mask = 16'hC30C;
defparam \LSU|Data_memory|unalign_addr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[3]~6 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[3]~6_combout  = (\ALU|Mux26~7_combout  & (!\LSU|Data_memory|unalign_addr[2]~5 )) # (!\ALU|Mux26~7_combout  & ((\LSU|Data_memory|unalign_addr[2]~5 ) # (GND)))
// \LSU|Data_memory|unalign_addr[3]~7  = CARRY((!\LSU|Data_memory|unalign_addr[2]~5 ) # (!\ALU|Mux26~7_combout ))

	.dataa(\ALU|Mux26~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[2]~5 ),
	.combout(\LSU|Data_memory|unalign_addr[3]~6_combout ),
	.cout(\LSU|Data_memory|unalign_addr[3]~7 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[3]~6 .lut_mask = 16'h5A5F;
defparam \LSU|Data_memory|unalign_addr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux178~0 (
// Equation(s):
// \LSU|Data_memory|Mux178~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[3]~6_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux26~7_combout ))

	.dataa(\ALU|Mux26~7_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[3]~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux178~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux178~0 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[4]~8 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[4]~8_combout  = (\ALU|Mux25~5_combout  & (\LSU|Data_memory|unalign_addr[3]~7  $ (GND))) # (!\ALU|Mux25~5_combout  & (!\LSU|Data_memory|unalign_addr[3]~7  & VCC))
// \LSU|Data_memory|unalign_addr[4]~9  = CARRY((\ALU|Mux25~5_combout  & !\LSU|Data_memory|unalign_addr[3]~7 ))

	.dataa(vcc),
	.datab(\ALU|Mux25~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[3]~7 ),
	.combout(\LSU|Data_memory|unalign_addr[4]~8_combout ),
	.cout(\LSU|Data_memory|unalign_addr[4]~9 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[4]~8 .lut_mask = 16'hC30C;
defparam \LSU|Data_memory|unalign_addr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux177~0 (
// Equation(s):
// \LSU|Data_memory|Mux177~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[4]~8_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux25~5_combout ))

	.dataa(\ALU|Mux25~5_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[4]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux177~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux177~0 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[5]~10 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[5]~10_combout  = (\ALU|Mux24~5_combout  & (!\LSU|Data_memory|unalign_addr[4]~9 )) # (!\ALU|Mux24~5_combout  & ((\LSU|Data_memory|unalign_addr[4]~9 ) # (GND)))
// \LSU|Data_memory|unalign_addr[5]~11  = CARRY((!\LSU|Data_memory|unalign_addr[4]~9 ) # (!\ALU|Mux24~5_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux24~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[4]~9 ),
	.combout(\LSU|Data_memory|unalign_addr[5]~10_combout ),
	.cout(\LSU|Data_memory|unalign_addr[5]~11 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[5]~10 .lut_mask = 16'h3C3F;
defparam \LSU|Data_memory|unalign_addr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux176~0 (
// Equation(s):
// \LSU|Data_memory|Mux176~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[5]~10_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux24~5_combout ))

	.dataa(\LSU|Data_memory|Mux181~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux24~5_combout ),
	.datad(\LSU|Data_memory|unalign_addr[5]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux176~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux176~0 .lut_mask = 16'hFA50;
defparam \LSU|Data_memory|Mux176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[6]~12 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[6]~12_combout  = (\ALU|Mux23~4_combout  & (\LSU|Data_memory|unalign_addr[5]~11  $ (GND))) # (!\ALU|Mux23~4_combout  & (!\LSU|Data_memory|unalign_addr[5]~11  & VCC))
// \LSU|Data_memory|unalign_addr[6]~13  = CARRY((\ALU|Mux23~4_combout  & !\LSU|Data_memory|unalign_addr[5]~11 ))

	.dataa(vcc),
	.datab(\ALU|Mux23~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[5]~11 ),
	.combout(\LSU|Data_memory|unalign_addr[6]~12_combout ),
	.cout(\LSU|Data_memory|unalign_addr[6]~13 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[6]~12 .lut_mask = 16'hC30C;
defparam \LSU|Data_memory|unalign_addr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \LSU|Data_memory|Mux175~0 (
// Equation(s):
// \LSU|Data_memory|Mux175~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[6]~12_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux23~4_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux23~4_combout ),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[6]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux175~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux175~0 .lut_mask = 16'hFC0C;
defparam \LSU|Data_memory|Mux175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[7]~14 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[7]~14_combout  = (\ALU|Mux22~6_combout  & (!\LSU|Data_memory|unalign_addr[6]~13 )) # (!\ALU|Mux22~6_combout  & ((\LSU|Data_memory|unalign_addr[6]~13 ) # (GND)))
// \LSU|Data_memory|unalign_addr[7]~15  = CARRY((!\LSU|Data_memory|unalign_addr[6]~13 ) # (!\ALU|Mux22~6_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux22~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[6]~13 ),
	.combout(\LSU|Data_memory|unalign_addr[7]~14_combout ),
	.cout(\LSU|Data_memory|unalign_addr[7]~15 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[7]~14 .lut_mask = 16'h3C3F;
defparam \LSU|Data_memory|unalign_addr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux174~0 (
// Equation(s):
// \LSU|Data_memory|Mux174~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[7]~14_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux22~6_combout ))

	.dataa(\ALU|Mux22~6_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[7]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux174~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux174~0 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \ALU|shifter|bsl|s1[6]~13 (
// Equation(s):
// \ALU|shifter|bsl|s1[6]~13_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux27~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux25~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux25~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[6]~13 .lut_mask = 16'hEE44;
defparam \ALU|shifter|bsl|s1[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s1[5]~3 (
// Equation(s):
// \ALU|shifter|bsl|s1[5]~3_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux28~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux26~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux26~0_combout ),
	.datad(\register_file|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[5]~3 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s1[6]~14 (
// Equation(s):
// \ALU|shifter|bsl|s1[6]~14_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[5]~3_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[6]~13_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[6]~13_combout ),
	.datad(\ALU|shifter|bsl|s1[5]~3_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[6]~14 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s1[10]~15 (
// Equation(s):
// \ALU|shifter|bsl|s1[10]~15_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux23~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux21~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[10]~15 .lut_mask = 16'hDD88;
defparam \ALU|shifter|bsl|s1[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s1[10]~16 (
// Equation(s):
// \ALU|shifter|bsl|s1[10]~16_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[9]~8_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[10]~15_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[10]~15_combout ),
	.datad(\ALU|shifter|bsl|s1[9]~8_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[10]~16 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s2[10]~14 (
// Equation(s):
// \ALU|shifter|bsl|s2[10]~14_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[6]~14_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[10]~16_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[6]~14_combout ),
	.datac(\ALU|shifter|bsl|s1[10]~16_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[10]~14 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s2[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s1[2]~5 (
// Equation(s):
// \ALU|shifter|bsl|s1[2]~5_combout  = (!\MUX_operand_b|Out[0]~56_combout  & ((\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux31~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux29~0_combout ))))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux31~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[2]~5 .lut_mask = 16'h00E2;
defparam \ALU|shifter|bsl|s1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \ALU|shifter|bsl|s1[2]~6 (
// Equation(s):
// \ALU|shifter|bsl|s1[2]~6_combout  = (\ALU|shifter|bsl|s1[2]~5_combout ) # ((!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux30~0_combout  & \MUX_operand_b|Out[0]~56_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux30~0_combout ),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\ALU|shifter|bsl|s1[2]~5_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[2]~6 .lut_mask = 16'hFF40;
defparam \ALU|shifter|bsl|s1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s3[10]~18 (
// Equation(s):
// \ALU|shifter|bsl|s3[10]~18_combout  = (\MUX_operand_b|Out[3]~27_combout  & (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[2]~6_combout )))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsl|s2[10]~14_combout ))))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s2[10]~14_combout ),
	.datad(\ALU|shifter|bsl|s1[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[10]~18 .lut_mask = 16'h7250;
defparam \ALU|shifter|bsl|s3[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \ALU|Mux21~3 (
// Equation(s):
// \ALU|Mux21~3_combout  = (\ALU_Control|Mux2~0_combout ) # ((\MUX_operand_b|Out[3]~27_combout  & !\ALU|Mux12~0_combout ))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[3]~27_combout ),
	.datad(\ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~3 .lut_mask = 16'hAAFA;
defparam \ALU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \register_file|Mux36~1 (
// Equation(s):
// \register_file|Mux36~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (!\Instruction_Memory|Mux31~0_combout  & \register_file|regs[2][27]~regout )) # (!\Instruction_Memory|Mux28~0_combout  & (\Instruction_Memory|Mux31~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\register_file|regs[2][27]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux36~1 .lut_mask = 16'h3C30;
defparam \register_file|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \register_file|Mux36~0 (
// Equation(s):
// \register_file|Mux36~0_combout  = (\register_file|regs[25][27]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][27]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux36~0 .lut_mask = 16'h2200;
defparam \register_file|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \register_file|Mux36~2 (
// Equation(s):
// \register_file|Mux36~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux36~1_combout  & ((\register_file|Mux36~0_combout ))) # (!\register_file|Mux36~1_combout  & (\register_file|regs[26][27]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux36~1_combout ))))

	.dataa(\register_file|regs[26][27]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux36~1_combout ),
	.datad(\register_file|Mux36~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux36~2 .lut_mask = 16'hF838;
defparam \register_file|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \MUX_operand_b|Out[27]~52 (
// Equation(s):
// \MUX_operand_b|Out[27]~52_combout  = (\register_file|Mux36~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux36~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[27]~52 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \register_file|regs[26][21]~feeder (
// Equation(s):
// \register_file|regs[26][21]~feeder_combout  = \register_file|regs~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~32_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][21]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \register_file|regs[26][21] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][21]~regout ));

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \register_file|Mux42~1 (
// Equation(s):
// \register_file|Mux42~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][21]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(\register_file|regs[2][21]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux42~1 .lut_mask = 16'h44AA;
defparam \register_file|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \register_file|Mux42~0 (
// Equation(s):
// \register_file|Mux42~0_combout  = (\register_file|regs[25][21]~regout  & (!\Instruction_Memory|Mux19~0_combout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\register_file|regs[25][21]~regout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux42~0 .lut_mask = 16'h2200;
defparam \register_file|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \register_file|Mux42~2 (
// Equation(s):
// \register_file|Mux42~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux42~1_combout  & ((\register_file|Mux42~0_combout ))) # (!\register_file|Mux42~1_combout  & (\register_file|regs[26][21]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux42~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][21]~regout ),
	.datac(\register_file|Mux42~1_combout ),
	.datad(\register_file|Mux42~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux42~2 .lut_mask = 16'hF858;
defparam \register_file|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \MUX_operand_b|Out[21]~46 (
// Equation(s):
// \MUX_operand_b|Out[21]~46_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux42~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux42~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[21]~46 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \ALU|shifter|bsr|out~0 (
// Equation(s):
// \ALU|shifter|bsr|out~0_combout  = (\register_file|Mux0~0_combout  & \ALU_Control|Mux3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux0~0_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|out~0 .lut_mask = 16'hF000;
defparam \ALU|shifter|bsr|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s0[30]~2 (
// Equation(s):
// \ALU|shifter|bsr|s0[30]~2_combout  = (\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux0~0_combout )) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux0~0_combout )) # 
// (!\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux1~0_combout )))))

	.dataa(\register_file|Mux0~0_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\register_file|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s0[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s0[30]~2 .lut_mask = 16'hABA8;
defparam \ALU|shifter|bsr|s0[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s1[28]~9 (
// Equation(s):
// \ALU|shifter|bsr|s1[28]~9_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\ALU|shifter|bsr|s0[30]~2_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\ALU|shifter|bsr|s1[28]~8_combout ))

	.dataa(\ALU|shifter|bsr|s1[28]~8_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsr|s0[30]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[28]~9 .lut_mask = 16'hEE22;
defparam \ALU|shifter|bsr|s1[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s3[28]~25 (
// Equation(s):
// \ALU|shifter|bsr|s3[28]~25_combout  = (\MUX_operand_b|Out[2]~24_combout  & (((\ALU|shifter|bsr|out~0_combout )))) # (!\MUX_operand_b|Out[2]~24_combout  & ((\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|out~0_combout )) # 
// (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s1[28]~9_combout )))))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|out~0_combout ),
	.datad(\ALU|shifter|bsr|s1[28]~9_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[28]~25 .lut_mask = 16'hF1E0;
defparam \ALU|shifter|bsr|s3[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s1[8]~7 (
// Equation(s):
// \ALU|shifter|bsl|s1[8]~7_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux25~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux23~0_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux25~0_combout ),
	.datac(\register_file|Mux23~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[8]~7 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s1[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \ALU|shifter|bsl|s1[8]~20 (
// Equation(s):
// \ALU|shifter|bsl|s1[8]~20_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[7]~19_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[8]~7_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[8]~7_combout ),
	.datad(\ALU|shifter|bsl|s1[7]~19_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[8]~20 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \register_file|regs[2][12]~feeder (
// Equation(s):
// \register_file|regs[2][12]~feeder_combout  = \register_file|regs~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~23_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][12]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N9
cycloneii_lcell_ff \register_file|regs[2][12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][12]~regout ));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \register_file|Mux19~0 (
// Equation(s):
// \register_file|Mux19~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][12]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][12]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][12]~regout ),
	.datab(\register_file|regs[2][12]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux19~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \ALU|shifter|bsl|s1[12]~10 (
// Equation(s):
// \ALU|shifter|bsl|s1[12]~10_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux21~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux19~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux19~0_combout ),
	.datad(\register_file|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[12]~10 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s1[12]~21 (
// Equation(s):
// \ALU|shifter|bsl|s1[12]~21_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux22~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux20~0_combout ))

	.dataa(\register_file|Mux20~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\register_file|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[12]~21 .lut_mask = 16'hFA0A;
defparam \ALU|shifter|bsl|s1[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[12]~22 (
// Equation(s):
// \ALU|shifter|bsl|s1[12]~22_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[12]~21_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[12]~10_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[12]~10_combout ),
	.datad(\ALU|shifter|bsl|s1[12]~21_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[12]~22 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s2[12]~8 (
// Equation(s):
// \ALU|shifter|bsl|s2[12]~8_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[8]~20_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[12]~22_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[8]~20_combout ),
	.datad(\ALU|shifter|bsl|s1[12]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[12]~8 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \ALU|shifter|bsl|s3[12]~13 (
// Equation(s):
// \ALU|shifter|bsl|s3[12]~13_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsl|s2[4]~3_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsl|s2[12]~8_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s2[4]~3_combout ),
	.datac(\MUX_operand_b|Out[3]~27_combout ),
	.datad(\ALU|shifter|bsl|s2[12]~8_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[12]~13 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsl|s3[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneii_lcell_comb \ALU|Mux3~0 (
// Equation(s):
// \ALU|Mux3~0_combout  = (\ALU|Mux12~0_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|shifter|bsl|s3[12]~13_combout ))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|shifter|bsr|out~0_combout )))) # (!\ALU|Mux12~0_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|shifter|bsr|out~0_combout ),
	.datad(\ALU|shifter|bsl|s3[12]~13_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~0 .lut_mask = 16'hEC64;
defparam \ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \register_file|Mux37~0 (
// Equation(s):
// \register_file|Mux37~0_combout  = (\register_file|regs[25][26]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\register_file|regs[25][26]~regout ),
	.datab(\Instruction_Memory|Mux16~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux37~0 .lut_mask = 16'h0088;
defparam \register_file|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N21
cycloneii_lcell_ff \register_file|regs[26][26] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][26]~regout ));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \register_file|Mux37~1 (
// Equation(s):
// \register_file|Mux37~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][26]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][26]~regout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux37~1 .lut_mask = 16'h50AA;
defparam \register_file|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \register_file|Mux37~2 (
// Equation(s):
// \register_file|Mux37~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux37~1_combout  & (\register_file|Mux37~0_combout )) # (!\register_file|Mux37~1_combout  & ((\register_file|regs[26][26]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux37~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|Mux37~0_combout ),
	.datac(\register_file|regs[26][26]~regout ),
	.datad(\register_file|Mux37~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux37~2 .lut_mask = 16'hDDA0;
defparam \register_file|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \MUX_operand_b|Out[26]~51 (
// Equation(s):
// \MUX_operand_b|Out[26]~51_combout  = (\register_file|Mux37~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux37~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[26]~51 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N27
cycloneii_lcell_ff \register_file|regs[26][23] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][23]~regout ));

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \register_file|regs[2][23]~feeder (
// Equation(s):
// \register_file|regs[2][23]~feeder_combout  = \register_file|regs~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~34_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][23]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N21
cycloneii_lcell_ff \register_file|regs[2][23] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][23]~regout ));

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \register_file|Mux40~1 (
// Equation(s):
// \register_file|Mux40~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][23]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(\register_file|regs[2][23]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux40~1 .lut_mask = 16'h33C0;
defparam \register_file|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \register_file|Mux40~2 (
// Equation(s):
// \register_file|Mux40~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux40~1_combout  & (\register_file|Mux40~0_combout )) # (!\register_file|Mux40~1_combout  & ((\register_file|regs[26][23]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux40~1_combout ))))

	.dataa(\register_file|Mux40~0_combout ),
	.datab(\register_file|regs[26][23]~regout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux40~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux40~2 .lut_mask = 16'hAFC0;
defparam \register_file|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \MUX_operand_b|Out[23]~48 (
// Equation(s):
// \MUX_operand_b|Out[23]~48_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux40~2_combout )

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux40~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[23]~48 .lut_mask = 16'hAA00;
defparam \MUX_operand_b|Out[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout  = \PC|PC_out [23] $ (((\PC|PC_out [22] & (\PC|PC_out [21] & \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ))))

	.dataa(\PC|PC_out [23]),
	.datab(\PC|PC_out [22]),
	.datac(\PC|PC_out [21]),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S .lut_mask = 16'h6AAA;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \ALU|Mux12~1 (
// Equation(s):
// \ALU|Mux12~1_combout  = (\ALU_Control|Mux2~0_combout  & (((!\MUX_operand_b|Out[4]~19_combout  & !\MUX_operand_b|Out[21]~22_combout )) # (!\MUX_operand_b|Out[4]~57_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\MUX_operand_b|Out[4]~19_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\MUX_operand_b|Out[4]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~1 .lut_mask = 16'h02AA;
defparam \ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s1[11]~26 (
// Equation(s):
// \ALU|shifter|bsl|s1[11]~26_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[10]~15_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[12]~21_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[10]~15_combout ),
	.datad(\ALU|shifter|bsl|s1[12]~21_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[11]~26 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s1[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneii_lcell_comb \WB_MUX|Mux16~0 (
// Equation(s):
// \WB_MUX|Mux16~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux16~5_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[15].F|S~combout ),
	.datac(\ALU|Mux16~5_combout ),
	.datad(\Control_Unit|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux16~0 .lut_mask = 16'h44FA;
defparam \WB_MUX|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \LSU|ld_data[15]~221 (
// Equation(s):
// \LSU|ld_data[15]~221_combout  = (\Instruction_Memory|Mux10~0_combout  & (\LSU|Input_Periph|ld_data [15])) # (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [15])) # 
// (!\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [7])))))

	.dataa(\LSU|Input_Periph|ld_data [15]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Input_Periph|ld_data [7]),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~221_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~221 .lut_mask = 16'hAAB8;
defparam \LSU|ld_data[15]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \LSU|ld_data[15]~349 (
// Equation(s):
// \LSU|ld_data[15]~349_combout  = (\LSU|output_periph_en~combout  & ((\ALU|Mux27~8_combout  & (\LSU|Data_memory|st_data0[4]~8_combout )) # (!\ALU|Mux27~8_combout  & ((!\ALU|Mux26~7_combout )))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\ALU|Mux26~7_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~349 .lut_mask = 16'h8B00;
defparam \LSU|ld_data[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \LSU|ld_data[15]~222 (
// Equation(s):
// \LSU|ld_data[15]~222_combout  = (\LSU|ld_data[15]~220_combout  & ((\LSU|ld_data[15]~349_combout ) # ((\LSU|ld_data[15]~221_combout  & !\LSU|output_periph_en~combout )))) # (!\LSU|ld_data[15]~220_combout  & (\LSU|ld_data[15]~221_combout  & 
// ((!\LSU|output_periph_en~combout ))))

	.dataa(\LSU|ld_data[15]~220_combout ),
	.datab(\LSU|ld_data[15]~221_combout ),
	.datac(\LSU|ld_data[15]~349_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~222_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~222 .lut_mask = 16'hA0EC;
defparam \LSU|ld_data[15]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \LSU|Data_memory|addr2[0]~13 (
// Equation(s):
// \LSU|Data_memory|addr2[0]~13_combout  = (\ALU|Mux31~8_combout  & (!\Instruction_Memory|Mux11~0_combout  & (\Instruction_Memory|Mux10~0_combout  & \ALU|Mux30~6_combout )))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[0]~13 .lut_mask = 16'h2000;
defparam \LSU|Data_memory|addr2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \LSU|Data_memory|addr2[0]~2 (
// Equation(s):
// \LSU|Data_memory|addr2[0]~2_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[0]~0_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux29~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\LSU|Data_memory|unalign_addr[0]~0_combout ),
	.datad(\LSU|Data_memory|addr2[0]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[0]~2 .lut_mask = 16'hF0CC;
defparam \LSU|Data_memory|addr2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \LSU|Data_memory|addr2[1]~3 (
// Equation(s):
// \LSU|Data_memory|addr2[1]~3_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[1]~2_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux28~2_combout ))

	.dataa(\ALU|Mux28~2_combout ),
	.datab(\LSU|Data_memory|addr2[0]~13_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|unalign_addr[1]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[1]~3 .lut_mask = 16'hEE22;
defparam \LSU|Data_memory|addr2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \LSU|Data_memory|addr2[2]~4 (
// Equation(s):
// \LSU|Data_memory|addr2[2]~4_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[2]~4_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux27~8_combout ))

	.dataa(vcc),
	.datab(\LSU|Data_memory|addr2[0]~13_combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|Data_memory|unalign_addr[2]~4_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[2]~4 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|addr2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \LSU|Data_memory|addr2[3]~5 (
// Equation(s):
// \LSU|Data_memory|addr2[3]~5_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[3]~6_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux26~7_combout ))

	.dataa(\ALU|Mux26~7_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|unalign_addr[3]~6_combout ),
	.datad(\LSU|Data_memory|addr2[0]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[3]~5 .lut_mask = 16'hF0AA;
defparam \LSU|Data_memory|addr2[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \LSU|Data_memory|addr2[4]~6 (
// Equation(s):
// \LSU|Data_memory|addr2[4]~6_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[4]~8_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux25~5_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux25~5_combout ),
	.datac(\LSU|Data_memory|unalign_addr[4]~8_combout ),
	.datad(\LSU|Data_memory|addr2[0]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[4]~6 .lut_mask = 16'hF0CC;
defparam \LSU|Data_memory|addr2[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \LSU|Data_memory|addr2[5]~7 (
// Equation(s):
// \LSU|Data_memory|addr2[5]~7_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[5]~10_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux24~5_combout ))

	.dataa(\LSU|Data_memory|addr2[0]~13_combout ),
	.datab(vcc),
	.datac(\ALU|Mux24~5_combout ),
	.datad(\LSU|Data_memory|unalign_addr[5]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[5]~7 .lut_mask = 16'hFA50;
defparam \LSU|Data_memory|addr2[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \LSU|Data_memory|addr2[6]~8 (
// Equation(s):
// \LSU|Data_memory|addr2[6]~8_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[6]~12_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux23~4_combout ))

	.dataa(\LSU|Data_memory|addr2[0]~13_combout ),
	.datab(vcc),
	.datac(\ALU|Mux23~4_combout ),
	.datad(\LSU|Data_memory|unalign_addr[6]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[6]~8 .lut_mask = 16'hFA50;
defparam \LSU|Data_memory|addr2[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \LSU|Data_memory|addr2[7]~9 (
// Equation(s):
// \LSU|Data_memory|addr2[7]~9_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[7]~14_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux22~6_combout ))

	.dataa(\LSU|Data_memory|addr2[0]~13_combout ),
	.datab(vcc),
	.datac(\ALU|Mux22~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[7]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[7]~9 .lut_mask = 16'hFA50;
defparam \LSU|Data_memory|addr2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[8]~16 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[8]~16_combout  = (\ALU|Mux21~8_combout  & (\LSU|Data_memory|unalign_addr[7]~15  $ (GND))) # (!\ALU|Mux21~8_combout  & (!\LSU|Data_memory|unalign_addr[7]~15  & VCC))
// \LSU|Data_memory|unalign_addr[8]~17  = CARRY((\ALU|Mux21~8_combout  & !\LSU|Data_memory|unalign_addr[7]~15 ))

	.dataa(vcc),
	.datab(\ALU|Mux21~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[7]~15 ),
	.combout(\LSU|Data_memory|unalign_addr[8]~16_combout ),
	.cout(\LSU|Data_memory|unalign_addr[8]~17 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[8]~16 .lut_mask = 16'hC30C;
defparam \LSU|Data_memory|unalign_addr[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \LSU|Data_memory|addr2[8]~10 (
// Equation(s):
// \LSU|Data_memory|addr2[8]~10_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[8]~16_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux21~8_combout ))

	.dataa(\LSU|Data_memory|addr2[0]~13_combout ),
	.datab(vcc),
	.datac(\ALU|Mux21~8_combout ),
	.datad(\LSU|Data_memory|unalign_addr[8]~16_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[8]~10 .lut_mask = 16'hFA50;
defparam \LSU|Data_memory|addr2[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[9]~18 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[9]~18_combout  = (\ALU|Mux20~4_combout  & (!\LSU|Data_memory|unalign_addr[8]~17 )) # (!\ALU|Mux20~4_combout  & ((\LSU|Data_memory|unalign_addr[8]~17 ) # (GND)))
// \LSU|Data_memory|unalign_addr[9]~19  = CARRY((!\LSU|Data_memory|unalign_addr[8]~17 ) # (!\ALU|Mux20~4_combout ))

	.dataa(\ALU|Mux20~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\LSU|Data_memory|unalign_addr[8]~17 ),
	.combout(\LSU|Data_memory|unalign_addr[9]~18_combout ),
	.cout(\LSU|Data_memory|unalign_addr[9]~19 ));
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[9]~18 .lut_mask = 16'h5A5F;
defparam \LSU|Data_memory|unalign_addr[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \LSU|Data_memory|addr2[9]~11 (
// Equation(s):
// \LSU|Data_memory|addr2[9]~11_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[9]~18_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux20~4_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux20~4_combout ),
	.datac(\LSU|Data_memory|unalign_addr[9]~18_combout ),
	.datad(\LSU|Data_memory|addr2[0]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[9]~11 .lut_mask = 16'hF0CC;
defparam \LSU|Data_memory|addr2[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \LSU|Data_memory|unalign_addr[10]~20 (
// Equation(s):
// \LSU|Data_memory|unalign_addr[10]~20_combout  = \LSU|Data_memory|unalign_addr[9]~19  $ (!\ALU|Mux19~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|Mux19~4_combout ),
	.cin(\LSU|Data_memory|unalign_addr[9]~19 ),
	.combout(\LSU|Data_memory|unalign_addr[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|unalign_addr[10]~20 .lut_mask = 16'hF00F;
defparam \LSU|Data_memory|unalign_addr[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \LSU|Data_memory|addr2[10]~12 (
// Equation(s):
// \LSU|Data_memory|addr2[10]~12_combout  = (\LSU|Data_memory|addr2[0]~13_combout  & ((\LSU|Data_memory|unalign_addr[10]~20_combout ))) # (!\LSU|Data_memory|addr2[0]~13_combout  & (\ALU|Mux19~4_combout ))

	.dataa(\LSU|Data_memory|addr2[0]~13_combout ),
	.datab(\ALU|Mux19~4_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|unalign_addr[10]~20_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr2[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr2[10]~12 .lut_mask = 16'hEE44;
defparam \LSU|Data_memory|addr2[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \MUX_operand_b|Out[22]~47 (
// Equation(s):
// \MUX_operand_b|Out[22]~47_combout  = (\register_file|Mux41~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux41~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[22]~47 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \register_file|regs[25][22]~feeder (
// Equation(s):
// \register_file|regs[25][22]~feeder_combout  = \register_file|regs~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~33_combout ),
	.cin(gnd),
	.combout(\register_file|regs[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][22]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \register_file|regs[25][22] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[25][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][22]~regout ));

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \register_file|Mux9~0 (
// Equation(s):
// \register_file|Mux9~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][22]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][22]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][22]~regout ),
	.datab(\register_file|regs[25][22]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux9~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0_combout  = \register_file|Mux9~0_combout  $ (((\register_file|Mux41~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux9~0_combout ),
	.datab(vcc),
	.datac(\register_file|Mux41~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0 .lut_mask = 16'h5AAA;
defparam \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \ALU|Adder|B_checked[22] (
// Equation(s):
// \ALU|Adder|B_checked [22] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux41~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux41~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [22]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[22] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \ALU|Adder|B_checked[21] (
// Equation(s):
// \ALU|Adder|B_checked [21] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux42~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux42~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [21]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[21] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N31
cycloneii_lcell_ff \register_file|regs[26][20] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][20]~regout ));

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \register_file|Mux43~1 (
// Equation(s):
// \register_file|Mux43~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][20]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(\register_file|regs[2][20]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux43~1 .lut_mask = 16'h5588;
defparam \register_file|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \register_file|Mux43~2 (
// Equation(s):
// \register_file|Mux43~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux43~1_combout  & (\register_file|Mux43~0_combout )) # (!\register_file|Mux43~1_combout  & ((\register_file|regs[26][20]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux43~1_combout ))))

	.dataa(\register_file|Mux43~0_combout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|regs[26][20]~regout ),
	.datad(\register_file|Mux43~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux43~2 .lut_mask = 16'hBBC0;
defparam \register_file|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux11~0_combout ) # ((\register_file|Mux43~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\register_file|Mux11~0_combout ),
	.datac(\register_file|Mux43~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P[0] .lut_mask = 16'hFEEE;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N13
cycloneii_lcell_ff \register_file|regs[2][19] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][19]~regout ));

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \register_file|Mux44~1 (
// Equation(s):
// \register_file|Mux44~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (!\Instruction_Memory|Mux31~0_combout  & \register_file|regs[2][19]~regout )) # (!\Instruction_Memory|Mux28~0_combout  & (\Instruction_Memory|Mux31~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\register_file|regs[2][19]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux44~1 .lut_mask = 16'h3C30;
defparam \register_file|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N11
cycloneii_lcell_ff \register_file|regs[26][19] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][19]~regout ));

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \register_file|Mux44~2 (
// Equation(s):
// \register_file|Mux44~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux44~1_combout  & (\register_file|Mux44~0_combout )) # (!\register_file|Mux44~1_combout  & ((\register_file|regs[26][19]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux44~1_combout ))))

	.dataa(\register_file|Mux44~0_combout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux44~1_combout ),
	.datad(\register_file|regs[26][19]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux44~2 .lut_mask = 16'hBCB0;
defparam \register_file|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \MUX_operand_b|Out[19]~44 (
// Equation(s):
// \MUX_operand_b|Out[19]~44_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux44~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux44~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[19]~44 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0_combout  = \register_file|Mux12~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux44~2_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\register_file|Mux12~0_combout ),
	.datad(\register_file|Mux44~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0 .lut_mask = 16'h3CF0;
defparam \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \MUX_operand_b|Out[17]~42 (
// Equation(s):
// \MUX_operand_b|Out[17]~42_combout  = (\register_file|Mux46~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux46~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[17]~42 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \ALU|Mux14~8 (
// Equation(s):
// \ALU|Mux14~8_combout  = (\ALU_Control|Mux2~0_combout  & ((\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux46~2_combout )))) # (!\ALU_Control|Mux2~0_combout  & (\MUX_operand_b|Out[21]~22_combout  & 
// ((\register_file|Mux46~2_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\register_file|Mux46~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~8 .lut_mask = 16'hECA0;
defparam \ALU|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \register_file|Mux47~1 (
// Equation(s):
// \register_file|Mux47~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][16]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(\register_file|regs[2][16]~regout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux47~1 .lut_mask = 16'h30CC;
defparam \register_file|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N15
cycloneii_lcell_ff \register_file|regs[25][16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][16]~regout ));

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \register_file|Mux47~0 (
// Equation(s):
// \register_file|Mux47~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][16]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(\Instruction_Memory|Mux19~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[25][16]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux47~0 .lut_mask = 16'h5000;
defparam \register_file|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \register_file|Mux47~2 (
// Equation(s):
// \register_file|Mux47~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux47~1_combout  & ((\register_file|Mux47~0_combout ))) # (!\register_file|Mux47~1_combout  & (\register_file|regs[26][16]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux47~1_combout ))))

	.dataa(\register_file|regs[26][16]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux47~1_combout ),
	.datad(\register_file|Mux47~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux47~2 .lut_mask = 16'hF838;
defparam \register_file|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \MUX_operand_b|Out[16]~41 (
// Equation(s):
// \MUX_operand_b|Out[16]~41_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux47~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux47~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[16]~41 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \ALU|shifter|bsl|s2[8]~12 (
// Equation(s):
// \ALU|shifter|bsl|s2[8]~12_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[4]~2_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[8]~20_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[8]~20_combout ),
	.datad(\ALU|shifter|bsl|s1[4]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[8]~12 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s2[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s3[24]~13 (
// Equation(s):
// \ALU|shifter|bsr|s3[24]~13_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[28]~9_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[24]~12_combout ))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[24]~12_combout ),
	.datad(\ALU|shifter|bsr|s1[28]~9_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[24]~13 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s3[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s1[15]~17 (
// Equation(s):
// \ALU|shifter|bsr|s1[15]~17_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux13~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux15~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux13~0_combout ),
	.datad(\register_file|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[15]~17 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \register_file|Mux14~0 (
// Equation(s):
// \register_file|Mux14~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][17]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][17]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][17]~regout ),
	.datab(\register_file|regs[25][17]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux14~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s1[17]~16 (
// Equation(s):
// \ALU|shifter|bsr|s1[17]~16_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux12~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux14~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux14~0_combout ),
	.datad(\register_file|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[17]~16 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s1[16]~18 (
// Equation(s):
// \ALU|shifter|bsr|s1[16]~18_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[17]~16_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[15]~17_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[15]~17_combout ),
	.datac(\ALU|shifter|bsr|s1[17]~16_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[16]~18 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsr|s1[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[20]~14 (
// Equation(s):
// \ALU|shifter|bsr|s1[20]~14_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux9~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux11~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux9~0_combout ),
	.datad(\register_file|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[20]~14 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s1[21]~13 (
// Equation(s):
// \ALU|shifter|bsr|s1[21]~13_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux8~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux10~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\register_file|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[21]~13 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s1[20]~15 (
// Equation(s):
// \ALU|shifter|bsr|s1[20]~15_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[21]~13_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[20]~14_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[20]~14_combout ),
	.datad(\ALU|shifter|bsr|s1[21]~13_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[20]~15 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s2[16]~1 (
// Equation(s):
// \ALU|shifter|bsr|s2[16]~1_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[20]~15_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[16]~18_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[16]~18_combout ),
	.datad(\ALU|shifter|bsr|s1[20]~15_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[16]~1 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s3[16]~14 (
// Equation(s):
// \ALU|shifter|bsr|s3[16]~14_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s3[24]~13_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[16]~1_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s3[24]~13_combout ),
	.datad(\ALU|shifter|bsr|s2[16]~1_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[16]~14 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s3[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[16]~29 (
// Equation(s):
// \ALU|shifter|bsl|s1[16]~29_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux17~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux15~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux17~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[16]~29 .lut_mask = 16'hDD88;
defparam \ALU|shifter|bsl|s1[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \ALU|shifter|bsl|s1[16]~30 (
// Equation(s):
// \ALU|shifter|bsl|s1[16]~30_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[15]~27_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[16]~29_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[15]~27_combout ),
	.datad(\ALU|shifter|bsl|s1[16]~29_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[16]~30 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s1[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s2[16]~15 (
// Equation(s):
// \ALU|shifter|bsl|s2[16]~15_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[12]~22_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[16]~30_combout )))

	.dataa(\ALU|shifter|bsl|s1[12]~22_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[16]~30_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[16]~15 .lut_mask = 16'hAAF0;
defparam \ALU|shifter|bsl|s2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \ALU|Mux15~1 (
// Equation(s):
// \ALU|Mux15~1_combout  = (\ALU|Mux12~2_combout  & (\ALU|Mux12~1_combout )) # (!\ALU|Mux12~2_combout  & ((\ALU|Mux12~1_combout  & ((\ALU|shifter|bsl|s2[16]~15_combout ))) # (!\ALU|Mux12~1_combout  & (\ALU|shifter|bsr|s3[16]~14_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsr|s3[16]~14_combout ),
	.datad(\ALU|shifter|bsl|s2[16]~15_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~1 .lut_mask = 16'hDC98;
defparam \ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \ALU|Mux15~2 (
// Equation(s):
// \ALU|Mux15~2_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux15~1_combout  & (\ALU|shifter|bsl|s2[8]~12_combout )) # (!\ALU|Mux15~1_combout  & ((\ALU|shifter|bsl|s3[0]~8_combout ))))) # (!\ALU|Mux12~2_combout  & (((\ALU|Mux15~1_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|shifter|bsl|s2[8]~12_combout ),
	.datac(\ALU|Mux15~1_combout ),
	.datad(\ALU|shifter|bsl|s3[0]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~2 .lut_mask = 16'hDAD0;
defparam \ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \ALU|Mux15~3 (
// Equation(s):
// \ALU|Mux15~3_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux15~2_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~3 .lut_mask = 16'hFDCC;
defparam \ALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0_combout  = \register_file|Mux15~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux47~2_combout )))

	.dataa(\register_file|Mux15~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux47~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0 .lut_mask = 16'h66AA;
defparam \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneii_lcell_comb \register_file|Mux48~1 (
// Equation(s):
// \register_file|Mux48~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][15]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(\register_file|regs[2][15]~regout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux48~1 .lut_mask = 16'h30CC;
defparam \register_file|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneii_lcell_comb \register_file|regs[25][15]~feeder (
// Equation(s):
// \register_file|regs[25][15]~feeder_combout  = \register_file|regs~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~26_combout ),
	.cin(gnd),
	.combout(\register_file|regs[25][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][15]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[25][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N17
cycloneii_lcell_ff \register_file|regs[25][15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[25][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][15]~regout ));

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \register_file|Mux48~0 (
// Equation(s):
// \register_file|Mux48~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][15]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][15]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux48~0 .lut_mask = 16'h3000;
defparam \register_file|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \register_file|Mux48~2 (
// Equation(s):
// \register_file|Mux48~2_combout  = (\register_file|Mux48~1_combout  & (((\register_file|Mux48~0_combout ) # (!\register_file|Mux63~3_combout )))) # (!\register_file|Mux48~1_combout  & (\register_file|regs[26][15]~regout  & (\register_file|Mux63~3_combout 
// )))

	.dataa(\register_file|regs[26][15]~regout ),
	.datab(\register_file|Mux48~1_combout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux48~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux48~2 .lut_mask = 16'hEC2C;
defparam \register_file|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \ALU|Adder|B_checked[15] (
// Equation(s):
// \ALU|Adder|B_checked [15] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux48~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux48~2_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [15]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[15] .lut_mask = 16'hFFC0;
defparam \ALU|Adder|B_checked[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \register_file|Mux55~0 (
// Equation(s):
// \register_file|Mux55~0_combout  = (\register_file|regs[25][8]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[25][8]~regout ),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux55~0 .lut_mask = 16'h00C0;
defparam \register_file|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \register_file|regs[2][8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][8]~regout ));

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \register_file|Mux55~1 (
// Equation(s):
// \register_file|Mux55~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][8]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][8]~regout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux55~1 .lut_mask = 16'h50AA;
defparam \register_file|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \register_file|Mux55~2 (
// Equation(s):
// \register_file|Mux55~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux55~1_combout  & ((\register_file|Mux55~0_combout ))) # (!\register_file|Mux55~1_combout  & (\register_file|regs[26][8]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux55~1_combout ))))

	.dataa(\register_file|regs[26][8]~regout ),
	.datab(\register_file|Mux55~0_combout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux55~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux55~2 .lut_mask = 16'hCFA0;
defparam \register_file|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P[0] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0] = (\register_file|Mux23~0_combout ) # ((\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux55~2_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\register_file|Mux55~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P[0] .lut_mask = 16'hFEFC;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \ALU|Adder|B_checked[11] (
// Equation(s):
// \ALU|Adder|B_checked [11] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux52~2_combout ))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\register_file|Mux52~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [11]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[11] .lut_mask = 16'hECEC;
defparam \ALU|Adder|B_checked[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \ALU|Adder|B_checked[10] (
// Equation(s):
// \ALU|Adder|B_checked [10] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux53~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux53~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [10]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[10] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \ALU|Adder|B_checked[9] (
// Equation(s):
// \ALU|Adder|B_checked [9] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux54~2_combout ))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\register_file|Mux54~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [9]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[9] .lut_mask = 16'hFAF0;
defparam \ALU|Adder|B_checked[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout  = (\register_file|Mux21~0_combout  & (((\register_file|Mux22~0_combout ) # (\ALU|Adder|B_checked [9])))) # (!\register_file|Mux21~0_combout  & (\ALU|Adder|B_checked [10] & 
// ((\register_file|Mux22~0_combout ) # (\ALU|Adder|B_checked [9]))))

	.dataa(\register_file|Mux21~0_combout ),
	.datab(\ALU|Adder|B_checked [10]),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\ALU|Adder|B_checked [9]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0 .lut_mask = 16'hEEE0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout  & ((\register_file|Mux20~0_combout ) # (\ALU|Adder|B_checked [11])))

	.dataa(\register_file|Mux20~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|B_checked [11]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0 .lut_mask = 16'hFA00;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P[0] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0] = (\register_file|Mux27~0_combout ) # (!\ALU|Adder|B_checked [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux27~0_combout ),
	.datad(\ALU|Adder|B_checked [4]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P[0] .lut_mask = 16'hF0FF;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \register_file|Mux56~1 (
// Equation(s):
// \register_file|Mux56~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][7]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux28~0_combout ),
	.datac(\register_file|regs[2][7]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux56~1 .lut_mask = 16'h33C0;
defparam \register_file|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N15
cycloneii_lcell_ff \register_file|regs[25][7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][7]~regout ));

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \register_file|Mux56~0 (
// Equation(s):
// \register_file|Mux56~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][7]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][7]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux56~0 .lut_mask = 16'h3000;
defparam \register_file|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \register_file|Mux56~2 (
// Equation(s):
// \register_file|Mux56~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux56~1_combout  & ((\register_file|Mux56~0_combout ))) # (!\register_file|Mux56~1_combout  & (\register_file|regs[26][7]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux56~1_combout ))))

	.dataa(\register_file|regs[26][7]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux56~1_combout ),
	.datad(\register_file|Mux56~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux56~2 .lut_mask = 16'hF838;
defparam \register_file|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \MUX_operand_b|Out[7]~29 (
// Equation(s):
// \MUX_operand_b|Out[7]~29_combout  = (!\Control_Unit|WideOr3~combout  & (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux56~2_combout ))

	.dataa(\Control_Unit|WideOr3~combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux56~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[7]~29 .lut_mask = 16'h5000;
defparam \MUX_operand_b|Out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \ALU|Adder|B_checked[7] (
// Equation(s):
// \ALU|Adder|B_checked [7] = \ALU_Control|Mux3~0_combout  $ (((\MUX_operand_b|Out[7]~29_combout ) # ((\Instruction_Memory|Mux28~1_combout  & \MUX_operand_b|Out[2]~23_combout ))))

	.dataa(\Instruction_Memory|Mux28~1_combout ),
	.datab(\MUX_operand_b|Out[2]~23_combout ),
	.datac(\MUX_operand_b|Out[7]~29_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [7]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[7] .lut_mask = 16'h07F8;
defparam \ALU|Adder|B_checked[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \ALU|Adder|B_checked[6] (
// Equation(s):
// \ALU|Adder|B_checked [6] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux57~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux57~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [6]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[6] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \ALU|Adder|B_checked[5] (
// Equation(s):
// \ALU|Adder|B_checked [5] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux58~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux58~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [5]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[5] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout  = (\register_file|Mux25~0_combout  & ((\register_file|Mux26~0_combout ) # ((\ALU|Adder|B_checked [5])))) # (!\register_file|Mux25~0_combout  & (\ALU|Adder|B_checked [6] & 
// ((\register_file|Mux26~0_combout ) # (\ALU|Adder|B_checked [5]))))

	.dataa(\register_file|Mux25~0_combout ),
	.datab(\register_file|Mux26~0_combout ),
	.datac(\ALU|Adder|B_checked [6]),
	.datad(\ALU|Adder|B_checked [5]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2 .lut_mask = 16'hFAC8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \ALU|Adder|CLA0|C~7 (
// Equation(s):
// \ALU|Adder|CLA0|C~7_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0] & (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\register_file|Mux24~0_combout ) # (\ALU|Adder|B_checked [7]))))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0]),
	.datac(\ALU|Adder|B_checked [7]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|C~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|C~7 .lut_mask = 16'hC800;
defparam \ALU|Adder|CLA0|C~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout  = (\register_file|Mux25~0_combout  & ((\ALU|Adder|B_checked [6]) # ((\register_file|Mux26~0_combout  & \ALU|Adder|B_checked [5])))) # (!\register_file|Mux25~0_combout  & 
// (\register_file|Mux26~0_combout  & (\ALU|Adder|B_checked [6] & \ALU|Adder|B_checked [5])))

	.dataa(\register_file|Mux25~0_combout ),
	.datab(\register_file|Mux26~0_combout ),
	.datac(\ALU|Adder|B_checked [6]),
	.datad(\ALU|Adder|B_checked [5]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2 .lut_mask = 16'hE8A0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3_combout  = (\register_file|Mux24~0_combout  & ((\ALU|Adder|B_checked [7]) # (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout ))) # (!\register_file|Mux24~0_combout  & (\ALU|Adder|B_checked [7] & 
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux24~0_combout ),
	.datac(\ALU|Adder|B_checked [7]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3 .lut_mask = 16'hFCC0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\register_file|Mux24~0_combout ) # (\ALU|Adder|B_checked [7])))

	.dataa(vcc),
	.datab(\register_file|Mux24~0_combout ),
	.datac(\ALU|Adder|B_checked [7]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3 .lut_mask = 16'hFC00;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3_combout ) # ((\register_file|Mux27~0_combout  & (!\ALU|Adder|B_checked [4] & \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout )))

	.dataa(\register_file|Mux27~0_combout ),
	.datab(\ALU|Adder|B_checked [4]),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4 .lut_mask = 16'hF2F0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \ALU|Adder|CLA0|C~5 (
// Equation(s):
// \ALU|Adder|CLA0|C~5_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ) # ((\ALU|Adder|CLA0|C~7_combout  & ((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ))))

	.dataa(\ALU|Adder|CLA0|C~4_combout ),
	.datab(\ALU|Adder|CLA0|C~7_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|C~5 .lut_mask = 16'hFCF8;
defparam \ALU|Adder|CLA0|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0] & (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout  & ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~5_combout ))))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0]),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout ),
	.datad(\ALU|Adder|CLA0|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1 .lut_mask = 16'hC080;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \register_file|regs[25][11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][11]~regout ));

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \register_file|Mux20~0 (
// Equation(s):
// \register_file|Mux20~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][11]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][11]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][11]~regout ),
	.datab(\register_file|regs[25][11]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux20~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout  = (\register_file|Mux21~0_combout  & ((\ALU|Adder|B_checked [10]) # ((\register_file|Mux22~0_combout  & \ALU|Adder|B_checked [9])))) # (!\register_file|Mux21~0_combout  & (\ALU|Adder|B_checked [10] & 
// (\register_file|Mux22~0_combout  & \ALU|Adder|B_checked [9])))

	.dataa(\register_file|Mux21~0_combout ),
	.datab(\ALU|Adder|B_checked [10]),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\ALU|Adder|B_checked [9]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1 .lut_mask = 16'hE888;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \ALU|Adder|B_checked[8] (
// Equation(s):
// \ALU|Adder|B_checked [8] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux55~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux55~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [8]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[8] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0_combout  = (\register_file|Mux23~0_combout  & (\ALU|Adder|B_checked [8] & \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux23~0_combout ),
	.datac(\ALU|Adder|B_checked [8]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0 .lut_mask = 16'hC000;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0_combout ) # ((\ALU|Adder|B_checked [11] & ((\register_file|Mux20~0_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout ))) # 
// (!\ALU|Adder|B_checked [11] & (\register_file|Mux20~0_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout )))

	.dataa(\ALU|Adder|B_checked [11]),
	.datab(\register_file|Mux20~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2 .lut_mask = 16'hFFE8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout  = (\register_file|Mux27~0_combout  & (((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout )))) # (!\register_file|Mux27~0_combout  & (!\ALU|Adder|B_checked [4] & 
// ((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ))))

	.dataa(\register_file|Mux27~0_combout ),
	.datab(\ALU|Adder|B_checked [4]),
	.datac(\ALU|Adder|CLA0|C~4_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9 .lut_mask = 16'hBBB0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \ALU|Adder|CLA0|g~1 (
// Equation(s):
// \ALU|Adder|CLA0|g~1_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0] & (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout  & ((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ))))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0]),
	.datab(\ALU|Adder|CLA0|C~4_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~1 .lut_mask = 16'hA080;
defparam \ALU|Adder|CLA0|g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \ALU|Adder|CLA0|g~2 (
// Equation(s):
// \ALU|Adder|CLA0|g~2_combout  = (\ALU|Adder|CLA0|g~1_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout )))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ),
	.datac(\ALU|Adder|CLA0|g~1_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~2 .lut_mask = 16'hFFF8;
defparam \ALU|Adder|CLA0|g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \ALU|Adder|CLA0|g~3 (
// Equation(s):
// \ALU|Adder|CLA0|g~3_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout  & \ALU|Adder|CLA0|g~2_combout )))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ),
	.datad(\ALU|Adder|CLA0|g~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~3 .lut_mask = 16'hFEFC;
defparam \ALU|Adder|CLA0|g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \register_file|regs[2][13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][13]~regout ));

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \register_file|Mux50~1 (
// Equation(s):
// \register_file|Mux50~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][13]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[2][13]~regout ),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux50~1 .lut_mask = 16'h0CF0;
defparam \register_file|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \register_file|regs[26][13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][13]~regout ));

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \register_file|Mux50~0 (
// Equation(s):
// \register_file|Mux50~0_combout  = (\register_file|regs[25][13]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\register_file|regs[25][13]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux50~0 .lut_mask = 16'h00A0;
defparam \register_file|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \register_file|Mux50~2 (
// Equation(s):
// \register_file|Mux50~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux50~1_combout  & ((\register_file|Mux50~0_combout ))) # (!\register_file|Mux50~1_combout  & (\register_file|regs[26][13]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (\register_file|Mux50~1_combout ))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|Mux50~1_combout ),
	.datac(\register_file|regs[26][13]~regout ),
	.datad(\register_file|Mux50~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux50~2 .lut_mask = 16'hEC64;
defparam \register_file|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \MUX_operand_b|Out[13]~31 (
// Equation(s):
// \MUX_operand_b|Out[13]~31_combout  = (\register_file|Mux50~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(\register_file|Mux50~2_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[13]~31 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \WB_MUX|Mux18~0 (
// Equation(s):
// \WB_MUX|Mux18~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|WideOr3~4_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout )) 
// # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux18~6_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[13].F|S~combout ),
	.datad(\ALU|Mux18~6_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux18~0 .lut_mask = 16'h7362;
defparam \WB_MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \LSU|Data_memory|addr1[3]~3 (
// Equation(s):
// \LSU|Data_memory|addr1[3]~3_combout  = (\ALU|Mux30~6_combout  & ((\ALU_Control|Decoder0~1_combout  & (\LSU|Data_memory|unalign_addr[3]~6_combout )) # (!\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux26~7_combout ))))) # (!\ALU|Mux30~6_combout  & 
// (((\ALU|Mux26~7_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|unalign_addr[3]~6_combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[3]~3 .lut_mask = 16'hF780;
defparam \LSU|Data_memory|addr1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \LSU|Data_memory|addr1[4]~4 (
// Equation(s):
// \LSU|Data_memory|addr1[4]~4_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[4]~8_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux25~5_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (\ALU|Mux25~5_combout ))

	.dataa(\ALU|Mux25~5_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[4]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[4]~4 .lut_mask = 16'hEA2A;
defparam \LSU|Data_memory|addr1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \LSU|Data_memory|addr1[5]~5 (
// Equation(s):
// \LSU|Data_memory|addr1[5]~5_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[5]~10_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux24~5_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (((\ALU|Mux24~5_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux24~5_combout ),
	.datad(\LSU|Data_memory|unalign_addr[5]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[5]~5 .lut_mask = 16'hF870;
defparam \LSU|Data_memory|addr1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \LSU|Data_memory|addr1[6]~6 (
// Equation(s):
// \LSU|Data_memory|addr1[6]~6_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[6]~12_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux23~4_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (\ALU|Mux23~4_combout ))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux23~4_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[6]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[6]~6 .lut_mask = 16'hEC4C;
defparam \LSU|Data_memory|addr1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \LSU|Data_memory|addr1[7]~7 (
// Equation(s):
// \LSU|Data_memory|addr1[7]~7_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[7]~14_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux22~6_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (((\ALU|Mux22~6_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux22~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[7]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[7]~7 .lut_mask = 16'hF870;
defparam \LSU|Data_memory|addr1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \LSU|Data_memory|addr1[8]~8 (
// Equation(s):
// \LSU|Data_memory|addr1[8]~8_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[8]~16_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux21~8_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (((\ALU|Mux21~8_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux21~8_combout ),
	.datad(\LSU|Data_memory|unalign_addr[8]~16_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[8]~8 .lut_mask = 16'hF870;
defparam \LSU|Data_memory|addr1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \LSU|Data_memory|addr1[9]~9 (
// Equation(s):
// \LSU|Data_memory|addr1[9]~9_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Data_memory|unalign_addr[9]~18_combout )) # (!\ALU|Mux30~6_combout  & ((\ALU|Mux20~4_combout ))))) # (!\ALU_Control|Decoder0~1_combout  & 
// (((\ALU|Mux20~4_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|unalign_addr[9]~18_combout ),
	.datad(\ALU|Mux20~4_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[9]~9 .lut_mask = 16'hF780;
defparam \LSU|Data_memory|addr1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \LSU|Data_memory|addr1[10]~10 (
// Equation(s):
// \LSU|Data_memory|addr1[10]~10_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|unalign_addr[10]~20_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux19~4_combout )))) # (!\ALU_Control|Decoder0~1_combout  & 
// (\ALU|Mux19~4_combout ))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux19~4_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|unalign_addr[10]~20_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[10]~10 .lut_mask = 16'hEC4C;
defparam \LSU|Data_memory|addr1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \register_file|Mux51~3 (
// Equation(s):
// \register_file|Mux51~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux51~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux51~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux51~3 .lut_mask = 16'h3300;
defparam \register_file|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~0 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~0_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (\ALU|Mux30~6_combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~0 .lut_mask = 16'hFA00;
defparam \LSU|Data_memory|st_data1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \register_file|Mux59~0 (
// Equation(s):
// \register_file|Mux59~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (\register_file|regs[25][4]~regout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\Instruction_Memory|Mux16~0_combout ),
	.datab(\register_file|regs[25][4]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux59~0 .lut_mask = 16'h0088;
defparam \register_file|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \register_file|regs[2][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][4]~regout ));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \register_file|Mux59~1 (
// Equation(s):
// \register_file|Mux59~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][4]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(\register_file|regs[2][4]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux59~1 .lut_mask = 16'h44AA;
defparam \register_file|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \register_file|Mux59~2 (
// Equation(s):
// \register_file|Mux59~2_combout  = (\register_file|Mux59~1_combout  & (((\register_file|Mux59~0_combout ) # (!\register_file|Mux63~3_combout )))) # (!\register_file|Mux59~1_combout  & (\register_file|regs[26][4]~regout  & ((\register_file|Mux63~3_combout 
// ))))

	.dataa(\register_file|regs[26][4]~regout ),
	.datab(\register_file|Mux59~0_combout ),
	.datac(\register_file|Mux59~1_combout ),
	.datad(\register_file|Mux63~3_combout ),
	.cin(gnd),
	.combout(\register_file|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux59~2 .lut_mask = 16'hCAF0;
defparam \register_file|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneii_lcell_comb \register_file|Mux59~3 (
// Equation(s):
// \register_file|Mux59~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux59~2_combout )

	.dataa(\register_file|Mux63~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux59~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux59~3 .lut_mask = 16'h5500;
defparam \register_file|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux3~1 (
// Equation(s):
// \LSU|Data_memory|Mux3~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux59~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux51~2_combout ))))

	.dataa(\register_file|Mux51~2_combout ),
	.datab(\register_file|Mux59~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux3~1 .lut_mask = 16'h0C0A;
defparam \LSU|Data_memory|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~1 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~1_combout  = (!\ALU|Mux30~6_combout  & ((\Instruction_Memory|Mux11~0_combout  & (!\Instruction_Memory|Mux10~0_combout )) # (!\Instruction_Memory|Mux11~0_combout  & ((\Instruction_Memory|Mux10~0_combout ) # 
// (\ALU|Mux31~8_combout )))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~1 .lut_mask = 16'h0706;
defparam \LSU|Data_memory|st_data1[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data1[4]~15 (
// Equation(s):
// \LSU|Data_memory|st_data1[4]~15_combout  = (\LSU|Data_memory|st_data1[2]~2_combout  & (((\LSU|Data_memory|Mux3~1_combout ) # (!\LSU|Data_memory|st_data1[2]~1_combout )))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux59~3_combout  & 
// ((\LSU|Data_memory|st_data1[2]~1_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~2_combout ),
	.datab(\register_file|Mux59~3_combout ),
	.datac(\LSU|Data_memory|Mux3~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[4]~15 .lut_mask = 16'hE4AA;
defparam \LSU|Data_memory|st_data1[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data1[4]~16 (
// Equation(s):
// \LSU|Data_memory|st_data1[4]~16_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[4]~15_combout  & ((\register_file|Mux51~3_combout ))) # (!\LSU|Data_memory|st_data1[4]~15_combout  & (\LSU|Data_memory|Mux3~0_combout )))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[4]~15_combout ))))

	.dataa(\LSU|Data_memory|Mux3~0_combout ),
	.datab(\register_file|Mux51~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data1[4]~15_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[4]~16 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data1[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data1[4]~17 (
// Equation(s):
// \LSU|Data_memory|st_data1[4]~17_combout  = (\LSU|Data_memory|st_data1[4]~16_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data1[4]~16_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[4]~17 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data1[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux2~0 (
// Equation(s):
// \LSU|Data_memory|Mux2~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux42~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux34~2_combout )))))

	.dataa(\register_file|Mux42~2_combout ),
	.datab(\register_file|Mux34~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux2~0 .lut_mask = 16'h00AC;
defparam \LSU|Data_memory|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \register_file|Mux58~3 (
// Equation(s):
// \register_file|Mux58~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux58~2_combout )

	.dataa(\register_file|Mux63~6_combout ),
	.datab(vcc),
	.datac(\register_file|Mux58~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux58~3 .lut_mask = 16'h5050;
defparam \register_file|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux2~1 (
// Equation(s):
// \LSU|Data_memory|Mux2~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux58~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux50~2_combout )))))

	.dataa(\register_file|Mux58~2_combout ),
	.datab(\register_file|Mux50~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux2~1 .lut_mask = 16'h0A0C;
defparam \LSU|Data_memory|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data1[5]~18 (
// Equation(s):
// \LSU|Data_memory|st_data1[5]~18_combout  = (\LSU|Data_memory|st_data1[2]~2_combout  & (((\LSU|Data_memory|Mux2~1_combout ) # (!\LSU|Data_memory|st_data1[2]~1_combout )))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux58~3_combout  & 
// ((\LSU|Data_memory|st_data1[2]~1_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~2_combout ),
	.datab(\register_file|Mux58~3_combout ),
	.datac(\LSU|Data_memory|Mux2~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[5]~18 .lut_mask = 16'hE4AA;
defparam \LSU|Data_memory|st_data1[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data1[5]~19 (
// Equation(s):
// \LSU|Data_memory|st_data1[5]~19_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[5]~18_combout  & (\register_file|Mux50~3_combout )) # (!\LSU|Data_memory|st_data1[5]~18_combout  & ((\LSU|Data_memory|Mux2~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[5]~18_combout ))))

	.dataa(\register_file|Mux50~3_combout ),
	.datab(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datac(\LSU|Data_memory|Mux2~0_combout ),
	.datad(\LSU|Data_memory|st_data1[5]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[5]~19 .lut_mask = 16'hBBC0;
defparam \LSU|Data_memory|st_data1[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data1[5]~20 (
// Equation(s):
// \LSU|Data_memory|st_data1[5]~20_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data1[5]~19_combout )

	.dataa(vcc),
	.datab(\LSU|comb~0_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data1[5]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[5]~20 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data1[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data1[5]~20_combout ,\LSU|Data_memory|st_data1[4]~17_combout }),
	.portbaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank1|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \LSU|Data_memory|Mux133~0 (
// Equation(s):
// \LSU|Data_memory|Mux133~0_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux133~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux133~0 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux1~0 (
// Equation(s):
// \LSU|Data_memory|Mux1~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux41~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux33~2_combout ))))

	.dataa(\register_file|Mux33~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux41~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux1~0 .lut_mask = 16'h3022;
defparam \LSU|Data_memory|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneii_lcell_comb \register_file|Mux57~3 (
// Equation(s):
// \register_file|Mux57~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux57~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux57~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux57~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~2 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~2_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (!\ALU|Mux30~6_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Instruction_Memory|Mux11~0_combout  & !\ALU|Mux30~6_combout 
// ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~2 .lut_mask = 16'hC0FC;
defparam \LSU|Data_memory|st_data1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux1~1 (
// Equation(s):
// \LSU|Data_memory|Mux1~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux57~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux49~2_combout ))))

	.dataa(\register_file|Mux49~2_combout ),
	.datab(\register_file|Mux57~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux1~1 .lut_mask = 16'h0C0A;
defparam \LSU|Data_memory|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data1[6]~21 (
// Equation(s):
// \LSU|Data_memory|st_data1[6]~21_combout  = (\LSU|Data_memory|st_data1[2]~1_combout  & ((\LSU|Data_memory|st_data1[2]~2_combout  & ((\LSU|Data_memory|Mux1~1_combout ))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux57~3_combout )))) # 
// (!\LSU|Data_memory|st_data1[2]~1_combout  & (((\LSU|Data_memory|st_data1[2]~2_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~1_combout ),
	.datab(\register_file|Mux57~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~2_combout ),
	.datad(\LSU|Data_memory|Mux1~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[6]~21 .lut_mask = 16'hF858;
defparam \LSU|Data_memory|st_data1[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \LSU|Data_memory|st_data1[6]~22 (
// Equation(s):
// \LSU|Data_memory|st_data1[6]~22_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[6]~21_combout  & (\register_file|Mux49~3_combout )) # (!\LSU|Data_memory|st_data1[6]~21_combout  & ((\LSU|Data_memory|Mux1~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[6]~21_combout ))))

	.dataa(\register_file|Mux49~3_combout ),
	.datab(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datac(\LSU|Data_memory|Mux1~0_combout ),
	.datad(\LSU|Data_memory|st_data1[6]~21_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[6]~22 .lut_mask = 16'hBBC0;
defparam \LSU|Data_memory|st_data1[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data1[6]~23 (
// Equation(s):
// \LSU|Data_memory|st_data1[6]~23_combout  = (\LSU|Data_memory|st_data1[6]~22_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data1[6]~22_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[6]~23 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data1[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux0~1 (
// Equation(s):
// \LSU|Data_memory|Mux0~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux56~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux48~2_combout ))))

	.dataa(\register_file|Mux48~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux56~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux0~1 .lut_mask = 16'h3202;
defparam \LSU|Data_memory|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data1[7]~24 (
// Equation(s):
// \LSU|Data_memory|st_data1[7]~24_combout  = (\LSU|Data_memory|st_data1[2]~2_combout  & (((\LSU|Data_memory|Mux0~1_combout ) # (!\LSU|Data_memory|st_data1[2]~1_combout )))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux56~3_combout  & 
// ((\LSU|Data_memory|st_data1[2]~1_combout ))))

	.dataa(\register_file|Mux56~3_combout ),
	.datab(\LSU|Data_memory|st_data1[2]~2_combout ),
	.datac(\LSU|Data_memory|Mux0~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[7]~24 .lut_mask = 16'hE2CC;
defparam \LSU|Data_memory|st_data1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux0~0 (
// Equation(s):
// \LSU|Data_memory|Mux0~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux40~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux32~2_combout ))))

	.dataa(\register_file|Mux32~2_combout ),
	.datab(\register_file|Mux40~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux0~0 .lut_mask = 16'h0C0A;
defparam \LSU|Data_memory|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data1[7]~25 (
// Equation(s):
// \LSU|Data_memory|st_data1[7]~25_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[7]~24_combout  & (\register_file|Mux48~3_combout )) # (!\LSU|Data_memory|st_data1[7]~24_combout  & ((\LSU|Data_memory|Mux0~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[7]~24_combout ))))

	.dataa(\register_file|Mux48~3_combout ),
	.datab(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datac(\LSU|Data_memory|st_data1[7]~24_combout ),
	.datad(\LSU|Data_memory|Mux0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[7]~25 .lut_mask = 16'hBCB0;
defparam \LSU|Data_memory|st_data1[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data1[7]~26 (
// Equation(s):
// \LSU|Data_memory|st_data1[7]~26_combout  = (\LSU|Data_memory|st_data1[7]~25_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(\LSU|Data_memory|st_data1[7]~25_combout ),
	.datac(vcc),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[7]~26 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data1[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data1[7]~26_combout ,\LSU|Data_memory|st_data1[6]~23_combout }),
	.portbaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank1|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \register_file|Mux33~3 (
// Equation(s):
// \register_file|Mux33~3_combout  = (\register_file|Mux33~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(vcc),
	.datab(\register_file|Mux33~2_combout ),
	.datac(vcc),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register_file|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux33~3 .lut_mask = 16'h00CC;
defparam \register_file|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~1 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~1_combout  = (\ALU|Mux30~6_combout  & ((\Instruction_Memory|Mux11~0_combout  & (!\Instruction_Memory|Mux10~0_combout )) # (!\Instruction_Memory|Mux11~0_combout  & ((\Instruction_Memory|Mux10~0_combout ) # (\ALU|Mux31~8_combout 
// )))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~1 .lut_mask = 16'h7060;
defparam \LSU|Data_memory|st_data3[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data3[6]~21 (
// Equation(s):
// \LSU|Data_memory|st_data3[6]~21_combout  = (\LSU|Data_memory|st_data3[7]~2_combout  & (((\LSU|Data_memory|Mux1~1_combout ) # (!\LSU|Data_memory|st_data3[7]~1_combout )))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux57~3_combout  & 
// (\LSU|Data_memory|st_data3[7]~1_combout )))

	.dataa(\LSU|Data_memory|st_data3[7]~2_combout ),
	.datab(\register_file|Mux57~3_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datad(\LSU|Data_memory|Mux1~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[6]~21 .lut_mask = 16'hEA4A;
defparam \LSU|Data_memory|st_data3[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~0 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~0_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (!\ALU|Mux30~6_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~0 .lut_mask = 16'hC0CC;
defparam \LSU|Data_memory|st_data3[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data3[6]~22 (
// Equation(s):
// \LSU|Data_memory|st_data3[6]~22_combout  = (\LSU|Data_memory|st_data3[6]~21_combout  & (((\register_file|Mux33~3_combout ) # (!\LSU|Data_memory|st_data3[7]~0_combout )))) # (!\LSU|Data_memory|st_data3[6]~21_combout  & (\LSU|Data_memory|Mux1~0_combout  & 
// ((\LSU|Data_memory|st_data3[7]~0_combout ))))

	.dataa(\LSU|Data_memory|Mux1~0_combout ),
	.datab(\register_file|Mux33~3_combout ),
	.datac(\LSU|Data_memory|st_data3[6]~21_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[6]~22 .lut_mask = 16'hCAF0;
defparam \LSU|Data_memory|st_data3[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data3[6]~23 (
// Equation(s):
// \LSU|Data_memory|st_data3[6]~23_combout  = (\LSU|Data_memory|st_data3[6]~22_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data3[6]~22_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[6]~23 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data3[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~2 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~2_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (\ALU|Mux30~6_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Instruction_Memory|Mux11~0_combout  & \ALU|Mux30~6_combout 
// ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~2 .lut_mask = 16'hFCC0;
defparam \LSU|Data_memory|st_data3[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~24 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~24_combout  = (\LSU|Data_memory|st_data3[7]~1_combout  & ((\LSU|Data_memory|st_data3[7]~2_combout  & ((\LSU|Data_memory|Mux0~1_combout ))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux56~3_combout )))) # 
// (!\LSU|Data_memory|st_data3[7]~1_combout  & (((\LSU|Data_memory|st_data3[7]~2_combout ))))

	.dataa(\register_file|Mux56~3_combout ),
	.datab(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datac(\LSU|Data_memory|Mux0~1_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~24 .lut_mask = 16'hF388;
defparam \LSU|Data_memory|st_data3[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~25 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~25_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[7]~24_combout  & (\register_file|Mux32~3_combout )) # (!\LSU|Data_memory|st_data3[7]~24_combout  & ((\LSU|Data_memory|Mux0~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[7]~24_combout ))))

	.dataa(\register_file|Mux32~3_combout ),
	.datab(\LSU|Data_memory|Mux0~0_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~24_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~25 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data3[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data3[7]~26 (
// Equation(s):
// \LSU|Data_memory|st_data3[7]~26_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data3[7]~25_combout )

	.dataa(vcc),
	.datab(\LSU|comb~0_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data3[7]~25_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[7]~26 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data3[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data3[7]~26_combout ,\LSU|Data_memory|st_data3[6]~23_combout }),
	.portbaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank3|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \LSU|Data_memory|Mux107~0 (
// Equation(s):
// \LSU|Data_memory|Mux107~0_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux107~0 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \LSU|Data_memory|Mux172~0 (
// Equation(s):
// \LSU|Data_memory|Mux172~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & (\LSU|Data_memory|unalign_addr[9]~18_combout )) # (!\LSU|Data_memory|Mux181~0_combout  & ((\ALU|Mux20~4_combout )))

	.dataa(\LSU|Data_memory|Mux181~0_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|unalign_addr[9]~18_combout ),
	.datad(\ALU|Mux20~4_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux172~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux172~0 .lut_mask = 16'hF5A0;
defparam \LSU|Data_memory|Mux172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \LSU|Data_memory|Mux171~0 (
// Equation(s):
// \LSU|Data_memory|Mux171~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[10]~20_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux19~4_combout ))

	.dataa(\LSU|Data_memory|Mux181~0_combout ),
	.datab(\ALU|Mux19~4_combout ),
	.datac(\LSU|Data_memory|unalign_addr[10]~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux171~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux171~0 .lut_mask = 16'hE4E4;
defparam \LSU|Data_memory|Mux171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux1~2 (
// Equation(s):
// \LSU|Data_memory|Mux1~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux49~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux41~2_combout )))))

	.dataa(\register_file|Mux49~2_combout ),
	.datab(\register_file|Mux41~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux1~2 .lut_mask = 16'h0A0C;
defparam \LSU|Data_memory|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data0[6]~36 (
// Equation(s):
// \LSU|Data_memory|st_data0[6]~36_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|Mux1~2_combout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux1~3_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\ALU|Mux30~6_combout ))))

	.dataa(\LSU|Data_memory|Mux1~3_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|Mux1~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[6]~36 .lut_mask = 16'hF838;
defparam \LSU|Data_memory|st_data0[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data0[6]~37 (
// Equation(s):
// \LSU|Data_memory|st_data0[6]~37_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[6]~36_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[6]~35_combout  & ((\register_file|Mux57~2_combout ) # 
// (\LSU|Data_memory|st_data0[6]~36_combout ))))

	.dataa(\LSU|Data_memory|st_data0[6]~35_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\register_file|Mux57~2_combout ),
	.datad(\LSU|Data_memory|st_data0[6]~36_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[6]~37 .lut_mask = 16'hEE20;
defparam \LSU|Data_memory|st_data0[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \ALU_Control|Decoder0~0 (
// Equation(s):
// \ALU_Control|Decoder0~0_combout  = (!\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout )

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Decoder0~0 .lut_mask = 16'h7777;
defparam \ALU_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~9 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~9_combout  = ((\LSU|Data_memory|st_data0[4]~8_combout  & (!\ALU|Mux31~8_combout  & !\ALU|Mux30~6_combout ))) # (!\ALU_Control|Decoder0~0_combout )

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\ALU_Control|Decoder0~0_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~9 .lut_mask = 16'h333B;
defparam \LSU|Data_memory|st_data0[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data0[1]~14 (
// Equation(s):
// \LSU|Data_memory|st_data0[1]~14_combout  = (\LSU|comb~0_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & ((!\register_file|Mux63~6_combout ))) # (!\LSU|Data_memory|st_data0[4]~9_combout  & (!\LSU|Data_memory|st_data0[4]~8_combout ))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[1]~14 .lut_mask = 16'h3500;
defparam \LSU|Data_memory|st_data0[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data0[6]~38 (
// Equation(s):
// \LSU|Data_memory|st_data0[6]~38_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & ((\register_file|Mux57~2_combout ))) # (!\LSU|Data_memory|st_data0[4]~9_combout  & (\LSU|Data_memory|st_data0[6]~37_combout 
// ))))

	.dataa(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datab(\LSU|Data_memory|st_data0[6]~37_combout ),
	.datac(\register_file|Mux57~2_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[6]~38 .lut_mask = 16'hE400;
defparam \LSU|Data_memory|st_data0[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data0[7]~39 (
// Equation(s):
// \LSU|Data_memory|st_data0[7]~39_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux30~6_combout  & (\register_file|Mux48~2_combout  & \ALU|Mux31~8_combout )) # (!\ALU|Mux30~6_combout  & ((!\ALU|Mux31~8_combout )))))

	.dataa(\register_file|Mux48~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[7]~39 .lut_mask = 16'h2003;
defparam \LSU|Data_memory|st_data0[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux0~3 (
// Equation(s):
// \LSU|Data_memory|Mux0~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux32~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux56~2_combout )))))

	.dataa(\register_file|Mux32~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux56~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux0~3 .lut_mask = 16'h2230;
defparam \LSU|Data_memory|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux0~2 (
// Equation(s):
// \LSU|Data_memory|Mux0~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux48~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux40~2_combout )))))

	.dataa(\register_file|Mux48~2_combout ),
	.datab(\register_file|Mux40~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux0~2 .lut_mask = 16'h0A0C;
defparam \LSU|Data_memory|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data0[7]~40 (
// Equation(s):
// \LSU|Data_memory|st_data0[7]~40_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Data_memory|Mux0~2_combout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux0~3_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\ALU|Mux30~6_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Data_memory|Mux0~3_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|Mux0~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[7]~40 .lut_mask = 16'hF858;
defparam \LSU|Data_memory|st_data0[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data0[7]~41 (
// Equation(s):
// \LSU|Data_memory|st_data0[7]~41_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[7]~40_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[7]~39_combout  & ((\register_file|Mux56~2_combout ) # 
// (\LSU|Data_memory|st_data0[7]~40_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\register_file|Mux56~2_combout ),
	.datac(\LSU|Data_memory|st_data0[7]~39_combout ),
	.datad(\LSU|Data_memory|st_data0[7]~40_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[7]~41 .lut_mask = 16'hFA40;
defparam \LSU|Data_memory|st_data0[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data0[7]~42 (
// Equation(s):
// \LSU|Data_memory|st_data0[7]~42_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux56~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[7]~41_combout 
// )))))

	.dataa(\register_file|Mux56~2_combout ),
	.datab(\LSU|Data_memory|st_data0[7]~41_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[7]~42 .lut_mask = 16'hAC00;
defparam \LSU|Data_memory|st_data0[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux107~1 (
// Equation(s):
// \LSU|Data_memory|Mux107~1_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux107~1 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \LSU|Data_memory|Mux107~2 (
// Equation(s):
// \LSU|Data_memory|Mux107~2_combout  = (\ALU|Mux31~8_combout  & (\LSU|Data_memory|Mux107~0_combout )) # (!\ALU|Mux31~8_combout  & ((\LSU|Data_memory|Mux107~1_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|Data_memory|Mux107~0_combout ),
	.datad(\LSU|Data_memory|Mux107~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux107~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux107~2 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \LSU|ld_data[13]~169 (
// Equation(s):
// \LSU|ld_data[13]~169_combout  = (!\ALU|Mux26~7_combout  & (!\ALU|Mux27~8_combout  & ((!\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~169_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~169 .lut_mask = 16'h0013;
defparam \LSU|ld_data[13]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \register_file|Mux50~3 (
// Equation(s):
// \register_file|Mux50~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux50~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux50~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux50~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \LSU|ld_data[9]~105 (
// Equation(s):
// \LSU|ld_data[9]~105_combout  = (!\ALU|Mux27~8_combout  & (!\ALU|Mux26~7_combout  & \LSU|output_periph_en~combout ))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\ALU|Mux26~7_combout ),
	.datac(vcc),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~105 .lut_mask = 16'h1100;
defparam \LSU|ld_data[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[16]~4 (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[16]~4_combout  = (\Instruction_Memory|Mux23~0_combout  & (\LSU|ld_data[9]~105_combout  & ((\Instruction_Memory|Mux10~0_combout ) # (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|ld_data[9]~105_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[16]~4 .lut_mask = 16'h8880;
defparam \LSU|Output_Periph|LED|o_io_ledr[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N25
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux50~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [13]));

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \register_file|Mux56~3 (
// Equation(s):
// \register_file|Mux56~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux56~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux56~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux56~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledg[0]~0 (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledg[0]~0_combout  = (\LSU|output_periph_en~combout  & (\Instruction_Memory|Mux23~0_combout  & (\ALU|Mux27~8_combout  & !\ALU|Mux26~7_combout )))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledg[0]~0 .lut_mask = 16'h0080;
defparam \LSU|Output_Periph|LED|o_io_ledg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux56~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [7]));

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \LSU|Output_Periph|comb~4 (
// Equation(s):
// \LSU|Output_Periph|comb~4_combout  = (\ALU|Mux27~8_combout  & (\Instruction_Memory|Mux23~0_combout  & (\LSU|output_periph_en~combout  & \ALU|Mux26~7_combout )))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|comb~4 .lut_mask = 16'h8000;
defparam \LSU|Output_Periph|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N1
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux56~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [7]));

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \LSU|Output_Periph|Mux65~0 (
// Equation(s):
// \LSU|Output_Periph|Mux65~0_combout  = (\LSU|Data_memory|st_data0[4]~8_combout  & ((\ALU|Mux26~7_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [7]))) # (!\ALU|Mux26~7_combout  & (\LSU|Output_Periph|LED|o_io_ledg [7]))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|LED|o_io_ledg [7]),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux65~0 .lut_mask = 16'hA088;
defparam \LSU|Output_Periph|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \LSU|ld_data[13]~179 (
// Equation(s):
// \LSU|ld_data[13]~179_combout  = (\ALU|Mux26~7_combout ) # (\ALU|Mux27~8_combout )

	.dataa(vcc),
	.datab(\ALU|Mux26~7_combout ),
	.datac(vcc),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~179_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~179 .lut_mask = 16'hFFCC;
defparam \LSU|ld_data[13]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s0[1]~0 (
// Equation(s):
// \ALU|shifter|bsl|s0[1]~0_combout  = (\MUX_operand_b|Out[0]~20_combout  & (((\register_file|Mux31~0_combout )))) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux31~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux30~0_combout ))))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\register_file|Mux31~0_combout ),
	.datac(\MUX_operand_b|Out[0]~20_combout ),
	.datad(\MUX_operand_b|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s0[1]~0 .lut_mask = 16'hCCCA;
defparam \ALU|shifter|bsl|s0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s3[1]~9 (
// Equation(s):
// \ALU|shifter|bsl|s3[1]~9_combout  = (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s0[1]~0_combout  & (!\MUX_operand_b|Out[1]~58_combout  & !\MUX_operand_b|Out[3]~27_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\ALU|shifter|bsl|s0[1]~0_combout ),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[1]~9 .lut_mask = 16'h0004;
defparam \ALU|shifter|bsl|s3[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s1[26]~28 (
// Equation(s):
// \ALU|shifter|bsr|s1[26]~28_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux3~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux5~0_combout )))

	.dataa(\register_file|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(vcc),
	.datad(\register_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[26]~28 .lut_mask = 16'hBB88;
defparam \ALU|shifter|bsr|s1[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s1[25]~29 (
// Equation(s):
// \ALU|shifter|bsr|s1[25]~29_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[26]~28_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[25]~10_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[26]~28_combout ),
	.datac(\ALU|shifter|bsr|s1[25]~10_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[25]~29 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s0[31]~3 (
// Equation(s):
// \ALU|shifter|bsr|s0[31]~3_combout  = (!\ALU_Control|Mux3~0_combout  & ((\MUX_operand_b|Out[0]~17_combout ) # ((\MUX_operand_b|Out[4]~19_combout  & \MUX_operand_b|Out[0]~18_combout ))))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\MUX_operand_b|Out[0]~18_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s0[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s0[31]~3 .lut_mask = 16'h3230;
defparam \ALU|shifter|bsr|s0[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \ALU|shifter|bsr|s1[29]~26 (
// Equation(s):
// \ALU|shifter|bsr|s1[29]~26_combout  = (!\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux1~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux2~0_combout ))))

	.dataa(\register_file|Mux2~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\register_file|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[29]~26 .lut_mask = 16'h3202;
defparam \ALU|shifter|bsr|s1[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s1[29]~27 (
// Equation(s):
// \ALU|shifter|bsr|s1[29]~27_combout  = (\ALU|shifter|bsr|s1[29]~26_combout ) # ((\register_file|Mux0~0_combout  & (\MUX_operand_b|Out[1]~58_combout  & !\ALU|shifter|bsr|s0[31]~3_combout )))

	.dataa(\register_file|Mux0~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\ALU|shifter|bsr|s0[31]~3_combout ),
	.datad(\ALU|shifter|bsr|s1[29]~26_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[29]~27 .lut_mask = 16'hFF08;
defparam \ALU|shifter|bsr|s1[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s3[25]~18 (
// Equation(s):
// \ALU|shifter|bsr|s3[25]~18_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[29]~27_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[25]~29_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[25]~29_combout ),
	.datad(\ALU|shifter|bsr|s1[29]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[25]~18 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s3[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s3[17]~19 (
// Equation(s):
// \ALU|shifter|bsr|s3[17]~19_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s3[25]~18_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[17]~3_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s3[25]~18_combout ),
	.datad(\ALU|shifter|bsr|s2[17]~3_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[17]~19 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s3[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s3[1]~16 (
// Equation(s):
// \ALU|shifter|bsr|s3[1]~16_combout  = (!\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux29~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux30~0_combout ))))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux29~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[1]~16 .lut_mask = 16'h3022;
defparam \ALU|shifter|bsr|s3[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \ALU|shifter|bsr|s1[5]~24 (
// Equation(s):
// \ALU|shifter|bsr|s1[5]~24_combout  = (\MUX_operand_b|Out[0]~20_combout  & (((\register_file|Mux23~0_combout )))) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux23~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux24~0_combout ))))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(\MUX_operand_b|Out[0]~20_combout ),
	.datad(\MUX_operand_b|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[5]~24 .lut_mask = 16'hCCCA;
defparam \ALU|shifter|bsr|s1[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s1[5]~23 (
// Equation(s):
// \ALU|shifter|bsr|s1[5]~23_combout  = (!\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux25~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux26~0_combout ))))

	.dataa(\register_file|Mux26~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux25~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[5]~23 .lut_mask = 16'h3022;
defparam \ALU|shifter|bsr|s1[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s1[5]~25 (
// Equation(s):
// \ALU|shifter|bsr|s1[5]~25_combout  = (\ALU|shifter|bsr|s1[5]~23_combout ) # ((\MUX_operand_b|Out[1]~58_combout  & \ALU|shifter|bsr|s1[5]~24_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\ALU|shifter|bsr|s1[5]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[5]~23_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[5]~25 .lut_mask = 16'hFFC0;
defparam \ALU|shifter|bsr|s1[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s3[1]~17 (
// Equation(s):
// \ALU|shifter|bsr|s3[1]~17_combout  = (\MUX_operand_b|Out[2]~24_combout  & (((\ALU|shifter|bsr|s1[5]~25_combout )))) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s3[1]~15_combout ) # ((\ALU|shifter|bsr|s3[1]~16_combout ))))

	.dataa(\ALU|shifter|bsr|s3[1]~15_combout ),
	.datab(\ALU|shifter|bsr|s3[1]~16_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[5]~25_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[1]~17 .lut_mask = 16'hFE0E;
defparam \ALU|shifter|bsr|s3[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[13]~0 (
// Equation(s):
// \ALU|shifter|bsr|s1[13]~0_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux16~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux18~0_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux16~0_combout ),
	.datad(\register_file|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[13]~0 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s1[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s1[13]~19 (
// Equation(s):
// \ALU|shifter|bsr|s1[13]~19_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux15~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux17~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux15~0_combout ),
	.datad(\register_file|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[13]~19 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s1[13]~20 (
// Equation(s):
// \ALU|shifter|bsr|s1[13]~20_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[13]~19_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[13]~0_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsr|s1[13]~0_combout ),
	.datad(\ALU|shifter|bsr|s1[13]~19_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[13]~20 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s1[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s1[10]~21 (
// Equation(s):
// \ALU|shifter|bsr|s1[10]~21_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux19~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux21~0_combout ))

	.dataa(\register_file|Mux21~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(vcc),
	.datad(\register_file|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[10]~21 .lut_mask = 16'hEE22;
defparam \ALU|shifter|bsr|s1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[9]~22 (
// Equation(s):
// \ALU|shifter|bsr|s1[9]~22_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[10]~21_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[9]~3_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsr|s1[9]~3_combout ),
	.datad(\ALU|shifter|bsr|s1[10]~21_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[9]~22 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s2[9]~2 (
// Equation(s):
// \ALU|shifter|bsr|s2[9]~2_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[13]~20_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[9]~22_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[13]~20_combout ),
	.datad(\ALU|shifter|bsr|s1[9]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[9]~2 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s2[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \ALU|Mux30~0 (
// Equation(s):
// \ALU|Mux30~0_combout  = (!\ALU|Mux12~0_combout  & ((\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[9]~2_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s3[1]~17_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s3[1]~17_combout ),
	.datad(\ALU|shifter|bsr|s2[9]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~0 .lut_mask = 16'h5410;
defparam \ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \ALU|Mux30~1 (
// Equation(s):
// \ALU|Mux30~1_combout  = (!\ALU_Control|Mux2~0_combout  & ((\ALU|Mux30~0_combout ) # ((\ALU|Mux12~0_combout  & \ALU|shifter|bsr|s3[17]~19_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|shifter|bsr|s3[17]~19_combout ),
	.datad(\ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~1 .lut_mask = 16'h3320;
defparam \ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \ALU|Mux30~2 (
// Equation(s):
// \ALU|Mux30~2_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux30~1_combout ) # ((\ALU|Mux12~1_combout  & \ALU|shifter|bsl|s3[1]~9_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s3[1]~9_combout ),
	.datad(\ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~2 .lut_mask = 16'hAA80;
defparam \ALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~0_combout  = (!\ALU|Mux30~2_combout  & (\ALU|Mux29~3_combout  & ((!\ALU|Mux30~5_combout ) # (!\ALU_Control|Operation[3]~0_combout ))))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux30~5_combout ),
	.datac(\ALU|Mux30~2_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~0 .lut_mask = 16'h0700;
defparam \LSU|Output_Periph|HEX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \LSU|ld_data[9]~108 (
// Equation(s):
// \LSU|ld_data[9]~108_combout  = (\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout ) # (\ALU|Mux31~8_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~108 .lut_mask = 16'hF0C0;
defparam \LSU|ld_data[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[9]~109 (
// Equation(s):
// \LSU|ld_data[9]~109_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & ((\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )) # (!\LSU|ld_data[9]~108_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datad(\LSU|ld_data[9]~108_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~109 .lut_mask = 16'h60F0;
defparam \LSU|ld_data[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \register_file|Mux34~3 (
// Equation(s):
// \register_file|Mux34~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux34~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux34~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux34~3 .lut_mask = 16'h3300;
defparam \register_file|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[6][0]~26 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & (\ALU|Mux31~8_combout  & !\ALU|Mux29~3_combout )) # (!\ALU|Mux30~6_combout  & (!\ALU|Mux31~8_combout  & \ALU|Mux29~3_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~26 .lut_mask = 16'h0280;
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~8 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~8_combout  = (!\Instruction_Memory|Mux11~0_combout  & !\Instruction_Memory|Mux10~0_combout )

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~8 .lut_mask = 16'h0055;
defparam \LSU|Data_memory|st_data0[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~4 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~4_combout  = (\ALU|Mux31~8_combout  & (\ALU|Mux30~6_combout  & !\ALU|Mux29~3_combout ))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~4 .lut_mask = 16'h00A0;
defparam \LSU|Output_Periph|HEX|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~6 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~6_combout  = (\ALU|Mux31~8_combout  & \LSU|Output_Periph|HEX|Decoder0~0_combout )

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~6 .lut_mask = 16'hCC00;
defparam \LSU|Output_Periph|HEX|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[6][0]~27 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\LSU|Output_Periph|HEX|Decoder0~4_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (!\LSU|Data_memory|st_data0[4]~8_combout  & 
// ((\LSU|Output_Periph|HEX|Decoder0~6_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~4_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~27 .lut_mask = 16'hB1A0;
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector8~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector8~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & 
// (\register_file|Mux50~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & ((\register_file|Mux58~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.datac(\register_file|Mux50~3_combout ),
	.datad(\register_file|Mux58~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector8~0 .lut_mask = 16'hD9C8;
defparam \LSU|Output_Periph|HEX|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector8~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector8~1_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\LSU|Output_Periph|HEX|Selector8~0_combout  & ((\register_file|Mux34~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector8~0_combout  & 
// (\register_file|Mux42~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\LSU|Output_Periph|HEX|Selector8~0_combout ))))

	.dataa(\register_file|Mux42~3_combout ),
	.datab(\register_file|Mux34~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector8~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector8~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \ALU_Control|Decoder0~2 (
// Equation(s):
// \ALU_Control|Decoder0~2_combout  = (!\Instruction_Memory|Mux10~0_combout  & \Instruction_Memory|Mux11~0_combout )

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Control|Decoder0~2 .lut_mask = 16'h3300;
defparam \ALU_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[6][0]~28 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[6][0]~28_combout  = (\ALU|Mux30~6_combout  & (\ALU|Mux31~8_combout  & (!\ALU_Control|Decoder0~2_combout  & !\ALU|Mux29~3_combout ))) # (!\ALU|Mux30~6_combout  & (\ALU|Mux29~3_combout  & ((\ALU|Mux31~8_combout ) # 
// (!\ALU_Control|Decoder0~2_combout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU_Control|Decoder0~2_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[6][0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~28 .lut_mask = 16'h2308;
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~7 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~7_combout  = (!\ALU|Mux31~8_combout  & (\ALU|Mux29~3_combout  & \ALU|Mux30~6_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~7 .lut_mask = 16'h3000;
defparam \LSU|Output_Periph|HEX|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneii_lcell_comb \LSU|Output_Periph|comb~3 (
// Equation(s):
// \LSU|Output_Periph|comb~3_combout  = (\LSU|output_periph_en~combout  & (\ALU|Mux26~7_combout  & (\Instruction_Memory|Mux23~0_combout  & !\ALU|Mux27~8_combout )))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|comb~3 .lut_mask = 16'h0080;
defparam \LSU|Output_Periph|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[6][0]~29 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[6][0]~29_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~7_combout ) # ((!\LSU|Data_memory|st_data0[4]~8_combout  & \LSU|Output_Periph|HEX|hex_io[6][0]~28_combout ))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~28_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~7_combout ),
	.datad(\LSU|Output_Periph|comb~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~29 .lut_mask = 16'hF400;
defparam \LSU|Output_Periph|HEX|hex_io[6][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ));

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[13]~188 (
// Equation(s):
// \LSU|ld_data[13]~188_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~regout  & (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~regout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~188_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~188 .lut_mask = 16'h0208;
defparam \LSU|ld_data[13]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[4][2]~18 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\ALU|Mux29~3_combout  & (\ALU|Mux30~6_combout  $ (\ALU|Mux31~8_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[4][2]~18 .lut_mask = 16'h0208;
defparam \LSU|Output_Periph|HEX|hex_io[4][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~1_combout  = (\ALU|Mux31~8_combout  & (!\ALU|Mux30~6_combout  & !\ALU|Mux29~3_combout ))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~1 .lut_mask = 16'h000A;
defparam \LSU|Output_Periph|HEX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[4][2]~19 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (((\LSU|Output_Periph|HEX|Decoder0~1_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (\LSU|Output_Periph|HEX|Decoder0~4_combout  & 
// (!\LSU|Data_memory|st_data0[4]~8_combout )))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~4_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[4][2]~19 .lut_mask = 16'hF202;
defparam \LSU|Output_Periph|HEX|hex_io[4][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector22~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector22~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ) # (\register_file|Mux50~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & 
// (\register_file|Mux58~3_combout  & (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout )))

	.dataa(\register_file|Mux58~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datad(\register_file|Mux50~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector22~0 .lut_mask = 16'hCEC2;
defparam \LSU|Output_Periph|HEX|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector22~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector22~1_combout  = (\LSU|Output_Periph|HEX|Selector22~0_combout  & (((\register_file|Mux34~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout )))) # (!\LSU|Output_Periph|HEX|Selector22~0_combout  & 
// (\register_file|Mux42~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ))))

	.dataa(\register_file|Mux42~3_combout ),
	.datab(\register_file|Mux34~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector22~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector22~1 .lut_mask = 16'hCAF0;
defparam \LSU|Output_Periph|HEX|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~5 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~5_combout  = (!\ALU|Mux31~8_combout  & \LSU|Output_Periph|HEX|Decoder0~0_combout )

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~5 .lut_mask = 16'h3300;
defparam \LSU|Output_Periph|HEX|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[4][0]~21 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[4][0]~21_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~5_combout ) # ((\LSU|Output_Periph|HEX|hex_io[4][0]~20_combout  & !\LSU|Data_memory|st_data0[4]~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][0]~20_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~5_combout ),
	.datad(\LSU|Output_Periph|comb~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[4][0]~21 .lut_mask = 16'hF200;
defparam \LSU|Output_Periph|HEX|hex_io[4][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N9
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector22~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][5]~regout ));

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \LSU|ld_data[9]~129 (
// Equation(s):
// \LSU|ld_data[9]~129_combout  = (\ALU|Mux30~6_combout  & ((\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )) # (!\ALU|Mux31~8_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~129_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~129 .lut_mask = 16'h48CC;
defparam \LSU|ld_data[9]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][0]~10 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  = (!\ALU|Mux29~3_combout  & (!\LSU|Data_memory|st_data0[4]~8_combout  & (\ALU|Mux31~8_combout  & !\ALU|Mux30~6_combout )))

	.dataa(\ALU|Mux29~3_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~10 .lut_mask = 16'h0010;
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][5]~5 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][5]~5_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux50~2_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux58~2_combout ))

	.dataa(\register_file|Mux58~2_combout ),
	.datab(\register_file|Mux50~2_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][5]~5 .lut_mask = 16'hCCAA;
defparam \LSU|Output_Periph|HEX|hex_io[2][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][0]~11 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][0]~11_combout  = (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux10~0_combout  & (!\ALU|Mux29~3_combout  & !\ALU|Mux30~6_combout )))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~11 .lut_mask = 16'h0004;
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~2 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~2_combout  = (!\ALU|Mux29~3_combout  & (\ALU|Mux30~6_combout  & !\ALU|Mux31~8_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~2 .lut_mask = 16'h0030;
defparam \LSU|Output_Periph|HEX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][0]~12 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][0]~12_combout  = (!\ALU|Mux30~6_combout  & (!\ALU|Mux29~3_combout  & ((\ALU|Mux31~8_combout ) # (!\ALU_Control|Decoder0~2_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\ALU_Control|Decoder0~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~12 .lut_mask = 16'h0051;
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][0]~13 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][0]~13_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~2_combout ) # ((!\LSU|Data_memory|st_data0[4]~8_combout  & \LSU|Output_Periph|HEX|hex_io[2][0]~12_combout ))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~2_combout ),
	.datac(\LSU|Output_Periph|comb~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~13 .lut_mask = 16'hD0C0;
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][5]~5_combout ),
	.sdata(\register_file|Mux42~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][5]~regout ));

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \LSU|ld_data[13]~190 (
// Equation(s):
// \LSU|ld_data[13]~190_combout  = (\ALU|Mux31~8_combout  & (((\LSU|Output_Periph|HEX|hex_io[2][5]~regout ) # (\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & (\LSU|Output_Periph|HEX|hex_io[1][5]~regout  & ((!\ALU|Mux30~6_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][5]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][5]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~190_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~190 .lut_mask = 16'hF0CA;
defparam \LSU|ld_data[13]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \LSU|ld_data[13]~191 (
// Equation(s):
// \LSU|ld_data[13]~191_combout  = (\LSU|ld_data[13]~190_combout  & (!\ALU|Mux30~6_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))) # (!\LSU|ld_data[13]~190_combout  & (((\ALU|Mux30~6_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|ld_data[13]~190_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~191_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~191 .lut_mask = 16'h0F60;
defparam \LSU|ld_data[13]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[13]~192 (
// Equation(s):
// \LSU|ld_data[13]~192_combout  = (\LSU|ld_data[9]~129_combout  & ((\LSU|ld_data[13]~191_combout  & (\LSU|ld_data[13]~189_combout )) # (!\LSU|ld_data[13]~191_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][5]~regout ))))) # (!\LSU|ld_data[9]~129_combout  & 
// (((\LSU|ld_data[13]~191_combout ))))

	.dataa(\LSU|ld_data[13]~189_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][5]~regout ),
	.datac(\LSU|ld_data[9]~129_combout ),
	.datad(\LSU|ld_data[13]~191_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~192_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~192 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[13]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \LSU|ld_data[13]~193 (
// Equation(s):
// \LSU|ld_data[13]~193_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (((!\LSU|ld_data[9]~108_combout )))) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & ((\LSU|ld_data[9]~108_combout  & (\LSU|ld_data[13]~188_combout )) # 
// (!\LSU|ld_data[9]~108_combout  & ((\LSU|ld_data[13]~192_combout )))))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datab(\LSU|ld_data[13]~188_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[13]~192_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~193_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~193 .lut_mask = 16'h4F4A;
defparam \LSU|ld_data[13]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \LSU|ld_data[13]~194 (
// Equation(s):
// \LSU|ld_data[13]~194_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[13]~193_combout  & (\LSU|ld_data[13]~187_combout )) # (!\LSU|ld_data[13]~193_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][5]~regout ))))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[13]~193_combout ))))

	.dataa(\LSU|ld_data[13]~187_combout ),
	.datab(\LSU|ld_data[9]~109_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ),
	.datad(\LSU|ld_data[13]~193_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~194_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~194 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[13]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \LSU|ld_data[13]~195 (
// Equation(s):
// \LSU|ld_data[13]~195_combout  = (!\ALU|Mux28~2_combout  & \LSU|ld_data[13]~194_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\LSU|ld_data[13]~194_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~195_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~195 .lut_mask = 16'h0F00;
defparam \LSU|ld_data[13]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \LSU|ld_data[13]~196 (
// Equation(s):
// \LSU|ld_data[13]~196_combout  = (\LSU|ld_data[13]~180_combout  & ((\LSU|Output_Periph|Mux65~0_combout ) # ((!\LSU|ld_data[13]~179_combout )))) # (!\LSU|ld_data[13]~180_combout  & (((\LSU|ld_data[13]~179_combout  & \LSU|ld_data[13]~195_combout ))))

	.dataa(\LSU|ld_data[13]~180_combout ),
	.datab(\LSU|Output_Periph|Mux65~0_combout ),
	.datac(\LSU|ld_data[13]~179_combout ),
	.datad(\LSU|ld_data[13]~195_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~196_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~196 .lut_mask = 16'hDA8A;
defparam \LSU|ld_data[13]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \LSU|ld_data[13]~197 (
// Equation(s):
// \LSU|ld_data[13]~197_combout  = (\LSU|ld_data[13]~169_combout  & ((\LSU|ld_data[13]~196_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [13]))) # (!\LSU|ld_data[13]~196_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7])))) # (!\LSU|ld_data[13]~169_combout  & 
// (((\LSU|ld_data[13]~196_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datab(\LSU|ld_data[13]~169_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [13]),
	.datad(\LSU|ld_data[13]~196_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~197_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~197 .lut_mask = 16'hF388;
defparam \LSU|ld_data[13]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \LSU|ld_data[9]~121 (
// Equation(s):
// \LSU|ld_data[9]~121_combout  = (\LSU|ld_data[9]~104_combout  & (\ALU|Mux31~8_combout )) # (!\LSU|ld_data[9]~104_combout  & ((\LSU|data_memory_en~combout )))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(vcc),
	.datac(\LSU|data_memory_en~combout ),
	.datad(\LSU|ld_data[9]~104_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~121_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~121 .lut_mask = 16'hAAF0;
defparam \LSU|ld_data[9]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \LSU|ld_data[9]~122 (
// Equation(s):
// \LSU|ld_data[9]~122_combout  = (!\LSU|ld_data[9]~104_combout  & (((!\Instruction_Memory|Mux10~0_combout  & !\LSU|comb~0_combout )) # (!\LSU|ld_data[9]~121_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|ld_data[9]~104_combout ),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|ld_data[9]~121_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~122_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~122 .lut_mask = 16'h0133;
defparam \LSU|ld_data[9]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \LSU|ld_data[13]~198 (
// Equation(s):
// \LSU|ld_data[13]~198_combout  = (\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout  & ((\LSU|ld_data[9]~122_combout )))) # (!\LSU|ld_data[9]~121_combout  & (((\LSU|ld_data[13]~197_combout ) # (!\LSU|ld_data[9]~122_combout ))))

	.dataa(\LSU|ld_data[9]~121_combout ),
	.datab(\LSU|Data_memory|Mux107~2_combout ),
	.datac(\LSU|ld_data[13]~197_combout ),
	.datad(\LSU|ld_data[9]~122_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~198_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~198 .lut_mask = 16'hD855;
defparam \LSU|ld_data[13]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \LSU|ld_data[13]~199 (
// Equation(s):
// \LSU|ld_data[13]~199_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[13]~198_combout  & ((\LSU|Data_memory|Mux133~0_combout ))) # (!\LSU|ld_data[13]~198_combout  & (\LSU|Data_memory|Mux133~2_combout )))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[13]~198_combout ))))

	.dataa(\LSU|Data_memory|Mux133~2_combout ),
	.datab(\LSU|ld_data[9]~104_combout ),
	.datac(\LSU|Data_memory|Mux133~0_combout ),
	.datad(\LSU|ld_data[13]~198_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~199_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~199 .lut_mask = 16'hF388;
defparam \LSU|ld_data[13]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \LSU|ld_data[13]~201 (
// Equation(s):
// \LSU|ld_data[13]~201_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~348_combout  & ((\LSU|ld_data[13]~199_combout ))) # (!\LSU|ld_data[9]~348_combout  & (\LSU|ld_data[13]~200_combout ))))

	.dataa(\LSU|ld_data[13]~200_combout ),
	.datab(\LSU|ld_data[9]~348_combout ),
	.datac(\LSU|ld_data[13]~199_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~201_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~201 .lut_mask = 16'h00E2;
defparam \LSU|ld_data[13]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \WB_MUX|Mux18~1 (
// Equation(s):
// \WB_MUX|Mux18~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux18~0_combout  & (\MUX_operand_b|Out[13]~31_combout )) # (!\WB_MUX|Mux18~0_combout  & ((\LSU|ld_data[13]~201_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux18~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[13]~31_combout ),
	.datac(\WB_MUX|Mux18~0_combout ),
	.datad(\LSU|ld_data[13]~201_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux18~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \register_file|regs~24 (
// Equation(s):
// \register_file|regs~24_combout  = (\WB_MUX|Mux18~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux18~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~24_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~24 .lut_mask = 16'hBF00;
defparam \register_file|regs~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \register_file|regs[25][13] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][13]~regout ));

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \register_file|Mux18~0 (
// Equation(s):
// \register_file|Mux18~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][13]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][13]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][13]~regout ),
	.datab(\register_file|regs[25][13]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux18~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \ALU|Adder|B_checked[12] (
// Equation(s):
// \ALU|Adder|B_checked [12] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux51~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux51~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [12]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[12] .lut_mask = 16'hFAAA;
defparam \ALU|Adder|B_checked[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \ALU|Adder|B_checked[13] (
// Equation(s):
// \ALU|Adder|B_checked [13] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux50~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux50~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [13]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[13] .lut_mask = 16'hFAAA;
defparam \ALU|Adder|B_checked[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \ALU|Adder|CLA0|g~0 (
// Equation(s):
// \ALU|Adder|CLA0|g~0_combout  = (\register_file|Mux18~0_combout  & ((\ALU|Adder|B_checked [13]) # ((\register_file|Mux19~0_combout  & \ALU|Adder|B_checked [12])))) # (!\register_file|Mux18~0_combout  & (\register_file|Mux19~0_combout  & 
// (\ALU|Adder|B_checked [12] & \ALU|Adder|B_checked [13])))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|B_checked [13]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~0 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA0|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \ALU|Adder|CLA0|g~4 (
// Equation(s):
// \ALU|Adder|CLA0|g~4_combout  = (\ALU|Adder|CLA0|g~0_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout  & \ALU|Adder|CLA0|g~3_combout ))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|CLA0|g~3_combout ),
	.datad(\ALU|Adder|CLA0|g~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~4 .lut_mask = 16'hFFA0;
defparam \ALU|Adder|CLA0|g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|C~6 (
// Equation(s):
// \ALU|Adder|CLA0|C~6_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout  & \ALU|Adder|CLA0|C~5_combout )))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1_combout ),
	.datab(\ALU|Adder|CLA0|C~5_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|C~6 .lut_mask = 16'hFFF8;
defparam \ALU|Adder|CLA0|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|g~5 (
// Equation(s):
// \ALU|Adder|CLA0|g~5_combout  = (\ALU|Adder|C~0_combout  & ((\register_file|Mux19~0_combout ) # ((\ALU|Adder|B_checked [12])))) # (!\ALU|Adder|C~0_combout  & (\ALU|Adder|CLA0|C~6_combout  & ((\register_file|Mux19~0_combout ) # (\ALU|Adder|B_checked 
// [12]))))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\register_file|Mux19~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|CLA0|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~5 .lut_mask = 16'hFCA8;
defparam \ALU|Adder|CLA0|g~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \ALU|Adder|CLA0|g~6 (
// Equation(s):
// \ALU|Adder|CLA0|g~6_combout  = (\ALU|Adder|CLA0|g~5_combout  & ((\register_file|Mux18~0_combout ) # (\ALU|Adder|B_checked [13])))

	.dataa(\register_file|Mux18~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|B_checked [13]),
	.datad(\ALU|Adder|CLA0|g~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~6 .lut_mask = 16'hFA00;
defparam \ALU|Adder|CLA0|g~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \ALU|Adder|CLA0|g~7 (
// Equation(s):
// \ALU|Adder|CLA0|g~7_combout  = (\ALU|Adder|B_checked [14] & ((\register_file|Mux17~0_combout ) # ((\ALU|Adder|CLA0|g~4_combout ) # (\ALU|Adder|CLA0|g~6_combout )))) # (!\ALU|Adder|B_checked [14] & (\register_file|Mux17~0_combout  & 
// ((\ALU|Adder|CLA0|g~4_combout ) # (\ALU|Adder|CLA0|g~6_combout ))))

	.dataa(\ALU|Adder|B_checked [14]),
	.datab(\register_file|Mux17~0_combout ),
	.datac(\ALU|Adder|CLA0|g~4_combout ),
	.datad(\ALU|Adder|CLA0|g~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~7 .lut_mask = 16'hEEE8;
defparam \ALU|Adder|CLA0|g~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|g~8 (
// Equation(s):
// \ALU|Adder|CLA0|g~8_combout  = (\ALU|Adder|B_checked [15] & ((\register_file|Mux16~0_combout ) # (\ALU|Adder|CLA0|g~7_combout ))) # (!\ALU|Adder|B_checked [15] & (\register_file|Mux16~0_combout  & \ALU|Adder|CLA0|g~7_combout ))

	.dataa(vcc),
	.datab(\ALU|Adder|B_checked [15]),
	.datac(\register_file|Mux16~0_combout ),
	.datad(\ALU|Adder|CLA0|g~7_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|g~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|g~8 .lut_mask = 16'hFCC0;
defparam \ALU|Adder|CLA0|g~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \ALU|Adder|B_checked[16] (
// Equation(s):
// \ALU|Adder|B_checked [16] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux47~2_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\register_file|Mux47~2_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [16]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[16] .lut_mask = 16'hFFC0;
defparam \ALU|Adder|B_checked[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [0] = \register_file|Mux15~0_combout  $ (\ALU|Adder|B_checked [16] $ (((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|g~8_combout ))))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\register_file|Mux15~0_combout ),
	.datac(\ALU|Adder|CLA0|g~8_combout ),
	.datad(\ALU|Adder|B_checked [16]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[0] .lut_mask = 16'hC936;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \ALU|Mux15~4 (
// Equation(s):
// \ALU|Mux15~4_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [0]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [0]),
	.cin(gnd),
	.combout(\ALU|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~4 .lut_mask = 16'hAD0D;
defparam \ALU|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \ALU|Mux15~5 (
// Equation(s):
// \ALU|Mux15~5_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux15~4_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[16]~41_combout  & ((\register_file|Mux15~0_combout ) # (!\ALU|Mux15~4_combout ))) # (!\MUX_operand_b|Out[16]~41_combout  & 
// (\register_file|Mux15~0_combout  & !\ALU|Mux15~4_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[16]~41_combout ),
	.datac(\register_file|Mux15~0_combout ),
	.datad(\ALU|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~5 .lut_mask = 16'hEA54;
defparam \ALU|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \ALU|Mux15~6 (
// Equation(s):
// \ALU|Mux15~6_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux15~3_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux15~5_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux15~5_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux15~3_combout ),
	.datad(\ALU|Mux15~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~6 .lut_mask = 16'hECA0;
defparam \ALU|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[16]));
// synopsys translate_off
defparam \i_io_sw[16]~I .input_async_reset = "none";
defparam \i_io_sw[16]~I .input_power_up = "low";
defparam \i_io_sw[16]~I .input_register_mode = "none";
defparam \i_io_sw[16]~I .input_sync_reset = "none";
defparam \i_io_sw[16]~I .oe_async_reset = "none";
defparam \i_io_sw[16]~I .oe_power_up = "low";
defparam \i_io_sw[16]~I .oe_register_mode = "none";
defparam \i_io_sw[16]~I .oe_sync_reset = "none";
defparam \i_io_sw[16]~I .operation_mode = "input";
defparam \i_io_sw[16]~I .output_async_reset = "none";
defparam \i_io_sw[16]~I .output_power_up = "low";
defparam \i_io_sw[16]~I .output_register_mode = "none";
defparam \i_io_sw[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \LSU|Input_Periph|ld_data[16]~feeder (
// Equation(s):
// \LSU|Input_Periph|ld_data[16]~feeder_combout  = \i_io_sw~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_io_sw~combout [16]),
	.cin(gnd),
	.combout(\LSU|Input_Periph|ld_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Input_Periph|ld_data[16]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Input_Periph|ld_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Input_Periph|ld_data[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [16]));

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \LSU|ld_data~226 (
// Equation(s):
// \LSU|ld_data~226_combout  = (!\LSU|output_periph_en~combout  & ((\LSU|Mux14~0_combout ) # ((\ALU_Control|Decoder0~1_combout  & \LSU|Input_Periph|ld_data [16]))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\LSU|Input_Periph|ld_data [16]),
	.datac(\LSU|Mux14~0_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~226_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~226 .lut_mask = 16'h00F8;
defparam \LSU|ld_data~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \register_file|Mux55~3 (
// Equation(s):
// \register_file|Mux55~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux55~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux55~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux55~3 .lut_mask = 16'h3300;
defparam \register_file|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux7~0 (
// Equation(s):
// \LSU|Data_memory|Mux7~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux47~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux39~2_combout ))))

	.dataa(\register_file|Mux39~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux47~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux7~0 .lut_mask = 16'h3022;
defparam \LSU|Data_memory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux7~1 (
// Equation(s):
// \LSU|Data_memory|Mux7~1_combout  = (\ALU|Mux31~8_combout  & (\register_file|Mux63~7_combout )) # (!\ALU|Mux31~8_combout  & (((\register_file|Mux55~2_combout  & !\register_file|Mux63~6_combout ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\register_file|Mux55~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux7~1 .lut_mask = 16'hA0AC;
defparam \LSU|Data_memory|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data1[0]~3 (
// Equation(s):
// \LSU|Data_memory|st_data1[0]~3_combout  = (\LSU|Data_memory|st_data1[2]~1_combout  & ((\LSU|Data_memory|st_data1[2]~2_combout  & ((\LSU|Data_memory|Mux7~1_combout ))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux63~7_combout )))) # 
// (!\LSU|Data_memory|st_data1[2]~1_combout  & (((\LSU|Data_memory|st_data1[2]~2_combout ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\LSU|Data_memory|Mux7~1_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[0]~3 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data1[0]~4 (
// Equation(s):
// \LSU|Data_memory|st_data1[0]~4_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[0]~3_combout  & (\register_file|Mux55~3_combout )) # (!\LSU|Data_memory|st_data1[0]~3_combout  & ((\LSU|Data_memory|Mux7~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[0]~3_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datab(\register_file|Mux55~3_combout ),
	.datac(\LSU|Data_memory|Mux7~0_combout ),
	.datad(\LSU|Data_memory|st_data1[0]~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[0]~4 .lut_mask = 16'hDDA0;
defparam \LSU|Data_memory|st_data1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data1[0]~5 (
// Equation(s):
// \LSU|Data_memory|st_data1[0]~5_combout  = (\LSU|Data_memory|st_data1[0]~4_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data1[0]~4_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[0]~5 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \register_file|regs[2][25] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][25]~regout ));

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \register_file|Mux38~1 (
// Equation(s):
// \register_file|Mux38~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][25]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[2][25]~regout ),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux38~1 .lut_mask = 16'h0CF0;
defparam \register_file|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \register_file|Mux38~0 (
// Equation(s):
// \register_file|Mux38~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (\register_file|regs[25][25]~regout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux16~0_combout ),
	.datac(\register_file|regs[25][25]~regout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux38~0 .lut_mask = 16'h00C0;
defparam \register_file|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \register_file|Mux38~2 (
// Equation(s):
// \register_file|Mux38~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux38~1_combout  & ((\register_file|Mux38~0_combout ))) # (!\register_file|Mux38~1_combout  & (\register_file|regs[26][25]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux38~1_combout ))))

	.dataa(\register_file|regs[26][25]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux38~1_combout ),
	.datad(\register_file|Mux38~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux38~2 .lut_mask = 16'hF838;
defparam \register_file|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux6~0 (
// Equation(s):
// \LSU|Data_memory|Mux6~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux46~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux38~2_combout ))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux38~2_combout ),
	.datac(\register_file|Mux46~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux6~0 .lut_mask = 16'h5044;
defparam \LSU|Data_memory|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \register_file|Mux62~1 (
// Equation(s):
// \register_file|Mux62~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][1]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\Instruction_Memory|Mux31~0_combout ),
	.datab(\register_file|regs[2][1]~regout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux62~1 .lut_mask = 16'h44AA;
defparam \register_file|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
cycloneii_lcell_ff \register_file|regs[26][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][1]~regout ));

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \register_file|Mux62~2 (
// Equation(s):
// \register_file|Mux62~2_combout  = (\register_file|Mux62~1_combout  & ((\register_file|Mux62~0_combout ) # ((!\register_file|Mux63~3_combout )))) # (!\register_file|Mux62~1_combout  & (((\register_file|regs[26][1]~regout  & \register_file|Mux63~3_combout 
// ))))

	.dataa(\register_file|Mux62~0_combout ),
	.datab(\register_file|Mux62~1_combout ),
	.datac(\register_file|regs[26][1]~regout ),
	.datad(\register_file|Mux63~3_combout ),
	.cin(gnd),
	.combout(\register_file|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux62~2 .lut_mask = 16'hB8CC;
defparam \register_file|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneii_lcell_comb \register_file|Mux62~3 (
// Equation(s):
// \register_file|Mux62~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux62~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux62~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux62~3 .lut_mask = 16'h3300;
defparam \register_file|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data1[1]~6 (
// Equation(s):
// \LSU|Data_memory|st_data1[1]~6_combout  = (\LSU|Data_memory|st_data1[2]~1_combout  & ((\LSU|Data_memory|st_data1[2]~2_combout  & (\LSU|Data_memory|Mux6~1_combout )) # (!\LSU|Data_memory|st_data1[2]~2_combout  & ((\register_file|Mux62~3_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~1_combout  & (((\LSU|Data_memory|st_data1[2]~2_combout ))))

	.dataa(\LSU|Data_memory|Mux6~1_combout ),
	.datab(\register_file|Mux62~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[1]~6 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \LSU|Data_memory|st_data1[1]~7 (
// Equation(s):
// \LSU|Data_memory|st_data1[1]~7_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[1]~6_combout  & (\register_file|Mux54~3_combout )) # (!\LSU|Data_memory|st_data1[1]~6_combout  & ((\LSU|Data_memory|Mux6~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[1]~6_combout ))))

	.dataa(\register_file|Mux54~3_combout ),
	.datab(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datac(\LSU|Data_memory|Mux6~0_combout ),
	.datad(\LSU|Data_memory|st_data1[1]~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[1]~7 .lut_mask = 16'hBBC0;
defparam \LSU|Data_memory|st_data1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \LSU|Data_memory|st_data1[1]~8 (
// Equation(s):
// \LSU|Data_memory|st_data1[1]~8_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data1[1]~7_combout )

	.dataa(\LSU|comb~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data1[1]~7_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[1]~8 .lut_mask = 16'hAA00;
defparam \LSU|Data_memory|st_data1[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data1[1]~8_combout ,\LSU|Data_memory|st_data1[0]~5_combout }),
	.portbaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank1|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data3[0]~3 (
// Equation(s):
// \LSU|Data_memory|st_data3[0]~3_combout  = (\LSU|Data_memory|st_data3[7]~2_combout  & (((\LSU|Data_memory|Mux7~1_combout ) # (!\LSU|Data_memory|st_data3[7]~1_combout )))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux63~7_combout  & 
// ((\LSU|Data_memory|st_data3[7]~1_combout ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\LSU|Data_memory|Mux7~1_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~2_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[0]~3 .lut_mask = 16'hCAF0;
defparam \LSU|Data_memory|st_data3[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data3[0]~4 (
// Equation(s):
// \LSU|Data_memory|st_data3[0]~4_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[0]~3_combout  & (\register_file|Mux39~3_combout )) # (!\LSU|Data_memory|st_data3[0]~3_combout  & ((\LSU|Data_memory|Mux7~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[0]~3_combout ))))

	.dataa(\register_file|Mux39~3_combout ),
	.datab(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datac(\LSU|Data_memory|Mux7~0_combout ),
	.datad(\LSU|Data_memory|st_data3[0]~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[0]~4 .lut_mask = 16'hBBC0;
defparam \LSU|Data_memory|st_data3[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data3[0]~5 (
// Equation(s):
// \LSU|Data_memory|st_data3[0]~5_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data3[0]~4_combout )

	.dataa(\LSU|comb~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data3[0]~4_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[0]~5 .lut_mask = 16'hAA00;
defparam \LSU|Data_memory|st_data3[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data3[1]~6 (
// Equation(s):
// \LSU|Data_memory|st_data3[1]~6_combout  = (\LSU|Data_memory|st_data3[7]~1_combout  & ((\LSU|Data_memory|st_data3[7]~2_combout  & (\LSU|Data_memory|Mux6~1_combout )) # (!\LSU|Data_memory|st_data3[7]~2_combout  & ((\register_file|Mux62~3_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~1_combout  & (((\LSU|Data_memory|st_data3[7]~2_combout ))))

	.dataa(\LSU|Data_memory|Mux6~1_combout ),
	.datab(\register_file|Mux62~3_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[1]~6 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data3[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data3[1]~7 (
// Equation(s):
// \LSU|Data_memory|st_data3[1]~7_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[1]~6_combout  & (\register_file|Mux38~3_combout )) # (!\LSU|Data_memory|st_data3[1]~6_combout  & ((\LSU|Data_memory|Mux6~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[1]~6_combout ))))

	.dataa(\register_file|Mux38~3_combout ),
	.datab(\LSU|Data_memory|Mux6~0_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datad(\LSU|Data_memory|st_data3[1]~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[1]~7 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data3[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data3[1]~8 (
// Equation(s):
// \LSU|Data_memory|st_data3[1]~8_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data3[1]~7_combout )

	.dataa(\LSU|comb~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data3[1]~7_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[1]~8 .lut_mask = 16'hAA00;
defparam \LSU|Data_memory|st_data3[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data3[1]~8_combout ,\LSU|Data_memory|st_data3[0]~5_combout }),
	.portbaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank3|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux138~3 (
// Equation(s):
// \LSU|Data_memory|Mux138~3_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux138~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux138~3 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux138~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \register_file|Mux47~3 (
// Equation(s):
// \register_file|Mux47~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux47~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux47~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux47~3 .lut_mask = 16'h3300;
defparam \register_file|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data2[0]~28 (
// Equation(s):
// \LSU|Data_memory|st_data2[0]~28_combout  = (\Instruction_Memory|Mux10~0_combout  & (\Instruction_Memory|Mux11~0_combout )) # (!\Instruction_Memory|Mux10~0_combout  & (((\ALU|Mux30~6_combout  & !\ALU|Mux31~8_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[0]~28 .lut_mask = 16'h88B8;
defparam \LSU|Data_memory|st_data2[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneii_lcell_comb \LSU|Data_memory|st_data2[0]~4 (
// Equation(s):
// \LSU|Data_memory|st_data2[0]~4_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & (((\register_file|Mux47~3_combout ) # (!\LSU|Data_memory|st_data2[0]~28_combout )))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux63~7_combout  & 
// ((\LSU|Data_memory|st_data2[0]~28_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datab(\register_file|Mux63~7_combout ),
	.datac(\register_file|Mux47~3_combout ),
	.datad(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[0]~4 .lut_mask = 16'hE4AA;
defparam \LSU|Data_memory|st_data2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux7~3 (
// Equation(s):
// \LSU|Data_memory|Mux7~3_combout  = (\ALU|Mux31~8_combout  & (\register_file|Mux39~2_combout  & (!\register_file|Mux63~6_combout ))) # (!\ALU|Mux31~8_combout  & (((\register_file|Mux63~7_combout ))))

	.dataa(\register_file|Mux39~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux63~7_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux7~3 .lut_mask = 16'h22F0;
defparam \LSU|Data_memory|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux7~2 (
// Equation(s):
// \LSU|Data_memory|Mux7~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux55~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux47~2_combout ))))

	.dataa(\register_file|Mux47~2_combout ),
	.datab(\register_file|Mux55~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux7~2 .lut_mask = 16'h00CA;
defparam \LSU|Data_memory|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneii_lcell_comb \LSU|Data_memory|st_data2[0]~5 (
// Equation(s):
// \LSU|Data_memory|st_data2[0]~5_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[0]~4_combout  & (\LSU|Data_memory|Mux7~3_combout )) # (!\LSU|Data_memory|st_data2[0]~4_combout  & ((\LSU|Data_memory|Mux7~2_combout ))))) # 
// (!\ALU_Control|Decoder0~1_combout  & (\LSU|Data_memory|st_data2[0]~4_combout ))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\LSU|Data_memory|st_data2[0]~4_combout ),
	.datac(\LSU|Data_memory|Mux7~3_combout ),
	.datad(\LSU|Data_memory|Mux7~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[0]~5 .lut_mask = 16'hE6C4;
defparam \LSU|Data_memory|st_data2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneii_lcell_comb \LSU|Data_memory|st_data2[0]~6 (
// Equation(s):
// \LSU|Data_memory|st_data2[0]~6_combout  = (\LSU|Data_memory|st_data2[0]~5_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data2[0]~5_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[0]~6 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \register_file|Mux46~3 (
// Equation(s):
// \register_file|Mux46~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux46~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux46~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux46~3 .lut_mask = 16'h3300;
defparam \register_file|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data2[1]~7 (
// Equation(s):
// \LSU|Data_memory|st_data2[1]~7_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & (((\register_file|Mux46~3_combout ) # (!\LSU|Data_memory|st_data2[0]~28_combout )))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux62~3_combout  & 
// ((\LSU|Data_memory|st_data2[0]~28_combout ))))

	.dataa(\register_file|Mux62~3_combout ),
	.datab(\register_file|Mux46~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[1]~7 .lut_mask = 16'hCAF0;
defparam \LSU|Data_memory|st_data2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneii_lcell_comb \LSU|Data_memory|Mux6~3 (
// Equation(s):
// \LSU|Data_memory|Mux6~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux38~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux62~2_combout )))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux38~2_combout ),
	.datac(\register_file|Mux62~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux6~3 .lut_mask = 16'h4450;
defparam \LSU|Data_memory|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data2[1]~8 (
// Equation(s):
// \LSU|Data_memory|st_data2[1]~8_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[1]~7_combout  & ((\LSU|Data_memory|Mux6~3_combout ))) # (!\LSU|Data_memory|st_data2[1]~7_combout  & (\LSU|Data_memory|Mux6~2_combout )))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[1]~7_combout ))))

	.dataa(\LSU|Data_memory|Mux6~2_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|st_data2[1]~7_combout ),
	.datad(\LSU|Data_memory|Mux6~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[1]~8 .lut_mask = 16'hF838;
defparam \LSU|Data_memory|st_data2[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data2[1]~9 (
// Equation(s):
// \LSU|Data_memory|st_data2[1]~9_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data2[1]~8_combout )

	.dataa(vcc),
	.datab(\LSU|comb~0_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data2[1]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[1]~9 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data2[1]~9_combout ,\LSU|Data_memory|st_data2[0]~6_combout }),
	.portbaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank2|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data0[0]~10 (
// Equation(s):
// \LSU|Data_memory|st_data0[0]~10_combout  = (\ALU|Mux30~6_combout  & (((\register_file|Mux55~2_combout  & !\register_file|Mux63~6_combout )))) # (!\ALU|Mux30~6_combout  & (\register_file|Mux63~7_combout ))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\register_file|Mux55~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[0]~10 .lut_mask = 16'h0ACA;
defparam \LSU|Data_memory|st_data0[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data0[0]~11 (
// Equation(s):
// \LSU|Data_memory|st_data0[0]~11_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\ALU|Mux30~6_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[0]~10_combout  & (\ALU|Mux31~8_combout  $ (!\ALU|Mux30~6_combout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|st_data0[0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[0]~11 .lut_mask = 16'hE1C0;
defparam \LSU|Data_memory|st_data0[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data0[0]~12 (
// Equation(s):
// \LSU|Data_memory|st_data0[0]~12_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\LSU|Data_memory|st_data0[0]~11_combout  & ((\LSU|Data_memory|Mux7~2_combout ))) # (!\LSU|Data_memory|st_data0[0]~11_combout  & (\LSU|Data_memory|Mux7~3_combout )))) # 
// (!\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[0]~11_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Data_memory|Mux7~3_combout ),
	.datac(\LSU|Data_memory|Mux7~2_combout ),
	.datad(\LSU|Data_memory|st_data0[0]~11_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[0]~12 .lut_mask = 16'hF588;
defparam \LSU|Data_memory|st_data0[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data0[0]~43 (
// Equation(s):
// \LSU|Data_memory|st_data0[0]~43_combout  = (\LSU|Data_memory|st_data0[0]~12_combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Data_memory|st_data0[0]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[0]~43 .lut_mask = 16'h3C00;
defparam \LSU|Data_memory|st_data0[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \LSU|Data_memory|st_data0[0]~13 (
// Equation(s):
// \LSU|Data_memory|st_data0[0]~13_combout  = (\LSU|comb~0_combout  & ((\LSU|Data_memory|st_data0[0]~43_combout ) # ((\register_file|Mux63~7_combout  & \LSU|Data_memory|st_data0[4]~9_combout ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\LSU|Data_memory|st_data0[0]~43_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[0]~13 .lut_mask = 16'hEC00;
defparam \LSU|Data_memory|st_data0[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneii_lcell_comb \LSU|Data_memory|Mux6~2 (
// Equation(s):
// \LSU|Data_memory|Mux6~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux54~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux46~2_combout ))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux46~2_combout ),
	.datac(\register_file|Mux54~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux6~2 .lut_mask = 16'h5044;
defparam \LSU|Data_memory|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data0[1]~16 (
// Equation(s):
// \LSU|Data_memory|st_data0[1]~16_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux6~2_combout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|Mux6~3_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (\ALU|Mux30~6_combout ))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|Mux6~2_combout ),
	.datad(\LSU|Data_memory|Mux6~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[1]~16 .lut_mask = 16'hE6C4;
defparam \LSU|Data_memory|st_data0[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data0[1]~15 (
// Equation(s):
// \LSU|Data_memory|st_data0[1]~15_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux30~6_combout  & (\register_file|Mux54~2_combout  & \ALU|Mux31~8_combout )) # (!\ALU|Mux30~6_combout  & ((!\ALU|Mux31~8_combout )))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux54~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[1]~15 .lut_mask = 16'h4005;
defparam \LSU|Data_memory|st_data0[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneii_lcell_comb \LSU|Data_memory|st_data0[1]~17 (
// Equation(s):
// \LSU|Data_memory|st_data0[1]~17_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[1]~16_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[1]~15_combout  & ((\register_file|Mux62~2_combout ) # 
// (\LSU|Data_memory|st_data0[1]~16_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\register_file|Mux62~2_combout ),
	.datac(\LSU|Data_memory|st_data0[1]~16_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~15_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[1]~17 .lut_mask = 16'hF4A0;
defparam \LSU|Data_memory|st_data0[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data0[1]~18 (
// Equation(s):
// \LSU|Data_memory|st_data0[1]~18_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux62~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[1]~17_combout 
// )))))

	.dataa(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datab(\register_file|Mux62~2_combout ),
	.datac(\LSU|Data_memory|st_data0[1]~17_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[1]~18 .lut_mask = 16'hD800;
defparam \LSU|Data_memory|st_data0[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data0[1]~18_combout ,\LSU|Data_memory|st_data0[0]~13_combout }),
	.portbaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank0|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \LSU|Data_memory|Mux138~2 (
// Equation(s):
// \LSU|Data_memory|Mux138~2_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux138~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux138~2 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \LSU|ld_data[16]~224 (
// Equation(s):
// \LSU|ld_data[16]~224_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux31~8_combout  & (\LSU|Data_memory|Mux138~3_combout )) # (!\ALU|Mux31~8_combout  & ((\LSU|Data_memory|Mux138~2_combout )))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|Mux138~3_combout ),
	.datad(\LSU|Data_memory|Mux138~2_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[16]~224_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[16]~224 .lut_mask = 16'hC480;
defparam \LSU|ld_data[16]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \LSU|Data_memory|Mux162~0 (
// Equation(s):
// \LSU|Data_memory|Mux162~0_combout  = (\ALU|Mux30~6_combout  & ((\Instruction_Memory|Mux11~0_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\Instruction_Memory|Mux11~0_combout  & 
// (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )))) # (!\ALU|Mux30~6_combout  & ((\Instruction_Memory|Mux11~0_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )) # 
// (!\Instruction_Memory|Mux11~0_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux162~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux162~0 .lut_mask = 16'hF960;
defparam \LSU|Data_memory|Mux162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux162~1 (
// Equation(s):
// \LSU|Data_memory|Mux162~1_combout  = (\Instruction_Memory|Mux11~0_combout  & ((\ALU|Mux31~8_combout  & ((\LSU|Data_memory|Mux162~0_combout ))) # (!\ALU|Mux31~8_combout  & (\LSU|Data_memory|Mux107~0_combout )))) # (!\Instruction_Memory|Mux11~0_combout  & 
// ((\ALU|Mux31~8_combout  & (\LSU|Data_memory|Mux107~0_combout )) # (!\ALU|Mux31~8_combout  & ((\LSU|Data_memory|Mux162~0_combout )))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|Data_memory|Mux107~0_combout ),
	.datad(\LSU|Data_memory|Mux162~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux162~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux162~1 .lut_mask = 16'hF960;
defparam \LSU|Data_memory|Mux162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \LSU|ld_data[16]~225 (
// Equation(s):
// \LSU|ld_data[16]~225_combout  = (\LSU|data_memory_en~combout  & ((\LSU|ld_data[16]~224_combout ) # ((!\Instruction_Memory|Mux10~0_combout  & \LSU|Data_memory|Mux162~1_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|data_memory_en~combout ),
	.datac(\LSU|ld_data[16]~224_combout ),
	.datad(\LSU|Data_memory|Mux162~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[16]~225_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[16]~225 .lut_mask = 16'hC4C0;
defparam \LSU|ld_data[16]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[16]~234 (
// Equation(s):
// \LSU|ld_data[16]~234_combout  = (\LSU|ld_data[16]~225_combout ) # ((!\LSU|data_memory_en~combout  & ((\LSU|ld_data~233_combout ) # (\LSU|ld_data~226_combout ))))

	.dataa(\LSU|ld_data~233_combout ),
	.datab(\LSU|data_memory_en~combout ),
	.datac(\LSU|ld_data~226_combout ),
	.datad(\LSU|ld_data[16]~225_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[16]~234_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[16]~234 .lut_mask = 16'hFF32;
defparam \LSU|ld_data[16]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \LSU|ld_data[16]~350 (
// Equation(s):
// \LSU|ld_data[16]~350_combout  = (\LSU|ld_data[16]~234_combout  & (((\PC|PC_out [5]) # (!\PC|PC_out [2])) # (!\PC|PC_out [3])))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\LSU|ld_data[16]~234_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[16]~350 .lut_mask = 16'hDF00;
defparam \LSU|ld_data[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \WB_MUX|Mux15~0 (
// Equation(s):
// \WB_MUX|Mux15~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[16]~350_combout ) # (!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout  
// & (\Control_Unit|WideOr3~4_combout )))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[16].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[16]~350_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux15~0 .lut_mask = 16'hEC2C;
defparam \WB_MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \WB_MUX|Mux15~1 (
// Equation(s):
// \WB_MUX|Mux15~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux15~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux15~0_combout  & (\MUX_operand_b|Out[16]~41_combout )) # (!\WB_MUX|Mux15~0_combout  & ((\ALU|Mux15~6_combout 
// )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[16]~41_combout ),
	.datac(\ALU|Mux15~6_combout ),
	.datad(\WB_MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux15~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \register_file|regs~27 (
// Equation(s):
// \register_file|regs~27_combout  = (\WB_MUX|Mux15~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux15~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~27_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~27 .lut_mask = 16'hBF00;
defparam \register_file|regs~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \register_file|regs[2][16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][16]~regout ));

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \register_file|Mux15~0 (
// Equation(s):
// \register_file|Mux15~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[2][16]~regout  & \Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[25][16]~regout  & 
// ((!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[25][16]~regout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\register_file|regs[2][16]~regout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux15~0 .lut_mask = 16'hC022;
defparam \register_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3_combout  = (\register_file|Mux15~0_combout  & ((\ALU|Adder|C~0_combout ) # ((\ALU|Adder|CLA0|g~8_combout ) # (\ALU|Adder|B_checked [16])))) # (!\register_file|Mux15~0_combout  & (\ALU|Adder|B_checked [16] & 
// ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|g~8_combout ))))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\register_file|Mux15~0_combout ),
	.datac(\ALU|Adder|CLA0|g~8_combout ),
	.datad(\ALU|Adder|B_checked [16]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3 .lut_mask = 16'hFEC8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \ALU|Mux14~5 (
// Equation(s):
// \ALU|Mux14~5_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux14~8_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3_combout ))))) # (!\ALU|Mux31~3_combout  & (((\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|Mux14~8_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~5 .lut_mask = 16'h78D8;
defparam \ALU|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \ALU|Mux14~6 (
// Equation(s):
// \ALU|Mux14~6_combout  = (\register_file|Mux14~0_combout  & ((\ALU|Mux31~3_combout  & ((!\ALU|Mux14~5_combout ))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[17]~42_combout ) # (\ALU|Mux14~5_combout ))))) # (!\register_file|Mux14~0_combout  & 
// (\ALU|Mux14~5_combout  & ((\MUX_operand_b|Out[17]~42_combout ) # (\ALU|Mux31~3_combout ))))

	.dataa(\register_file|Mux14~0_combout ),
	.datab(\MUX_operand_b|Out[17]~42_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~6 .lut_mask = 16'h5EA8;
defparam \ALU|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s1[14]~11 (
// Equation(s):
// \ALU|shifter|bsl|s1[14]~11_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux20~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux18~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[14]~11 .lut_mask = 16'hEE44;
defparam \ALU|shifter|bsl|s1[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[13]~12 (
// Equation(s):
// \ALU|shifter|bsl|s1[13]~12_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[12]~10_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[14]~11_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(\ALU|shifter|bsl|s1[12]~10_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsl|s1[14]~11_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[13]~12 .lut_mask = 16'hDD88;
defparam \ALU|shifter|bsl|s1[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \ALU|shifter|bsl|s1[17]~31 (
// Equation(s):
// \ALU|shifter|bsl|s1[17]~31_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux16~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux14~0_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux16~0_combout ),
	.datac(\register_file|Mux14~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[17]~31 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s1[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s1[17]~32 (
// Equation(s):
// \ALU|shifter|bsl|s1[17]~32_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[16]~29_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[17]~31_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[17]~31_combout ),
	.datad(\ALU|shifter|bsl|s1[16]~29_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[17]~32 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s2[17]~16 (
// Equation(s):
// \ALU|shifter|bsl|s2[17]~16_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[13]~12_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[17]~32_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[13]~12_combout ),
	.datad(\ALU|shifter|bsl|s1[17]~32_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[17]~16 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \ALU|Mux12~2 (
// Equation(s):
// \ALU|Mux12~2_combout  = (\ALU|Mux12~1_combout  & ((\MUX_operand_b|Out[3]~27_combout ))) # (!\ALU|Mux12~1_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux12~1_combout ),
	.datab(vcc),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~2 .lut_mask = 16'hFA50;
defparam \ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \ALU|Mux14~2 (
// Equation(s):
// \ALU|Mux14~2_combout  = (\ALU|Mux12~1_combout  & (\ALU|Mux12~2_combout )) # (!\ALU|Mux12~1_combout  & ((\ALU|Mux12~2_combout  & (\ALU|shifter|bsl|s3[1]~9_combout )) # (!\ALU|Mux12~2_combout  & ((\ALU|shifter|bsr|s3[17]~19_combout )))))

	.dataa(\ALU|Mux12~1_combout ),
	.datab(\ALU|Mux12~2_combout ),
	.datac(\ALU|shifter|bsl|s3[1]~9_combout ),
	.datad(\ALU|shifter|bsr|s3[17]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~2 .lut_mask = 16'hD9C8;
defparam \ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \ALU|Mux14~3 (
// Equation(s):
// \ALU|Mux14~3_combout  = (\ALU|Mux12~1_combout  & ((\ALU|Mux14~2_combout  & (\ALU|shifter|bsl|s2[9]~13_combout )) # (!\ALU|Mux14~2_combout  & ((\ALU|shifter|bsl|s2[17]~16_combout ))))) # (!\ALU|Mux12~1_combout  & (((\ALU|Mux14~2_combout ))))

	.dataa(\ALU|shifter|bsl|s2[9]~13_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s2[17]~16_combout ),
	.datad(\ALU|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~3 .lut_mask = 16'hBBC0;
defparam \ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \ALU|Mux14~4 (
// Equation(s):
// \ALU|Mux14~4_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux14~3_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~4 .lut_mask = 16'hFDCC;
defparam \ALU|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \ALU|Mux14~7 (
// Equation(s):
// \ALU|Mux14~7_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux14~6_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux14~4_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & ((\ALU|Mux14~4_combout ))))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux14~6_combout ),
	.datad(\ALU|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N21
cycloneii_lcell_ff \PC|PC_out[17] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [17]));

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout  = \PC|PC_out [17] $ (((\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout  & (\PC|PC_out [16] & \PC|PC_out [15]))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0_combout ),
	.datab(\PC|PC_out [16]),
	.datac(\PC|PC_out [17]),
	.datad(\PC|PC_out [15]),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S .lut_mask = 16'h78F0;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \WB_MUX|Mux14~0 (
// Equation(s):
// \WB_MUX|Mux14~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|WideOr3~4_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & ((\PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout 
// ))) # (!\Control_Unit|WideOr3~4_combout  & (\ALU|Mux14~7_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux14~7_combout ),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|S~combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux14~0 .lut_mask = 16'h7632;
defparam \WB_MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux137~3 (
// Equation(s):
// \LSU|Data_memory|Mux137~3_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 )))

	.dataa(vcc),
	.datab(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux137~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux137~3 .lut_mask = 16'hCFC0;
defparam \LSU|Data_memory|Mux137~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux137~2 (
// Equation(s):
// \LSU|Data_memory|Mux137~2_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 )))

	.dataa(vcc),
	.datab(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux137~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux137~2 .lut_mask = 16'hCFC0;
defparam \LSU|Data_memory|Mux137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \LSU|ld_data[19]~246 (
// Equation(s):
// \LSU|ld_data[19]~246_combout  = (\LSU|data_memory_en~combout  & (((\LSU|comb~0_combout ) # (\ALU|Mux31~8_combout )) # (!\Instruction_Memory|Mux10~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|comb~0_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~246_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~246 .lut_mask = 16'hFD00;
defparam \LSU|ld_data[19]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \LSU|ld_data[19]~242 (
// Equation(s):
// \LSU|ld_data[19]~242_combout  = (\LSU|output_periph_en~combout  & ((\ALU|Mux26~7_combout ) # (\ALU|Mux27~8_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~242_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~242 .lut_mask = 16'hFC00;
defparam \LSU|ld_data[19]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \register_file|Mux48~3 (
// Equation(s):
// \register_file|Mux48~3_combout  = (\register_file|Mux48~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(\register_file|Mux48~2_combout ),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux48~3 .lut_mask = 16'h0A0A;
defparam \register_file|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux48~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [15]));

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \LSU|Output_Periph|Mux0~0 (
// Equation(s):
// \LSU|Output_Periph|Mux0~0_combout  = (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [15]))) # (!\Instruction_Memory|Mux11~0_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7]))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [15]),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux0~0 .lut_mask = 16'h3022;
defparam \LSU|Output_Periph|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \LSU|ld_data[17]~243 (
// Equation(s):
// \LSU|ld_data[17]~243_combout  = (\LSU|ld_data[19]~242_combout  & (((!\LSU|Output_Periph|comb~2_combout )))) # (!\LSU|ld_data[19]~242_combout  & ((\LSU|Output_Periph|comb~2_combout  & ((\LSU|Output_Periph|Mux0~0_combout ))) # 
// (!\LSU|Output_Periph|comb~2_combout  & (\LSU|Mux14~0_combout ))))

	.dataa(\LSU|Mux14~0_combout ),
	.datab(\LSU|Output_Periph|Mux0~0_combout ),
	.datac(\LSU|ld_data[19]~242_combout ),
	.datad(\LSU|Output_Periph|comb~2_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~243_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~243 .lut_mask = 16'h0CFA;
defparam \LSU|ld_data[17]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \LSU|ld_data[17]~244 (
// Equation(s):
// \LSU|ld_data[17]~244_combout  = (\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[17]~243_combout  & ((\LSU|Output_Periph|Mux65~0_combout ))) # (!\LSU|ld_data[17]~243_combout  & (\LSU|ld_data[17]~241_combout )))) # (!\LSU|ld_data[19]~242_combout  & 
// (((\LSU|ld_data[17]~243_combout ))))

	.dataa(\LSU|ld_data[17]~241_combout ),
	.datab(\LSU|Output_Periph|Mux65~0_combout ),
	.datac(\LSU|ld_data[19]~242_combout ),
	.datad(\LSU|ld_data[17]~243_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~244_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~244 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[17]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \LSU|ld_data[17]~247 (
// Equation(s):
// \LSU|ld_data[17]~247_combout  = (\LSU|ld_data[19]~245_combout  & ((\LSU|ld_data[19]~246_combout  & (\LSU|Data_memory|Mux162~1_combout )) # (!\LSU|ld_data[19]~246_combout  & ((\LSU|ld_data[17]~244_combout ))))) # (!\LSU|ld_data[19]~245_combout  & 
// (!\LSU|ld_data[19]~246_combout ))

	.dataa(\LSU|ld_data[19]~245_combout ),
	.datab(\LSU|ld_data[19]~246_combout ),
	.datac(\LSU|Data_memory|Mux162~1_combout ),
	.datad(\LSU|ld_data[17]~244_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~247_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~247 .lut_mask = 16'hB391;
defparam \LSU|ld_data[17]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \LSU|ld_data[17]~248 (
// Equation(s):
// \LSU|ld_data[17]~248_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[17]~247_combout  & ((\LSU|Data_memory|Mux137~2_combout ))) # (!\LSU|ld_data[17]~247_combout  & (\LSU|Data_memory|Mux137~3_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[17]~247_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux137~3_combout ),
	.datac(\LSU|Data_memory|Mux137~2_combout ),
	.datad(\LSU|ld_data[17]~247_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~248_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~248 .lut_mask = 16'hF588;
defparam \LSU|ld_data[17]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \LSU|ld_data[17]~250 (
// Equation(s):
// \LSU|ld_data[17]~250_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[17]~248_combout ))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(vcc),
	.datac(\LSU|ld_data[19]~249_combout ),
	.datad(\LSU|ld_data[17]~248_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~250_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~250 .lut_mask = 16'h0500;
defparam \LSU|ld_data[17]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \WB_MUX|Mux14~1 (
// Equation(s):
// \WB_MUX|Mux14~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux14~0_combout  & (\MUX_operand_b|Out[17]~42_combout )) # (!\WB_MUX|Mux14~0_combout  & ((\LSU|ld_data[17]~250_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux14~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[17]~42_combout ),
	.datac(\WB_MUX|Mux14~0_combout ),
	.datad(\LSU|ld_data[17]~250_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux14~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \register_file|regs~28 (
// Equation(s):
// \register_file|regs~28_combout  = (\WB_MUX|Mux14~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux14~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~28_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~28 .lut_mask = 16'hBF00;
defparam \register_file|regs~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \register_file|regs[25][17]~feeder (
// Equation(s):
// \register_file|regs[25][17]~feeder_combout  = \register_file|regs~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~28_combout ),
	.cin(gnd),
	.combout(\register_file|regs[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][17]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \register_file|regs[25][17] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[25][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][17]~regout ));

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \register_file|Mux46~0 (
// Equation(s):
// \register_file|Mux46~0_combout  = (\register_file|regs[25][17]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[25][17]~regout ),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux46~0 .lut_mask = 16'h00C0;
defparam \register_file|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \register_file|regs[2][17]~feeder (
// Equation(s):
// \register_file|regs[2][17]~feeder_combout  = \register_file|regs~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~28_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][17]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \register_file|regs[2][17] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][17]~regout ));

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \register_file|Mux46~1 (
// Equation(s):
// \register_file|Mux46~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][17]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][17]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux46~1 .lut_mask = 16'h55A0;
defparam \register_file|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \register_file|Mux46~2 (
// Equation(s):
// \register_file|Mux46~2_combout  = (\register_file|Mux46~1_combout  & (((\register_file|Mux46~0_combout ) # (!\register_file|Mux63~3_combout )))) # (!\register_file|Mux46~1_combout  & (\register_file|regs[26][17]~regout  & ((\register_file|Mux63~3_combout 
// ))))

	.dataa(\register_file|regs[26][17]~regout ),
	.datab(\register_file|Mux46~0_combout ),
	.datac(\register_file|Mux46~1_combout ),
	.datad(\register_file|Mux63~3_combout ),
	.cin(gnd),
	.combout(\register_file|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux46~2 .lut_mask = 16'hCAF0;
defparam \register_file|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \ALU|Adder|B_checked[17] (
// Equation(s):
// \ALU|Adder|B_checked [17] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux46~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux46~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [17]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[17] .lut_mask = 16'hFAAA;
defparam \ALU|Adder|B_checked[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \register_file|regs[26][18]~feeder (
// Equation(s):
// \register_file|regs[26][18]~feeder_combout  = \register_file|regs~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~29_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][18]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \register_file|regs[26][18] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][18]~regout ));

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \register_file|regs[2][18] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][18]~regout ));

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \register_file|Mux45~1 (
// Equation(s):
// \register_file|Mux45~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][18]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(\register_file|regs[2][18]~regout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux45~1 .lut_mask = 16'h30CC;
defparam \register_file|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \register_file|Mux45~2 (
// Equation(s):
// \register_file|Mux45~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux45~1_combout  & (\register_file|Mux45~0_combout )) # (!\register_file|Mux45~1_combout  & ((\register_file|regs[26][18]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux45~1_combout ))))

	.dataa(\register_file|Mux45~0_combout ),
	.datab(\register_file|regs[26][18]~regout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux45~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux45~2 .lut_mask = 16'hAFC0;
defparam \register_file|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \ALU|Adder|B_checked[18] (
// Equation(s):
// \ALU|Adder|B_checked [18] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux45~2_combout ))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux45~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [18]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[18] .lut_mask = 16'hEECC;
defparam \ALU|Adder|B_checked[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6_combout  = (\register_file|Mux13~0_combout  & ((\ALU|Adder|B_checked [18]) # ((\register_file|Mux14~0_combout  & \ALU|Adder|B_checked [17])))) # (!\register_file|Mux13~0_combout  & 
// (\register_file|Mux14~0_combout  & (\ALU|Adder|B_checked [17] & \ALU|Adder|B_checked [18])))

	.dataa(\register_file|Mux14~0_combout ),
	.datab(\register_file|Mux13~0_combout ),
	.datac(\ALU|Adder|B_checked [17]),
	.datad(\ALU|Adder|B_checked [18]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout  = (\register_file|Mux14~0_combout  & ((\register_file|Mux13~0_combout ) # ((\ALU|Adder|B_checked [18])))) # (!\register_file|Mux14~0_combout  & (\ALU|Adder|B_checked [17] & 
// ((\register_file|Mux13~0_combout ) # (\ALU|Adder|B_checked [18]))))

	.dataa(\register_file|Mux14~0_combout ),
	.datab(\register_file|Mux13~0_combout ),
	.datac(\ALU|Adder|B_checked [17]),
	.datad(\ALU|Adder|B_checked [18]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0 .lut_mask = 16'hFAC8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0] = (\register_file|Mux15~0_combout ) # ((\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux47~2_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\register_file|Mux15~0_combout ),
	.datac(\register_file|Mux47~2_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P[0] .lut_mask = 16'hFFEC;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0] & ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|g~8_combout )))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0]),
	.datac(vcc),
	.datad(\ALU|Adder|CLA0|g~8_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5 .lut_mask = 16'hCC88;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout ) # ((\ALU|Adder|B_checked [16] & \register_file|Mux15~0_combout ))))

	.dataa(\ALU|Adder|B_checked [16]),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0_combout ),
	.datac(\register_file|Mux15~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7 .lut_mask = 16'hCC80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [3] = \ALU|Adder|B_checked [19] $ (\register_file|Mux12~0_combout  $ (((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7_combout ))))

	.dataa(\ALU|Adder|B_checked [19]),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6_combout ),
	.datac(\register_file|Mux12~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[3] .lut_mask = 16'hA596;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \ALU|Mux12~6 (
// Equation(s):
// \ALU|Mux12~6_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~6 .lut_mask = 16'hAD0D;
defparam \ALU|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \ALU|Mux12~7 (
// Equation(s):
// \ALU|Mux12~7_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux12~6_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux12~0_combout  & ((\MUX_operand_b|Out[19]~44_combout ) # (!\ALU|Mux12~6_combout ))) # (!\register_file|Mux12~0_combout  & 
// (\MUX_operand_b|Out[19]~44_combout  & !\ALU|Mux12~6_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux12~0_combout ),
	.datac(\MUX_operand_b|Out[19]~44_combout ),
	.datad(\ALU|Mux12~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~7 .lut_mask = 16'hEA54;
defparam \ALU|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \ALU|Mux12~8 (
// Equation(s):
// \ALU|Mux12~8_combout  = (\ALU|Mux12~5_combout  & ((\ALU|Mux16~0_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux12~7_combout )))) # (!\ALU|Mux12~5_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux12~7_combout ))))

	.dataa(\ALU|Mux12~5_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux12~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~8 .lut_mask = 16'hECA0;
defparam \ALU|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \WB_MUX|Mux12~0 (
// Equation(s):
// \WB_MUX|Mux12~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|WideOr3~4_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & ((\PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout 
// ))) # (!\Control_Unit|WideOr3~4_combout  & (\ALU|Mux12~8_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux12~8_combout ),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[19].F|S~combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux12~0 .lut_mask = 16'h7632;
defparam \WB_MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \register_file|Mux37~3 (
// Equation(s):
// \register_file|Mux37~3_combout  = (\register_file|Mux37~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux37~2_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register_file|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux37~3 .lut_mask = 16'h00F0;
defparam \register_file|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux5~0 (
// Equation(s):
// \LSU|Data_memory|Mux5~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux45~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux37~2_combout )))))

	.dataa(\register_file|Mux45~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux37~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux5~0 .lut_mask = 16'h2230;
defparam \LSU|Data_memory|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux5~1 (
// Equation(s):
// \LSU|Data_memory|Mux5~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux61~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux53~2_combout )))))

	.dataa(\register_file|Mux61~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux53~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux5~1 .lut_mask = 16'h2230;
defparam \LSU|Data_memory|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \LSU|Data_memory|st_data3[2]~9 (
// Equation(s):
// \LSU|Data_memory|st_data3[2]~9_combout  = (\LSU|Data_memory|st_data3[7]~1_combout  & ((\LSU|Data_memory|st_data3[7]~2_combout  & ((\LSU|Data_memory|Mux5~1_combout ))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux61~3_combout )))) # 
// (!\LSU|Data_memory|st_data3[7]~1_combout  & (((\LSU|Data_memory|st_data3[7]~2_combout ))))

	.dataa(\register_file|Mux61~3_combout ),
	.datab(\LSU|Data_memory|Mux5~1_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[2]~9 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data3[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data3[2]~10 (
// Equation(s):
// \LSU|Data_memory|st_data3[2]~10_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[2]~9_combout  & (\register_file|Mux37~3_combout )) # (!\LSU|Data_memory|st_data3[2]~9_combout  & ((\LSU|Data_memory|Mux5~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[2]~9_combout ))))

	.dataa(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datab(\register_file|Mux37~3_combout ),
	.datac(\LSU|Data_memory|Mux5~0_combout ),
	.datad(\LSU|Data_memory|st_data3[2]~9_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[2]~10 .lut_mask = 16'hDDA0;
defparam \LSU|Data_memory|st_data3[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data3[2]~11 (
// Equation(s):
// \LSU|Data_memory|st_data3[2]~11_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data3[2]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|Data_memory|st_data3[2]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[2]~11 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data3[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux4~0 (
// Equation(s):
// \LSU|Data_memory|Mux4~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux44~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux36~2_combout ))))

	.dataa(\register_file|Mux36~2_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux44~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux4~0 .lut_mask = 16'h0E02;
defparam \LSU|Data_memory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneii_lcell_comb \LSU|Data_memory|Mux4~1 (
// Equation(s):
// \LSU|Data_memory|Mux4~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux60~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux52~2_combout ))))

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux60~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux4~1 .lut_mask = 16'h0E02;
defparam \LSU|Data_memory|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data3[3]~12 (
// Equation(s):
// \LSU|Data_memory|st_data3[3]~12_combout  = (\LSU|Data_memory|st_data3[7]~2_combout  & (((\LSU|Data_memory|Mux4~1_combout ) # (!\LSU|Data_memory|st_data3[7]~1_combout )))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux60~3_combout  & 
// (\LSU|Data_memory|st_data3[7]~1_combout )))

	.dataa(\register_file|Mux60~3_combout ),
	.datab(\LSU|Data_memory|st_data3[7]~2_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datad(\LSU|Data_memory|Mux4~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[3]~12 .lut_mask = 16'hEC2C;
defparam \LSU|Data_memory|st_data3[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data3[3]~13 (
// Equation(s):
// \LSU|Data_memory|st_data3[3]~13_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[3]~12_combout  & (\register_file|Mux36~3_combout )) # (!\LSU|Data_memory|st_data3[3]~12_combout  & ((\LSU|Data_memory|Mux4~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[3]~12_combout ))))

	.dataa(\register_file|Mux36~3_combout ),
	.datab(\LSU|Data_memory|Mux4~0_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datad(\LSU|Data_memory|st_data3[3]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[3]~13 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data3[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data3[3]~14 (
// Equation(s):
// \LSU|Data_memory|st_data3[3]~14_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data3[3]~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|Data_memory|st_data3[3]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[3]~14 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data3[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data3[3]~14_combout ,\LSU|Data_memory|st_data3[2]~11_combout }),
	.portbaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank3|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneii_lcell_comb \register_file|Mux53~3 (
// Equation(s):
// \register_file|Mux53~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux53~2_combout )

	.dataa(\register_file|Mux63~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux53~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux53~3 .lut_mask = 16'h5500;
defparam \register_file|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~9 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~9_combout  = (\LSU|Data_memory|st_data1[2]~1_combout  & ((\LSU|Data_memory|st_data1[2]~2_combout  & ((\LSU|Data_memory|Mux5~1_combout ))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (\register_file|Mux61~3_combout )))) # 
// (!\LSU|Data_memory|st_data1[2]~1_combout  & (((\LSU|Data_memory|st_data1[2]~2_combout ))))

	.dataa(\register_file|Mux61~3_combout ),
	.datab(\LSU|Data_memory|Mux5~1_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~1_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~9 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data1[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~10 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~10_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[2]~9_combout  & (\register_file|Mux53~3_combout )) # (!\LSU|Data_memory|st_data1[2]~9_combout  & ((\LSU|Data_memory|Mux5~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[2]~9_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datab(\register_file|Mux53~3_combout ),
	.datac(\LSU|Data_memory|Mux5~0_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~9_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~10 .lut_mask = 16'hDDA0;
defparam \LSU|Data_memory|st_data1[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data1[2]~11 (
// Equation(s):
// \LSU|Data_memory|st_data1[2]~11_combout  = (\LSU|Data_memory|st_data1[2]~10_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data1[2]~10_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[2]~11 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data1[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \register_file|Mux60~3 (
// Equation(s):
// \register_file|Mux60~3_combout  = (\register_file|Mux60~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux60~2_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register_file|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux60~3 .lut_mask = 16'h00F0;
defparam \register_file|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data1[3]~12 (
// Equation(s):
// \LSU|Data_memory|st_data1[3]~12_combout  = (\LSU|Data_memory|st_data1[2]~2_combout  & ((\LSU|Data_memory|Mux4~1_combout ) # ((!\LSU|Data_memory|st_data1[2]~1_combout )))) # (!\LSU|Data_memory|st_data1[2]~2_combout  & (((\register_file|Mux60~3_combout  & 
// \LSU|Data_memory|st_data1[2]~1_combout ))))

	.dataa(\LSU|Data_memory|st_data1[2]~2_combout ),
	.datab(\LSU|Data_memory|Mux4~1_combout ),
	.datac(\register_file|Mux60~3_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[3]~12 .lut_mask = 16'hD8AA;
defparam \LSU|Data_memory|st_data1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data1[3]~13 (
// Equation(s):
// \LSU|Data_memory|st_data1[3]~13_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\LSU|Data_memory|st_data1[3]~12_combout  & (\register_file|Mux52~3_combout )) # (!\LSU|Data_memory|st_data1[3]~12_combout  & ((\LSU|Data_memory|Mux4~0_combout ))))) # 
// (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\LSU|Data_memory|st_data1[3]~12_combout ))))

	.dataa(\register_file|Mux52~3_combout ),
	.datab(\LSU|Data_memory|Mux4~0_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data1[3]~12_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[3]~13 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data1[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data1[3]~14 (
// Equation(s):
// \LSU|Data_memory|st_data1[3]~14_combout  = (\LSU|Data_memory|st_data1[3]~13_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data1[3]~13_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data1[3]~14 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data1[3]~14_combout ,\LSU|Data_memory|st_data1[2]~11_combout }),
	.portbaddr({\LSU|Data_memory|addr1[10]~10_combout ,\LSU|Data_memory|addr1[9]~9_combout ,\LSU|Data_memory|addr1[8]~8_combout ,\LSU|Data_memory|addr1[7]~7_combout ,\LSU|Data_memory|addr1[6]~6_combout ,\LSU|Data_memory|addr1[5]~5_combout ,\LSU|Data_memory|addr1[4]~4_combout ,
\LSU|Data_memory|addr1[3]~3_combout ,\LSU|Data_memory|addr1[2]~2_combout ,\LSU|Data_memory|addr1[1]~1_combout ,\LSU|Data_memory|addr1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank1|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \LSU|Data_memory|Mux135~3 (
// Equation(s):
// \LSU|Data_memory|Mux135~3_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux135~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux135~3 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux135~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~4 (
// Equation(s):
// \LSU|Output_Periph|ld_data~4_combout  = (\LSU|Output_Periph|HEX|hex_io[4][3]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][3]~regout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~4 .lut_mask = 16'h0088;
defparam \LSU|Output_Periph|ld_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[19]~352 (
// Equation(s):
// \LSU|ld_data[19]~352_combout  = (\ALU|Mux31~8_combout ) # ((!\ALU|Mux28~2_combout  & (\ALU|Mux30~6_combout  & !\ALU|Mux29~3_combout )))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU|Mux28~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~352_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~352 .lut_mask = 16'hAABA;
defparam \LSU|ld_data[19]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[19]~351 (
// Equation(s):
// \LSU|ld_data[19]~351_combout  = (\ALU|Mux29~3_combout ) # ((\ALU|Mux28~2_combout ) # (\ALU|Mux31~8_combout ))

	.dataa(\ALU|Mux29~3_combout ),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~351_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~351 .lut_mask = 16'hFFFA;
defparam \LSU|ld_data[19]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \LSU|ld_data[17]~238 (
// Equation(s):
// \LSU|ld_data[17]~238_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\ALU|Mux28~2_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[17]~238_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[17]~238 .lut_mask = 16'h000A;
defparam \LSU|ld_data[17]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \LSU|ld_data[19]~259 (
// Equation(s):
// \LSU|ld_data[19]~259_combout  = (\LSU|Output_Periph|HEX|hex_io[6][3]~regout  & (!\ALU|Mux30~6_combout  & \LSU|ld_data[17]~238_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[17]~238_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~259 .lut_mask = 16'h0A00;
defparam \LSU|ld_data[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \LSU|ld_data[19]~260 (
// Equation(s):
// \LSU|ld_data[19]~260_combout  = (\LSU|ld_data[19]~352_combout  & ((\LSU|Output_Periph|Mux20~1_combout ) # ((!\LSU|ld_data[19]~351_combout )))) # (!\LSU|ld_data[19]~352_combout  & (((\LSU|ld_data[19]~351_combout  & \LSU|ld_data[19]~259_combout ))))

	.dataa(\LSU|Output_Periph|Mux20~1_combout ),
	.datab(\LSU|ld_data[19]~352_combout ),
	.datac(\LSU|ld_data[19]~351_combout ),
	.datad(\LSU|ld_data[19]~259_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~260 .lut_mask = 16'hBC8C;
defparam \LSU|ld_data[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \LSU|ld_data[19]~261 (
// Equation(s):
// \LSU|ld_data[19]~261_combout  = (\LSU|ld_data[19]~237_combout  & ((\LSU|ld_data[19]~260_combout  & ((\LSU|Output_Periph|ld_data~4_combout ))) # (!\LSU|ld_data[19]~260_combout  & (\LSU|Output_Periph|HEX|hex_io[2][3]~regout )))) # 
// (!\LSU|ld_data[19]~237_combout  & (((\LSU|ld_data[19]~260_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][3]~regout ),
	.datab(\LSU|Output_Periph|ld_data~4_combout ),
	.datac(\LSU|ld_data[19]~237_combout ),
	.datad(\LSU|ld_data[19]~260_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~261 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \LSU|ld_data[19]~262 (
// Equation(s):
// \LSU|ld_data[19]~262_combout  = (\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[17]~243_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[17]~243_combout  & ((\LSU|ld_data[19]~261_combout ))))) # (!\LSU|ld_data[19]~242_combout  & 
// (((\LSU|ld_data[17]~243_combout ))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|ld_data[19]~261_combout ),
	.datac(\LSU|ld_data[19]~242_combout ),
	.datad(\LSU|ld_data[17]~243_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~262 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \LSU|ld_data[19]~263 (
// Equation(s):
// \LSU|ld_data[19]~263_combout  = (\LSU|ld_data[19]~245_combout  & ((\LSU|ld_data[19]~246_combout  & (\LSU|Data_memory|Mux162~1_combout )) # (!\LSU|ld_data[19]~246_combout  & ((\LSU|ld_data[19]~262_combout ))))) # (!\LSU|ld_data[19]~245_combout  & 
// (((!\LSU|ld_data[19]~246_combout ))))

	.dataa(\LSU|ld_data[19]~245_combout ),
	.datab(\LSU|Data_memory|Mux162~1_combout ),
	.datac(\LSU|ld_data[19]~246_combout ),
	.datad(\LSU|ld_data[19]~262_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~263 .lut_mask = 16'h8F85;
defparam \LSU|ld_data[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data0[2]~19 (
// Equation(s):
// \LSU|Data_memory|st_data0[2]~19_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux53~2_combout  & \ALU|Mux30~6_combout )) # (!\ALU|Mux31~8_combout  & ((!\ALU|Mux30~6_combout )))))

	.dataa(\register_file|Mux53~2_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[2]~19 .lut_mask = 16'h0803;
defparam \LSU|Data_memory|st_data0[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data0[2]~21 (
// Equation(s):
// \LSU|Data_memory|st_data0[2]~21_combout  = (\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[2]~20_combout )) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[2]~19_combout  & ((\LSU|Data_memory|st_data0[2]~20_combout 
// ) # (\register_file|Mux61~2_combout ))))

	.dataa(\LSU|Data_memory|st_data0[2]~20_combout ),
	.datab(\register_file|Mux61~2_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Data_memory|st_data0[2]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[2]~21 .lut_mask = 16'hAEA0;
defparam \LSU|Data_memory|st_data0[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data0[2]~22 (
// Equation(s):
// \LSU|Data_memory|st_data0[2]~22_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux61~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[2]~21_combout 
// )))))

	.dataa(\register_file|Mux61~2_combout ),
	.datab(\LSU|Data_memory|st_data0[2]~21_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[2]~22 .lut_mask = 16'hAC00;
defparam \LSU|Data_memory|st_data0[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux4~2 (
// Equation(s):
// \LSU|Data_memory|Mux4~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux52~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux44~2_combout )))))

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux44~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux4~2 .lut_mask = 16'h0B08;
defparam \LSU|Data_memory|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux4~3 (
// Equation(s):
// \LSU|Data_memory|Mux4~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux36~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux60~2_combout )))))

	.dataa(\register_file|Mux36~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux60~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux4~3 .lut_mask = 16'h2320;
defparam \LSU|Data_memory|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data0[3]~24 (
// Equation(s):
// \LSU|Data_memory|st_data0[3]~24_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux4~2_combout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|Mux4~3_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (\ALU|Mux30~6_combout ))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|Mux4~2_combout ),
	.datad(\LSU|Data_memory|Mux4~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[3]~24 .lut_mask = 16'hE6C4;
defparam \LSU|Data_memory|st_data0[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data0[3]~23 (
// Equation(s):
// \LSU|Data_memory|st_data0[3]~23_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux30~6_combout  & (\ALU|Mux31~8_combout  & \register_file|Mux52~2_combout )) # (!\ALU|Mux30~6_combout  & (!\ALU|Mux31~8_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\register_file|Mux52~2_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[3]~23 .lut_mask = 16'h0091;
defparam \LSU|Data_memory|st_data0[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data0[3]~25 (
// Equation(s):
// \LSU|Data_memory|st_data0[3]~25_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[3]~24_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[3]~23_combout  & ((\register_file|Mux60~2_combout ) # 
// (\LSU|Data_memory|st_data0[3]~24_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\register_file|Mux60~2_combout ),
	.datac(\LSU|Data_memory|st_data0[3]~24_combout ),
	.datad(\LSU|Data_memory|st_data0[3]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[3]~25 .lut_mask = 16'hF4A0;
defparam \LSU|Data_memory|st_data0[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data0[3]~26 (
// Equation(s):
// \LSU|Data_memory|st_data0[3]~26_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux60~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[3]~25_combout 
// )))))

	.dataa(\register_file|Mux60~2_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datac(\LSU|Data_memory|st_data0[3]~25_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[3]~26 .lut_mask = 16'hB800;
defparam \LSU|Data_memory|st_data0[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data0[3]~26_combout ,\LSU|Data_memory|st_data0[2]~22_combout }),
	.portbaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank0|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux135~2 (
// Equation(s):
// \LSU|Data_memory|Mux135~2_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))

	.dataa(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux135~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux135~2 .lut_mask = 16'hEE22;
defparam \LSU|Data_memory|Mux135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \LSU|ld_data[19]~264 (
// Equation(s):
// \LSU|ld_data[19]~264_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[19]~263_combout  & ((\LSU|Data_memory|Mux135~2_combout ))) # (!\LSU|ld_data[19]~263_combout  & (\LSU|Data_memory|Mux135~3_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[19]~263_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux135~3_combout ),
	.datac(\LSU|ld_data[19]~263_combout ),
	.datad(\LSU|Data_memory|Mux135~2_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~264 .lut_mask = 16'hF858;
defparam \LSU|ld_data[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \LSU|ld_data[19]~265 (
// Equation(s):
// \LSU|ld_data[19]~265_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[19]~264_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[19]~249_combout ),
	.datad(\LSU|ld_data[19]~264_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~265 .lut_mask = 16'h0300;
defparam \LSU|ld_data[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \WB_MUX|Mux12~1 (
// Equation(s):
// \WB_MUX|Mux12~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux12~0_combout  & (\MUX_operand_b|Out[19]~44_combout )) # (!\WB_MUX|Mux12~0_combout  & ((\LSU|ld_data[19]~265_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux12~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[19]~44_combout ),
	.datac(\WB_MUX|Mux12~0_combout ),
	.datad(\LSU|ld_data[19]~265_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux12~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \register_file|regs~30 (
// Equation(s):
// \register_file|regs~30_combout  = (\WB_MUX|Mux12~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux12~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~30_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~30 .lut_mask = 16'hBF00;
defparam \register_file|regs~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \register_file|regs[25][19] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][19]~regout ));

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \register_file|Mux12~0 (
// Equation(s):
// \register_file|Mux12~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][19]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][19]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][19]~regout ),
	.datab(\register_file|regs[25][19]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux12~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \ALU|Adder|B_checked[19] (
// Equation(s):
// \ALU|Adder|B_checked [19] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux44~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(\register_file|Mux44~2_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [19]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[19] .lut_mask = 16'hFFA0;
defparam \ALU|Adder|B_checked[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout  = (\ALU|Adder|B_checked [18] & ((\register_file|Mux13~0_combout ) # ((\ALU|Adder|B_checked [17] & \register_file|Mux14~0_combout )))) # (!\ALU|Adder|B_checked [18] & (\register_file|Mux13~0_combout  & 
// (\ALU|Adder|B_checked [17] & \register_file|Mux14~0_combout )))

	.dataa(\ALU|Adder|B_checked [18]),
	.datab(\register_file|Mux13~0_combout ),
	.datac(\ALU|Adder|B_checked [17]),
	.datad(\register_file|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1 .lut_mask = 16'hE888;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0_combout ) # ((\register_file|Mux12~0_combout  & ((\ALU|Adder|B_checked [19]) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout ))) # 
// (!\register_file|Mux12~0_combout  & (\ALU|Adder|B_checked [19] & \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout )))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0_combout ),
	.datab(\register_file|Mux12~0_combout ),
	.datac(\ALU|Adder|B_checked [19]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2 .lut_mask = 16'hFEEA;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \ALU|Adder|C~0 (
// Equation(s):
// \ALU|Adder|C~0_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout  & (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0] & (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout )))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P [0]),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|C~0 .lut_mask = 16'h8000;
defparam \ALU|Adder|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout  & (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0] & ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|g~8_combout ))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1_combout ),
	.datab(\ALU|Adder|C~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P [0]),
	.datad(\ALU|Adder|CLA0|g~8_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2 .lut_mask = 16'hA080;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0] & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout )))

	.dataa(vcc),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5 .lut_mask = 16'hCCC0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C [1] = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout  & ((\ALU|Adder|B_checked [21]) # (\register_file|Mux10~0_combout ))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4_combout ),
	.datab(\ALU|Adder|B_checked [21]),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[1] .lut_mask = 16'hFEAA;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [2] = \ALU|Adder|B_checked [22] $ (\register_file|Mux9~0_combout  $ (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C [1]))

	.dataa(vcc),
	.datab(\ALU|Adder|B_checked [22]),
	.datac(\register_file|Mux9~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C [1]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[2] .lut_mask = 16'hC33C;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \ALU|Mux9~3 (
// Equation(s):
// \ALU|Mux9~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [2]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~3 .lut_mask = 16'hB931;
defparam \ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \ALU|Mux9~4 (
// Equation(s):
// \ALU|Mux9~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux9~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[22]~47_combout  & ((\register_file|Mux9~0_combout ) # (!\ALU|Mux9~3_combout ))) # (!\MUX_operand_b|Out[22]~47_combout  & 
// (\register_file|Mux9~0_combout  & !\ALU|Mux9~3_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[22]~47_combout ),
	.datac(\register_file|Mux9~0_combout ),
	.datad(\ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~4 .lut_mask = 16'hEA54;
defparam \ALU|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \ALU|Mux9~5 (
// Equation(s):
// \ALU|Mux9~5_combout  = (\ALU|Mux9~2_combout  & ((\ALU|Mux16~0_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux9~4_combout )))) # (!\ALU|Mux9~2_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux9~4_combout ))))

	.dataa(\ALU|Mux9~2_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~5 .lut_mask = 16'hECA0;
defparam \ALU|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneii_lcell_comb \register_file|Mux40~3 (
// Equation(s):
// \register_file|Mux40~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux40~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux40~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux40~3 .lut_mask = 16'h3030;
defparam \register_file|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data2[7]~25 (
// Equation(s):
// \LSU|Data_memory|st_data2[7]~25_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & (((\register_file|Mux40~3_combout ) # (!\LSU|Data_memory|st_data2[0]~28_combout )))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux56~3_combout  & 
// ((\LSU|Data_memory|st_data2[0]~28_combout ))))

	.dataa(\register_file|Mux56~3_combout ),
	.datab(\register_file|Mux40~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[7]~25 .lut_mask = 16'hCAF0;
defparam \LSU|Data_memory|st_data2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data2[7]~26 (
// Equation(s):
// \LSU|Data_memory|st_data2[7]~26_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[7]~25_combout  & ((\LSU|Data_memory|Mux0~3_combout ))) # (!\LSU|Data_memory|st_data2[7]~25_combout  & (\LSU|Data_memory|Mux0~2_combout )))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[7]~25_combout ))))

	.dataa(\LSU|Data_memory|Mux0~2_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|Mux0~3_combout ),
	.datad(\LSU|Data_memory|st_data2[7]~25_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[7]~26 .lut_mask = 16'hF388;
defparam \LSU|Data_memory|st_data2[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data2[7]~27 (
// Equation(s):
// \LSU|Data_memory|st_data2[7]~27_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data2[7]~26_combout )

	.dataa(\LSU|comb~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data2[7]~26_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[7]~27 .lut_mask = 16'hAA00;
defparam \LSU|Data_memory|st_data2[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data2[7]~27_combout ,\LSU|Data_memory|st_data2[6]~24_combout }),
	.portbaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank2|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \LSU|Data_memory|Mux132~2 (
// Equation(s):
// \LSU|Data_memory|Mux132~2_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout )))

	.dataa(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux132~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux132~2 .lut_mask = 16'hAFA0;
defparam \LSU|Data_memory|Mux132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \LSU|ld_data[19]~245 (
// Equation(s):
// \LSU|ld_data[19]~245_combout  = ((!\Instruction_Memory|Mux10~0_combout  & !\LSU|comb~0_combout )) # (!\LSU|data_memory_en~combout )

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[19]~245_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[19]~245 .lut_mask = 16'h03FF;
defparam \LSU|ld_data[19]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][6]~6 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][6]~6_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux49~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux57~2_combout )))

	.dataa(\register_file|Mux49~2_combout ),
	.datab(\register_file|Mux57~2_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][6]~6 .lut_mask = 16'hAACC;
defparam \LSU|Output_Periph|HEX|hex_io[2][6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N11
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][6]~6_combout ),
	.sdata(\register_file|Mux41~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][6]~regout ));

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Decoder0~3 (
// Equation(s):
// \LSU|Output_Periph|HEX|Decoder0~3_combout  = (!\ALU|Mux31~8_combout  & (!\ALU|Mux29~3_combout  & !\ALU|Mux30~6_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\ALU|Mux29~3_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Decoder0~3 .lut_mask = 16'h0003;
defparam \LSU|Output_Periph|HEX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[3][1]~14 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  = (!\ALU|Mux30~6_combout  & (\Instruction_Memory|Mux10~0_combout  & !\ALU|Mux29~3_combout ))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[3][1]~14 .lut_mask = 16'h0044;
defparam \LSU|Output_Periph|HEX|hex_io[3][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[3][1]~15 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|Decoder0~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (!\LSU|Data_memory|st_data0[4]~8_combout  & 
// (\LSU|Output_Periph|HEX|Decoder0~2_combout )))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~2_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[3][1]~15 .lut_mask = 16'hF044;
defparam \LSU|Output_Periph|HEX|hex_io[3][1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \register_file|Mux49~0 (
// Equation(s):
// \register_file|Mux49~0_combout  = (\register_file|regs[25][14]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(vcc),
	.datab(\register_file|regs[25][14]~regout ),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux49~0 .lut_mask = 16'h00C0;
defparam \register_file|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \register_file|regs[26][14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][14]~regout ));

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \register_file|Mux49~1 (
// Equation(s):
// \register_file|Mux49~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][14]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\register_file|regs[2][14]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux49~1 .lut_mask = 16'h0AF0;
defparam \register_file|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \register_file|Mux49~2 (
// Equation(s):
// \register_file|Mux49~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux49~1_combout  & (\register_file|Mux49~0_combout )) # (!\register_file|Mux49~1_combout  & ((\register_file|regs[26][14]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux49~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|Mux49~0_combout ),
	.datac(\register_file|regs[26][14]~regout ),
	.datad(\register_file|Mux49~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux49~2 .lut_mask = 16'hDDA0;
defparam \register_file|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \register_file|Mux49~3 (
// Equation(s):
// \register_file|Mux49~3_combout  = (\register_file|Mux49~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(vcc),
	.datab(\register_file|Mux49~2_combout ),
	.datac(vcc),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register_file|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux49~3 .lut_mask = 16'h00CC;
defparam \register_file|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector28~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector28~1_combout  = (\LSU|Output_Periph|HEX|Selector28~0_combout  & (((\register_file|Mux33~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ))) # (!\LSU|Output_Periph|HEX|Selector28~0_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\register_file|Mux49~3_combout ))))

	.dataa(\LSU|Output_Periph|HEX|Selector28~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux33~3_combout ),
	.datad(\register_file|Mux49~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector28~1 .lut_mask = 16'hE6A2;
defparam \LSU|Output_Periph|HEX|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[3][0]~16 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[3][0]~16_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & (!\ALU|Mux31~8_combout )) # (!\ALU|Mux30~6_combout  & ((!\ALU_Control|Decoder0~2_combout )))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\ALU_Control|Decoder0~2_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[3][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[3][0]~16 .lut_mask = 16'h0047;
defparam \LSU|Output_Periph|HEX|hex_io[3][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[3][0]~17 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[3][0]~17_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~4_combout ) # ((!\LSU|Data_memory|st_data0[4]~8_combout  & \LSU|Output_Periph|HEX|hex_io[3][0]~16_combout ))))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][0]~16_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~4_combout ),
	.datad(\LSU|Output_Periph|comb~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[3][0]~17 .lut_mask = 16'hF400;
defparam \LSU|Output_Periph|HEX|hex_io[3][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N25
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][6]~regout ));

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \LSU|Output_Periph|Mux17~0 (
// Equation(s):
// \LSU|Output_Periph|Mux17~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[5][6]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][6]~regout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][6]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux17~0 .lut_mask = 16'h00AC;
defparam \LSU|Output_Periph|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \LSU|Output_Periph|Mux17~1 (
// Equation(s):
// \LSU|Output_Periph|Mux17~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux17~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][6]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|Output_Periph|Mux17~0_combout ),
	.datad(\LSU|ld_data[17]~238_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux17~1 .lut_mask = 16'hF800;
defparam \LSU|Output_Periph|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \LSU|ld_data[22]~282 (
// Equation(s):
// \LSU|ld_data[22]~282_combout  = (\LSU|ld_data[19]~352_combout  & (((\LSU|Output_Periph|Mux17~1_combout ) # (!\LSU|ld_data[19]~351_combout )))) # (!\LSU|ld_data[19]~352_combout  & (\LSU|ld_data[22]~281_combout  & ((\LSU|ld_data[19]~351_combout ))))

	.dataa(\LSU|ld_data[22]~281_combout ),
	.datab(\LSU|Output_Periph|Mux17~1_combout ),
	.datac(\LSU|ld_data[19]~352_combout ),
	.datad(\LSU|ld_data[19]~351_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~282_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~282 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[22]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \LSU|ld_data[22]~283 (
// Equation(s):
// \LSU|ld_data[22]~283_combout  = (\LSU|ld_data[19]~237_combout  & ((\LSU|ld_data[22]~282_combout  & (\LSU|Output_Periph|ld_data~7_combout )) # (!\LSU|ld_data[22]~282_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][6]~regout ))))) # 
// (!\LSU|ld_data[19]~237_combout  & (((\LSU|ld_data[22]~282_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~7_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][6]~regout ),
	.datac(\LSU|ld_data[19]~237_combout ),
	.datad(\LSU|ld_data[22]~282_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~283_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~283 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[22]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \LSU|ld_data[22]~284 (
// Equation(s):
// \LSU|ld_data[22]~284_combout  = (\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[22]~283_combout ))) # (!\LSU|ld_data[19]~242_combout  & (\LSU|Output_Periph|Mux0~0_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & 
// (((\LSU|ld_data[19]~242_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|ld_data[22]~283_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[19]~242_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~284_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~284 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[22]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \LSU|ld_data[22]~285 (
// Equation(s):
// \LSU|ld_data[22]~285_combout  = (\LSU|Output_Periph|comb~2_combout  & (((\LSU|ld_data[22]~284_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[22]~284_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[22]~284_combout  
// & ((\LSU|Mux14~0_combout )))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|Mux14~0_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[22]~284_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~285_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~285 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[22]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \LSU|ld_data[22]~286 (
// Equation(s):
// \LSU|ld_data[22]~286_combout  = (\LSU|ld_data[19]~246_combout  & (\LSU|ld_data[19]~245_combout  & (\LSU|Data_memory|Mux162~1_combout ))) # (!\LSU|ld_data[19]~246_combout  & (((\LSU|ld_data[22]~285_combout )) # (!\LSU|ld_data[19]~245_combout )))

	.dataa(\LSU|ld_data[19]~246_combout ),
	.datab(\LSU|ld_data[19]~245_combout ),
	.datac(\LSU|Data_memory|Mux162~1_combout ),
	.datad(\LSU|ld_data[22]~285_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~286_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~286 .lut_mask = 16'hD591;
defparam \LSU|ld_data[22]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \LSU|ld_data[22]~287 (
// Equation(s):
// \LSU|ld_data[22]~287_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[22]~286_combout  & ((\LSU|Data_memory|Mux132~2_combout ))) # (!\LSU|ld_data[22]~286_combout  & (\LSU|Data_memory|Mux132~3_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[22]~286_combout ))))

	.dataa(\LSU|Data_memory|Mux132~3_combout ),
	.datab(\LSU|Data_memory|Mux132~2_combout ),
	.datac(\LSU|ld_data[19]~235_combout ),
	.datad(\LSU|ld_data[22]~286_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~287_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~287 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[22]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \LSU|ld_data[22]~288 (
// Equation(s):
// \LSU|ld_data[22]~288_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[22]~287_combout ))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|ld_data[19]~249_combout ),
	.datac(vcc),
	.datad(\LSU|ld_data[22]~287_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[22]~288_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[22]~288 .lut_mask = 16'h1100;
defparam \LSU|ld_data[22]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \WB_MUX|Mux9~0 (
// Equation(s):
// \WB_MUX|Mux9~0_combout  = (\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[22]~288_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout )))) 
// # (!\Control_Unit|WideOr3~4_combout  & (\Instruction_Memory|Mux10~0_combout ))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[22].F|S~combout ),
	.datad(\LSU|ld_data[22]~288_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux9~0 .lut_mask = 16'hEC64;
defparam \WB_MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \WB_MUX|Mux9~1 (
// Equation(s):
// \WB_MUX|Mux9~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux9~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux9~0_combout  & (\MUX_operand_b|Out[22]~47_combout )) # (!\WB_MUX|Mux9~0_combout  & ((\ALU|Mux9~5_combout )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[22]~47_combout ),
	.datac(\ALU|Mux9~5_combout ),
	.datad(\WB_MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux9~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \register_file|regs~33 (
// Equation(s):
// \register_file|regs~33_combout  = (\WB_MUX|Mux9~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\WB_MUX|Mux9~1_combout ),
	.datad(\Instruction_Memory|Mux0~0_combout ),
	.cin(gnd),
	.combout(\register_file|regs~33_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~33 .lut_mask = 16'hB0F0;
defparam \register_file|regs~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \register_file|regs[26][22]~feeder (
// Equation(s):
// \register_file|regs[26][22]~feeder_combout  = \register_file|regs~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~33_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][22]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \register_file|regs[26][22] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][22]~regout ));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \register_file|Mux41~0 (
// Equation(s):
// \register_file|Mux41~0_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][22]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][22]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux41~0 .lut_mask = 16'h3000;
defparam \register_file|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \register_file|Mux41~1 (
// Equation(s):
// \register_file|Mux41~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][22]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\register_file|regs[2][22]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux31~0_combout ),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux41~1 .lut_mask = 16'h0AF0;
defparam \register_file|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \register_file|Mux41~2 (
// Equation(s):
// \register_file|Mux41~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux41~1_combout  & ((\register_file|Mux41~0_combout ))) # (!\register_file|Mux41~1_combout  & (\register_file|regs[26][22]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux41~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][22]~regout ),
	.datac(\register_file|Mux41~0_combout ),
	.datad(\register_file|Mux41~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux41~2 .lut_mask = 16'hF588;
defparam \register_file|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneii_lcell_comb \register_file|Mux41~3 (
// Equation(s):
// \register_file|Mux41~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux41~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux41~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux41~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data2[6]~22 (
// Equation(s):
// \LSU|Data_memory|st_data2[6]~22_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & (((\register_file|Mux41~3_combout ) # (!\LSU|Data_memory|st_data2[0]~28_combout )))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux57~3_combout  & 
// ((\LSU|Data_memory|st_data2[0]~28_combout ))))

	.dataa(\register_file|Mux57~3_combout ),
	.datab(\register_file|Mux41~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[6]~22 .lut_mask = 16'hCAF0;
defparam \LSU|Data_memory|st_data2[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data2[6]~23 (
// Equation(s):
// \LSU|Data_memory|st_data2[6]~23_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[6]~22_combout  & (\LSU|Data_memory|Mux1~3_combout )) # (!\LSU|Data_memory|st_data2[6]~22_combout  & ((\LSU|Data_memory|Mux1~2_combout ))))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[6]~22_combout ))))

	.dataa(\LSU|Data_memory|Mux1~3_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|st_data2[6]~22_combout ),
	.datad(\LSU|Data_memory|Mux1~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[6]~23 .lut_mask = 16'hBCB0;
defparam \LSU|Data_memory|st_data2[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data2[6]~24 (
// Equation(s):
// \LSU|Data_memory|st_data2[6]~24_combout  = (\LSU|Data_memory|st_data2[6]~23_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data2[6]~23_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[6]~24 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data2[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux107~3 (
// Equation(s):
// \LSU|Data_memory|Mux107~3_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux107~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux107~3 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \LSU|ld_data[15]~217 (
// Equation(s):
// \LSU|ld_data[15]~217_combout  = (\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux31~8_combout  & (\LSU|Data_memory|Mux107~3_combout )) # (!\ALU|Mux31~8_combout  & ((\LSU|Data_memory|Mux107~0_combout )))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|Data_memory|Mux107~3_combout ),
	.datad(\LSU|Data_memory|Mux107~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~217_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~217 .lut_mask = 16'hA280;
defparam \LSU|ld_data[15]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \LSU|ld_data[15]~218 (
// Equation(s):
// \LSU|ld_data[15]~218_combout  = (\LSU|data_memory_en~combout  & ((\LSU|ld_data[15]~217_combout ) # ((!\Instruction_Memory|Mux10~0_combout  & \LSU|Data_memory|Mux162~1_combout ))))

	.dataa(\LSU|data_memory_en~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|ld_data[15]~217_combout ),
	.datad(\LSU|Data_memory|Mux162~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~218_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~218 .lut_mask = 16'hA2A0;
defparam \LSU|ld_data[15]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \LSU|ld_data[15]~223 (
// Equation(s):
// \LSU|ld_data[15]~223_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[15]~218_combout ) # ((!\LSU|data_memory_en~combout  & \LSU|ld_data[15]~222_combout ))))

	.dataa(\LSU|data_memory_en~combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[15]~222_combout ),
	.datad(\LSU|ld_data[15]~218_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[15]~223_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[15]~223 .lut_mask = 16'h3310;
defparam \LSU|ld_data[15]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \WB_MUX|Mux16~1 (
// Equation(s):
// \WB_MUX|Mux16~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux16~0_combout  & (\MUX_operand_b|Out[15]~34_combout )) # (!\WB_MUX|Mux16~0_combout  & ((\LSU|ld_data[15]~223_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux16~0_combout ))))

	.dataa(\MUX_operand_b|Out[15]~34_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\WB_MUX|Mux16~0_combout ),
	.datad(\LSU|ld_data[15]~223_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux16~1 .lut_mask = 16'hBCB0;
defparam \WB_MUX|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \register_file|regs~26 (
// Equation(s):
// \register_file|regs~26_combout  = (\WB_MUX|Mux16~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux16~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~26_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~26 .lut_mask = 16'hF700;
defparam \register_file|regs~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \register_file|regs[2][15]~feeder (
// Equation(s):
// \register_file|regs[2][15]~feeder_combout  = \register_file|regs~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~26_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][15]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N21
cycloneii_lcell_ff \register_file|regs[2][15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][15]~regout ));

// Location: LCCOMB_X30_Y15_N10
cycloneii_lcell_comb \register_file|Mux16~0 (
// Equation(s):
// \register_file|Mux16~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[2][15]~regout  & \Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[25][15]~regout  & 
// ((!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[25][15]~regout ),
	.datab(\register_file|regs[2][15]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux16~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[15]~27 (
// Equation(s):
// \ALU|shifter|bsl|s1[15]~27_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux18~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux16~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux16~0_combout ),
	.datad(\register_file|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[15]~27 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \ALU|shifter|bsl|s1[15]~17 (
// Equation(s):
// \ALU|shifter|bsl|s1[15]~17_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux19~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux17~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux19~0_combout ),
	.datad(\register_file|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[15]~17 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s1[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[15]~28 (
// Equation(s):
// \ALU|shifter|bsl|s1[15]~28_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[15]~17_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[15]~27_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[15]~27_combout ),
	.datad(\ALU|shifter|bsl|s1[15]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[15]~28 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s2[15]~10 (
// Equation(s):
// \ALU|shifter|bsl|s2[15]~10_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[11]~26_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[15]~28_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[11]~26_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsl|s1[15]~28_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[15]~10 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsl|s2[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s1[19]~33 (
// Equation(s):
// \ALU|shifter|bsl|s1[19]~33_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux15~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux13~0_combout )))

	.dataa(\register_file|Mux15~0_combout ),
	.datab(vcc),
	.datac(\register_file|Mux13~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[19]~33 .lut_mask = 16'hAAF0;
defparam \ALU|shifter|bsl|s1[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s1[19]~36 (
// Equation(s):
// \ALU|shifter|bsl|s1[19]~36_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[19]~33_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[20]~35_combout ))

	.dataa(\ALU|shifter|bsl|s1[20]~35_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\ALU|shifter|bsl|s1[19]~33_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[19]~36 .lut_mask = 16'hFA0A;
defparam \ALU|shifter|bsl|s1[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \ALU|shifter|bsl|s2[23]~22 (
// Equation(s):
// \ALU|shifter|bsl|s2[23]~22_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[19]~36_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[23]~44_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[19]~36_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsl|s1[23]~44_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[23]~22 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsl|s2[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \ALU|Mux8~1 (
// Equation(s):
// \ALU|Mux8~1_combout  = (\ALU|Mux8~0_combout  & (((\ALU|shifter|bsl|s2[15]~10_combout )) # (!\ALU|Mux12~1_combout ))) # (!\ALU|Mux8~0_combout  & (\ALU|Mux12~1_combout  & ((\ALU|shifter|bsl|s2[23]~22_combout ))))

	.dataa(\ALU|Mux8~0_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsl|s2[15]~10_combout ),
	.datad(\ALU|shifter|bsl|s2[23]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~1 .lut_mask = 16'hE6A2;
defparam \ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \ALU|Mux8~2 (
// Equation(s):
// \ALU|Mux8~2_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux8~1_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|Mux12~0_combout ),
	.datad(\ALU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~2 .lut_mask = 16'hEFCC;
defparam \ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0_combout  = \register_file|Mux8~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux40~2_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux8~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux40~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0 .lut_mask = 16'h3CCC;
defparam \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6_combout  = (\register_file|Mux9~0_combout  & ((\ALU|Adder|B_checked [22]) # ((\ALU|Adder|B_checked [21] & \register_file|Mux10~0_combout )))) # (!\register_file|Mux9~0_combout  & (\ALU|Adder|B_checked [21] & 
// (\register_file|Mux10~0_combout  & \ALU|Adder|B_checked [22])))

	.dataa(\register_file|Mux9~0_combout ),
	.datab(\ALU|Adder|B_checked [21]),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Adder|B_checked [22]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6 .lut_mask = 16'hEA80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout  = (\register_file|Mux9~0_combout  & ((\ALU|Adder|B_checked [21]) # ((\register_file|Mux10~0_combout )))) # (!\register_file|Mux9~0_combout  & (\ALU|Adder|B_checked [22] & ((\ALU|Adder|B_checked 
// [21]) # (\register_file|Mux10~0_combout ))))

	.dataa(\register_file|Mux9~0_combout ),
	.datab(\ALU|Adder|B_checked [21]),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Adder|B_checked [22]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2 .lut_mask = 16'hFCA8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout ) # ((\ALU|Adder|B_checked [20] & \register_file|Mux11~0_combout ))))

	.dataa(\ALU|Adder|B_checked [20]),
	.datab(\register_file|Mux11~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7 .lut_mask = 16'hF080;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [3] = \ALU|Adder|B_checked [23] $ (\register_file|Mux8~0_combout  $ (((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7_combout ))))

	.dataa(\ALU|Adder|B_checked [23]),
	.datab(\register_file|Mux8~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[3] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \ALU|Mux8~3 (
// Equation(s):
// \ALU|Mux8~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~3 .lut_mask = 16'hB931;
defparam \ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \ALU|Mux8~4 (
// Equation(s):
// \ALU|Mux8~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux8~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[23]~48_combout  & ((\register_file|Mux8~0_combout ) # (!\ALU|Mux8~3_combout ))) # (!\MUX_operand_b|Out[23]~48_combout  & 
// (\register_file|Mux8~0_combout  & !\ALU|Mux8~3_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[23]~48_combout ),
	.datac(\register_file|Mux8~0_combout ),
	.datad(\ALU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~4 .lut_mask = 16'hEA54;
defparam \ALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \ALU|Mux8~5 (
// Equation(s):
// \ALU|Mux8~5_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux8~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux8~4_combout )))) # (!\ALU|Mux16~0_combout  & (((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux8~4_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU|Mux8~2_combout ),
	.datac(\ALU_Control|Operation[3]~0_combout ),
	.datad(\ALU|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~5 .lut_mask = 16'hF888;
defparam \ALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \WB_MUX|Mux8~0 (
// Equation(s):
// \WB_MUX|Mux8~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|WideOr3~4_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout )) 
// # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux8~5_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout ),
	.datad(\ALU|Mux8~5_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux8~0 .lut_mask = 16'h7362;
defparam \WB_MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \LSU|Data_memory|Mux107~4 (
// Equation(s):
// \LSU|Data_memory|Mux107~4_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))

	.dataa(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux107~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux107~4 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \LSU|ld_data~290 (
// Equation(s):
// \LSU|ld_data~290_combout  = (\Instruction_Memory|Mux11~0_combout  & (\LSU|Input_Periph|ld_data [15])) # (!\Instruction_Memory|Mux11~0_combout  & ((\LSU|Input_Periph|ld_data [7])))

	.dataa(\LSU|Input_Periph|ld_data [15]),
	.datab(\LSU|Input_Periph|ld_data [7]),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~290_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~290 .lut_mask = 16'hAACC;
defparam \LSU|ld_data~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \LSU|ld_data~227 (
// Equation(s):
// \LSU|ld_data~227_combout  = (\Instruction_Memory|Mux11~0_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [15]))) # (!\Instruction_Memory|Mux11~0_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7]))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [15]),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~227_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~227 .lut_mask = 16'hCCAA;
defparam \LSU|ld_data~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \LSU|Output_Periph|Mux58~0 (
// Equation(s):
// \LSU|Output_Periph|Mux58~0_combout  = (\ALU|Mux27~8_combout  & ((\ALU|Mux26~7_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [7]))) # (!\ALU|Mux26~7_combout  & (\LSU|Output_Periph|LED|o_io_ledg [7]))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledg [7]),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux58~0 .lut_mask = 16'hE200;
defparam \LSU|Output_Periph|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \LSU|ld_data~289 (
// Equation(s):
// \LSU|ld_data~289_combout  = (\Instruction_Memory|Mux11~0_combout  & (\LSU|ld_data~227_combout  & (!\ALU|Mux27~8_combout ))) # (!\Instruction_Memory|Mux11~0_combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((\LSU|ld_data~227_combout  & 
// !\ALU|Mux27~8_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\LSU|ld_data~227_combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|Output_Periph|Mux58~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~289_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~289 .lut_mask = 16'h5D0C;
defparam \LSU|ld_data~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \LSU|ld_data~291 (
// Equation(s):
// \LSU|ld_data~291_combout  = (\LSU|output_periph_en~combout  & (\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data~289_combout )))) # (!\LSU|output_periph_en~combout  & (((\LSU|ld_data~290_combout ))))

	.dataa(\LSU|ld_data[2]~34_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|ld_data~290_combout ),
	.datad(\LSU|ld_data~289_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~291_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~291 .lut_mask = 16'hB830;
defparam \LSU|ld_data~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \LSU|ld_data~292 (
// Equation(s):
// \LSU|ld_data~292_combout  = (!\Instruction_Memory|Mux10~0_combout  & \LSU|ld_data~291_combout )

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LSU|ld_data~291_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data~292_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data~292 .lut_mask = 16'h5500;
defparam \LSU|ld_data~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \LSU|ld_data[23]~293 (
// Equation(s):
// \LSU|ld_data[23]~293_combout  = (\LSU|ld_data[19]~246_combout  & (\LSU|ld_data[19]~245_combout  & ((\LSU|Data_memory|Mux162~1_combout )))) # (!\LSU|ld_data[19]~246_combout  & (((\LSU|ld_data~292_combout )) # (!\LSU|ld_data[19]~245_combout )))

	.dataa(\LSU|ld_data[19]~246_combout ),
	.datab(\LSU|ld_data[19]~245_combout ),
	.datac(\LSU|ld_data~292_combout ),
	.datad(\LSU|Data_memory|Mux162~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[23]~293_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[23]~293 .lut_mask = 16'hD951;
defparam \LSU|ld_data[23]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \LSU|ld_data[23]~294 (
// Equation(s):
// \LSU|ld_data[23]~294_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[23]~293_combout  & (\LSU|Data_memory|Mux107~3_combout )) # (!\LSU|ld_data[23]~293_combout  & ((\LSU|Data_memory|Mux107~4_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[23]~293_combout ))))

	.dataa(\LSU|Data_memory|Mux107~3_combout ),
	.datab(\LSU|Data_memory|Mux107~4_combout ),
	.datac(\LSU|ld_data[19]~235_combout ),
	.datad(\LSU|ld_data[23]~293_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[23]~294_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[23]~294 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[23]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \LSU|ld_data[23]~295 (
// Equation(s):
// \LSU|ld_data[23]~295_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[23]~294_combout ))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(vcc),
	.datac(\LSU|ld_data[19]~249_combout ),
	.datad(\LSU|ld_data[23]~294_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[23]~295_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[23]~295 .lut_mask = 16'h0500;
defparam \LSU|ld_data[23]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \WB_MUX|Mux8~1 (
// Equation(s):
// \WB_MUX|Mux8~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux8~0_combout  & (\MUX_operand_b|Out[23]~48_combout )) # (!\WB_MUX|Mux8~0_combout  & ((\LSU|ld_data[23]~295_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux8~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[23]~48_combout ),
	.datac(\WB_MUX|Mux8~0_combout ),
	.datad(\LSU|ld_data[23]~295_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux8~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \register_file|regs~34 (
// Equation(s):
// \register_file|regs~34_combout  = (\WB_MUX|Mux8~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux8~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~34_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~34 .lut_mask = 16'hF700;
defparam \register_file|regs~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \register_file|regs[25][23] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][23]~regout ));

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \register_file|Mux8~0 (
// Equation(s):
// \register_file|Mux8~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][23]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][23]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][23]~regout ),
	.datab(\register_file|regs[25][23]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux8~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[26]~49 (
// Equation(s):
// \ALU|shifter|bsl|s1[26]~49_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux8~0_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux7~0_combout )))))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(\register_file|Mux8~0_combout ),
	.datac(\register_file|Mux7~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[26]~49 .lut_mask = 16'hD800;
defparam \ALU|shifter|bsl|s1[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[26]~50 (
// Equation(s):
// \ALU|shifter|bsl|s1[26]~50_combout  = (\ALU|shifter|bsl|s1[26]~49_combout ) # ((!\MUX_operand_b|Out[1]~58_combout  & \ALU|shifter|bsl|s0[26]~1_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\ALU|shifter|bsl|s1[26]~49_combout ),
	.datad(\ALU|shifter|bsl|s0[26]~1_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[26]~50 .lut_mask = 16'hF3F0;
defparam \ALU|shifter|bsl|s1[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \ALU|shifter|bsl|s1[23]~41 (
// Equation(s):
// \ALU|shifter|bsl|s1[23]~41_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux11~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux9~0_combout ))

	.dataa(\register_file|Mux9~0_combout ),
	.datab(\register_file|Mux11~0_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[23]~41 .lut_mask = 16'hCCAA;
defparam \ALU|shifter|bsl|s1[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s1[22]~39 (
// Equation(s):
// \ALU|shifter|bsl|s1[22]~39_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux12~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux10~0_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux12~0_combout ),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[22]~39 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s1[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[22]~42 (
// Equation(s):
// \ALU|shifter|bsl|s1[22]~42_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[22]~39_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[23]~41_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(\ALU|shifter|bsl|s1[23]~41_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsl|s1[22]~39_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[22]~42 .lut_mask = 16'hEE44;
defparam \ALU|shifter|bsl|s1[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \ALU|Mux5~2 (
// Equation(s):
// \ALU|Mux5~2_combout  = (\ALU|Mux27~0_combout  & (((\ALU|Mux27~2_combout )))) # (!\ALU|Mux27~0_combout  & ((\ALU|Mux27~2_combout  & ((\ALU|shifter|bsl|s1[22]~42_combout ))) # (!\ALU|Mux27~2_combout  & (\ALU|shifter|bsl|s1[26]~50_combout ))))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsl|s1[26]~50_combout ),
	.datac(\ALU|shifter|bsl|s1[22]~42_combout ),
	.datad(\ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~2 .lut_mask = 16'hFA44;
defparam \ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \ALU|shifter|bsl|s1[14]~18 (
// Equation(s):
// \ALU|shifter|bsl|s1[14]~18_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[14]~11_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[15]~17_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[15]~17_combout ),
	.datad(\ALU|shifter|bsl|s1[14]~11_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[14]~18 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s1[18]~34 (
// Equation(s):
// \ALU|shifter|bsl|s1[18]~34_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[17]~31_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[19]~33_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[17]~31_combout ),
	.datad(\ALU|shifter|bsl|s1[19]~33_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[18]~34 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s1[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \ALU|shifter|bsl|s2[18]~17 (
// Equation(s):
// \ALU|shifter|bsl|s2[18]~17_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[14]~18_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[18]~34_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[14]~18_combout ),
	.datad(\ALU|shifter|bsl|s1[18]~34_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[18]~17 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \ALU|Mux5~3 (
// Equation(s):
// \ALU|Mux5~3_combout  = (\ALU|Mux27~0_combout  & ((\ALU|Mux5~2_combout  & (\ALU|shifter|bsl|s3[10]~18_combout )) # (!\ALU|Mux5~2_combout  & ((\ALU|shifter|bsl|s2[18]~17_combout ))))) # (!\ALU|Mux27~0_combout  & (((\ALU|Mux5~2_combout ))))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsl|s3[10]~18_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|shifter|bsl|s2[18]~17_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~3 .lut_mask = 16'hDAD0;
defparam \ALU|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0_combout  = \register_file|Mux5~0_combout  $ (((\register_file|Mux37~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux37~2_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0 .lut_mask = 16'h7788;
defparam \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \ALU|Adder|B_checked[25] (
// Equation(s):
// \ALU|Adder|B_checked [25] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux38~2_combout ))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(\register_file|Mux38~2_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [25]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[25] .lut_mask = 16'hFFA0;
defparam \ALU|Adder|B_checked[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \ALU|Adder|B_checked[24] (
// Equation(s):
// \ALU|Adder|B_checked [24] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux39~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux39~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [24]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[24] .lut_mask = 16'hEEAA;
defparam \ALU|Adder|B_checked[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \ALU|Adder|B_checked[23] (
// Equation(s):
// \ALU|Adder|B_checked [23] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux40~2_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux40~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [23]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[23] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0] & (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\register_file|Mux8~0_combout ) # (\ALU|Adder|B_checked [23]))))

	.dataa(\register_file|Mux8~0_combout ),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P [0]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.datad(\ALU|Adder|B_checked [23]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0 .lut_mask = 16'hC080;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \ALU|Adder|CLA1|C~0 (
// Equation(s):
// \ALU|Adder|CLA1|C~0_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout )

	.dataa(vcc),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0_combout ),
	.datac(vcc),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~0 .lut_mask = 16'hCC00;
defparam \ALU|Adder|CLA1|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \ALU|Adder|CLA1|C~3 (
// Equation(s):
// \ALU|Adder|CLA1|C~3_combout  = (\register_file|Mux9~0_combout  & ((\ALU|Adder|B_checked [22]) # ((\ALU|Adder|B_checked [21] & \register_file|Mux10~0_combout )))) # (!\register_file|Mux9~0_combout  & (\ALU|Adder|B_checked [21] & 
// (\register_file|Mux10~0_combout  & \ALU|Adder|B_checked [22])))

	.dataa(\register_file|Mux9~0_combout ),
	.datab(\ALU|Adder|B_checked [21]),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Adder|B_checked [22]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~3 .lut_mask = 16'hEA80;
defparam \ALU|Adder|CLA1|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \ALU|Adder|B_checked[20] (
// Equation(s):
// \ALU|Adder|B_checked [20] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux43~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\register_file|Mux43~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [20]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[20] .lut_mask = 16'hFAAA;
defparam \ALU|Adder|B_checked[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \ALU|Adder|CLA1|C~2 (
// Equation(s):
// \ALU|Adder|CLA1|C~2_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout  & (\register_file|Mux11~0_combout  & \ALU|Adder|B_checked [20]))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.datab(vcc),
	.datac(\register_file|Mux11~0_combout ),
	.datad(\ALU|Adder|B_checked [20]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~2 .lut_mask = 16'hA000;
defparam \ALU|Adder|CLA1|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \ALU|Adder|CLA1|C~4 (
// Equation(s):
// \ALU|Adder|CLA1|C~4_combout  = (\register_file|Mux8~0_combout  & ((\ALU|Adder|CLA1|C~3_combout ) # ((\ALU|Adder|CLA1|C~2_combout ) # (\ALU|Adder|B_checked [23])))) # (!\register_file|Mux8~0_combout  & (\ALU|Adder|B_checked [23] & 
// ((\ALU|Adder|CLA1|C~3_combout ) # (\ALU|Adder|CLA1|C~2_combout ))))

	.dataa(\register_file|Mux8~0_combout ),
	.datab(\ALU|Adder|CLA1|C~3_combout ),
	.datac(\ALU|Adder|CLA1|C~2_combout ),
	.datad(\ALU|Adder|B_checked [23]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~4 .lut_mask = 16'hFEA8;
defparam \ALU|Adder|CLA1|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|C~11 (
// Equation(s):
// \ALU|Adder|CLA1|C~11_combout  = (\ALU|Adder|CLA1|C~4_combout ) # ((\ALU|Adder|CLA1|C~10_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ))))

	.dataa(\ALU|Adder|CLA1|C~10_combout ),
	.datab(\ALU|Adder|CLA1|C~4_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~11 .lut_mask = 16'hEEEC;
defparam \ALU|Adder|CLA1|C~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout  = (\register_file|Mux7~0_combout  & (((\ALU|Adder|CLA1|C~0_combout ) # (\ALU|Adder|CLA1|C~11_combout )))) # (!\register_file|Mux7~0_combout  & (\ALU|Adder|B_checked [24] & 
// ((\ALU|Adder|CLA1|C~0_combout ) # (\ALU|Adder|CLA1|C~11_combout ))))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\ALU|Adder|B_checked [24]),
	.datac(\ALU|Adder|CLA1|C~0_combout ),
	.datad(\ALU|Adder|CLA1|C~11_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1 .lut_mask = 16'hEEE0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C [1] = (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout  & ((\ALU|Adder|B_checked [25]) # (\register_file|Mux6~0_combout ))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3_combout ),
	.datab(\ALU|Adder|B_checked [25]),
	.datac(\register_file|Mux6~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[1] .lut_mask = 16'hFEAA;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [2] = \ALU|Adder|B_checked [26] $ (\register_file|Mux5~0_combout  $ (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C [1]))

	.dataa(\ALU|Adder|B_checked [26]),
	.datab(\register_file|Mux5~0_combout ),
	.datac(vcc),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C [1]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[2] .lut_mask = 16'h9966;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \ALU|Mux5~0 (
// Equation(s):
// \ALU|Mux5~0_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [2]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~0 .lut_mask = 16'hAD0D;
defparam \ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \ALU|Mux5~1 (
// Equation(s):
// \ALU|Mux5~1_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux5~0_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux5~0_combout  & ((\MUX_operand_b|Out[26]~51_combout ) # (!\ALU|Mux5~0_combout ))) # (!\register_file|Mux5~0_combout  & 
// (\MUX_operand_b|Out[26]~51_combout  & !\ALU|Mux5~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux5~0_combout ),
	.datac(\MUX_operand_b|Out[26]~51_combout ),
	.datad(\ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~1 .lut_mask = 16'hEA54;
defparam \ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \ALU|Mux5~4 (
// Equation(s):
// \ALU|Mux5~4_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux5~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (!\ALU|Mux31~3_combout  & (\ALU|Mux5~3_combout )))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|Mux5~3_combout ),
	.datac(\ALU_Control|Operation[3]~0_combout ),
	.datad(\ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~4 .lut_mask = 16'hF404;
defparam \ALU|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~10 (
// Equation(s):
// \LSU|Output_Periph|ld_data~10_combout  = (\LSU|Output_Periph|HEX|hex_io[6][2]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~10 .lut_mask = 16'h0088;
defparam \LSU|Output_Periph|ld_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \LSU|ld_data[29]~299 (
// Equation(s):
// \LSU|ld_data[29]~299_combout  = (\ALU|Mux26~7_combout  & ((\ALU|Mux30~6_combout ) # (!\ALU|Mux31~8_combout )))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~299_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~299 .lut_mask = 16'hF500;
defparam \LSU|ld_data[29]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \LSU|ld_data[29]~296 (
// Equation(s):
// \LSU|ld_data[29]~296_combout  = (\ALU|Mux31~8_combout  & \ALU|Mux26~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux26~7_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~296_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~296 .lut_mask = 16'hF000;
defparam \LSU|ld_data[29]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \LSU|ld_data[26]~311 (
// Equation(s):
// \LSU|ld_data[26]~311_combout  = (\LSU|ld_data[29]~299_combout  & ((\LSU|Output_Periph|Mux21~1_combout ) # ((\LSU|ld_data[29]~296_combout )))) # (!\LSU|ld_data[29]~299_combout  & (((\LSU|Output_Periph|Mux0~0_combout  & !\LSU|ld_data[29]~296_combout ))))

	.dataa(\LSU|Output_Periph|Mux21~1_combout ),
	.datab(\LSU|Output_Periph|Mux0~0_combout ),
	.datac(\LSU|ld_data[29]~299_combout ),
	.datad(\LSU|ld_data[29]~296_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[26]~311_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[26]~311 .lut_mask = 16'hF0AC;
defparam \LSU|ld_data[26]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \LSU|ld_data[26]~312 (
// Equation(s):
// \LSU|ld_data[26]~312_combout  = (\LSU|ld_data[26]~311_combout  & (((\LSU|Output_Periph|ld_data~10_combout ) # (!\LSU|ld_data[29]~296_combout )))) # (!\LSU|ld_data[26]~311_combout  & (\LSU|Output_Periph|ld_data~3_combout  & ((\LSU|ld_data[29]~296_combout 
// ))))

	.dataa(\LSU|Output_Periph|ld_data~3_combout ),
	.datab(\LSU|Output_Periph|ld_data~10_combout ),
	.datac(\LSU|ld_data[26]~311_combout ),
	.datad(\LSU|ld_data[29]~296_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[26]~312_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[26]~312 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[26]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \LSU|ld_data[26]~313 (
// Equation(s):
// \LSU|ld_data[26]~313_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[26]~312_combout ))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|Output_Periph|Mux58~0_combout ),
	.datad(\LSU|ld_data[26]~312_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[26]~313_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[26]~313 .lut_mask = 16'hA2A0;
defparam \LSU|ld_data[26]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \LSU|ld_data[24]~297 (
// Equation(s):
// \LSU|ld_data[24]~297_combout  = (\ALU|Mux27~8_combout  & (((\LSU|Data_memory|st_data0[4]~8_combout )))) # (!\ALU|Mux27~8_combout  & ((\LSU|ld_data[19]~236_combout ) # ((!\LSU|ld_data[29]~296_combout ))))

	.dataa(\LSU|ld_data[19]~236_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|ld_data[29]~296_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~297_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~297 .lut_mask = 16'hCACF;
defparam \LSU|ld_data[24]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \LSU|ld_data[24]~298 (
// Equation(s):
// \LSU|ld_data[24]~298_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|output_periph_en~combout  & (\LSU|ld_data[24]~297_combout )) # (!\LSU|output_periph_en~combout  & ((!\LSU|ld_data[19]~249_combout )))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[24]~297_combout ),
	.datad(\LSU|ld_data[19]~249_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~298_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~298 .lut_mask = 16'h2031;
defparam \LSU|ld_data[24]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \register_file|Mux45~3 (
// Equation(s):
// \register_file|Mux45~3_combout  = (\register_file|Mux45~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(vcc),
	.datab(\register_file|Mux45~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux45~3 .lut_mask = 16'h0C0C;
defparam \register_file|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data2[2]~10 (
// Equation(s):
// \LSU|Data_memory|st_data2[2]~10_combout  = (\LSU|Data_memory|st_data2[0]~28_combout  & ((\LSU|Data_memory|st_data1[2]~0_combout  & ((\register_file|Mux45~3_combout ))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux61~3_combout )))) # 
// (!\LSU|Data_memory|st_data2[0]~28_combout  & (((\LSU|Data_memory|st_data1[2]~0_combout ))))

	.dataa(\register_file|Mux61~3_combout ),
	.datab(\register_file|Mux45~3_combout ),
	.datac(\LSU|Data_memory|st_data2[0]~28_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[2]~10 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data2[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \LSU|Data_memory|Mux5~3 (
// Equation(s):
// \LSU|Data_memory|Mux5~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux37~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux61~2_combout )))))

	.dataa(\register_file|Mux37~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux61~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux5~3 .lut_mask = 16'h2230;
defparam \LSU|Data_memory|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data2[2]~11 (
// Equation(s):
// \LSU|Data_memory|st_data2[2]~11_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[2]~10_combout  & ((\LSU|Data_memory|Mux5~3_combout ))) # (!\LSU|Data_memory|st_data2[2]~10_combout  & (\LSU|Data_memory|Mux5~2_combout )))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[2]~10_combout ))))

	.dataa(\LSU|Data_memory|Mux5~2_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|st_data2[2]~10_combout ),
	.datad(\LSU|Data_memory|Mux5~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[2]~11 .lut_mask = 16'hF838;
defparam \LSU|Data_memory|st_data2[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data2[2]~12 (
// Equation(s):
// \LSU|Data_memory|st_data2[2]~12_combout  = (\LSU|comb~0_combout  & \LSU|Data_memory|st_data2[2]~11_combout )

	.dataa(vcc),
	.datab(\LSU|comb~0_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|st_data2[2]~11_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[2]~12 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data2[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneii_lcell_comb \LSU|Data_memory|st_data2[3]~13 (
// Equation(s):
// \LSU|Data_memory|st_data2[3]~13_combout  = (\LSU|Data_memory|st_data1[2]~0_combout  & ((\register_file|Mux44~3_combout ) # ((!\LSU|Data_memory|st_data2[0]~28_combout )))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (((\register_file|Mux60~3_combout  & 
// \LSU|Data_memory|st_data2[0]~28_combout ))))

	.dataa(\register_file|Mux44~3_combout ),
	.datab(\register_file|Mux60~3_combout ),
	.datac(\LSU|Data_memory|st_data1[2]~0_combout ),
	.datad(\LSU|Data_memory|st_data2[0]~28_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[3]~13 .lut_mask = 16'hACF0;
defparam \LSU|Data_memory|st_data2[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneii_lcell_comb \LSU|Data_memory|st_data2[3]~14 (
// Equation(s):
// \LSU|Data_memory|st_data2[3]~14_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[3]~13_combout  & (\LSU|Data_memory|Mux4~3_combout )) # (!\LSU|Data_memory|st_data2[3]~13_combout  & ((\LSU|Data_memory|Mux4~2_combout ))))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[3]~13_combout ))))

	.dataa(\LSU|Data_memory|Mux4~3_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|Mux4~2_combout ),
	.datad(\LSU|Data_memory|st_data2[3]~13_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[3]~14 .lut_mask = 16'hBBC0;
defparam \LSU|Data_memory|st_data2[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \LSU|Data_memory|st_data2[3]~15 (
// Equation(s):
// \LSU|Data_memory|st_data2[3]~15_combout  = (\LSU|Data_memory|st_data2[3]~14_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data2[3]~14_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[3]~15 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data2[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data2[3]~15_combout ,\LSU|Data_memory|st_data2[2]~12_combout }),
	.portbaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank2|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \LSU|Data_memory|Mux136~1 (
// Equation(s):
// \LSU|Data_memory|Mux136~1_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )))

	.dataa(vcc),
	.datab(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux136~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux136~1 .lut_mask = 16'hCFC0;
defparam \LSU|Data_memory|Mux136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux136~3 (
// Equation(s):
// \LSU|Data_memory|Mux136~3_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )))

	.dataa(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux136~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux136~3 .lut_mask = 16'hAFA0;
defparam \LSU|Data_memory|Mux136~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \LSU|ld_data[24]~303 (
// Equation(s):
// \LSU|ld_data[24]~303_combout  = (\LSU|ld_data[19]~246_combout  & (((\LSU|ld_data[19]~245_combout  & \LSU|Data_memory|Mux162~1_combout )))) # (!\LSU|ld_data[19]~246_combout  & ((\LSU|Mux14~0_combout ) # ((!\LSU|ld_data[19]~245_combout ))))

	.dataa(\LSU|ld_data[19]~246_combout ),
	.datab(\LSU|Mux14~0_combout ),
	.datac(\LSU|ld_data[19]~245_combout ),
	.datad(\LSU|Data_memory|Mux162~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~303_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~303 .lut_mask = 16'hE545;
defparam \LSU|ld_data[24]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \LSU|ld_data[26]~314 (
// Equation(s):
// \LSU|ld_data[26]~314_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux136~3_combout ))) # (!\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux136~1_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux136~1_combout ),
	.datac(\LSU|Data_memory|Mux136~3_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[26]~314_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[26]~314 .lut_mask = 16'hF588;
defparam \LSU|ld_data[26]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \LSU|ld_data[26]~315 (
// Equation(s):
// \LSU|ld_data[26]~315_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[26]~313_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[26]~314_combout ))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[26]~313_combout ),
	.datac(\LSU|ld_data[24]~298_combout ),
	.datad(\LSU|ld_data[26]~314_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[26]~315_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[26]~315 .lut_mask = 16'hD0C0;
defparam \LSU|ld_data[26]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \WB_MUX|Mux5~0 (
// Equation(s):
// \WB_MUX|Mux5~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[26]~315_combout ) # (!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout  & 
// (\Control_Unit|WideOr3~4_combout )))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[26].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[26]~315_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux5~0 .lut_mask = 16'hEC2C;
defparam \WB_MUX|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \WB_MUX|Mux5~1 (
// Equation(s):
// \WB_MUX|Mux5~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux5~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux5~0_combout  & (\MUX_operand_b|Out[26]~51_combout )) # (!\WB_MUX|Mux5~0_combout  & ((\ALU|Mux5~4_combout )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[26]~51_combout ),
	.datac(\ALU|Mux5~4_combout ),
	.datad(\WB_MUX|Mux5~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux5~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \register_file|regs~37 (
// Equation(s):
// \register_file|regs~37_combout  = (\WB_MUX|Mux5~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux5~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~37_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~37 .lut_mask = 16'hBF00;
defparam \register_file|regs~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \register_file|regs[2][26] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][26]~regout ));

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \register_file|Mux5~0 (
// Equation(s):
// \register_file|Mux5~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\Instruction_Memory|Mux23~0_combout  & \register_file|regs[2][26]~regout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][26]~regout  & 
// (!\Instruction_Memory|Mux23~0_combout )))

	.dataa(\register_file|regs[25][26]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\register_file|regs[2][26]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux5~0 .lut_mask = 16'hC202;
defparam \register_file|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \ALU|shifter|bsl|s0[26]~1 (
// Equation(s):
// \ALU|shifter|bsl|s0[26]~1_combout  = (\MUX_operand_b|Out[0]~17_combout  & (((\register_file|Mux6~0_combout )))) # (!\MUX_operand_b|Out[0]~17_combout  & ((\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux6~0_combout )) # 
// (!\MUX_operand_b|Out[0]~20_combout  & ((\register_file|Mux5~0_combout )))))

	.dataa(\MUX_operand_b|Out[0]~17_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\register_file|Mux6~0_combout ),
	.datad(\register_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s0[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s0[26]~1 .lut_mask = 16'hF1E0;
defparam \ALU|shifter|bsl|s0[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \ALU|Mux29~4 (
// Equation(s):
// \ALU|Mux29~4_combout  = (\MUX_operand_b|Out[3]~27_combout ) # ((\MUX_operand_b|Out[1]~58_combout  & !\MUX_operand_b|Out[2]~24_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux29~4 .lut_mask = 16'hFF0C;
defparam \ALU|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s1[25]~45 (
// Equation(s):
// \ALU|shifter|bsl|s1[25]~45_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux9~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux7~0_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux9~0_combout ),
	.datac(\register_file|Mux7~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[25]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[25]~45 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s1[25]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s1[24]~46 (
// Equation(s):
// \ALU|shifter|bsl|s1[24]~46_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[24]~43_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[25]~45_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[24]~43_combout ),
	.datad(\ALU|shifter|bsl|s1[25]~45_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[24]~46 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s1[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneii_lcell_comb \register_file|Mux3~0 (
// Equation(s):
// \register_file|Mux3~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][28]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][28]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][28]~regout ),
	.datab(\register_file|regs[25][28]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux3~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s0[28]~3 (
// Equation(s):
// \ALU|shifter|bsl|s0[28]~3_combout  = (\MUX_operand_b|Out[0]~17_combout  & (((\register_file|Mux4~0_combout )))) # (!\MUX_operand_b|Out[0]~17_combout  & ((\MUX_operand_b|Out[0]~20_combout  & ((\register_file|Mux4~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux3~0_combout ))))

	.dataa(\MUX_operand_b|Out[0]~17_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\register_file|Mux3~0_combout ),
	.datad(\register_file|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s0[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s0[28]~3 .lut_mask = 16'hFE10;
defparam \ALU|shifter|bsl|s0[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \ALU|Mux3~1 (
// Equation(s):
// \ALU|Mux3~1_combout  = (\ALU|shifter|bsl|s3[0]~22_combout  & (!\ALU|Mux29~4_combout  & ((\ALU|shifter|bsl|s0[28]~3_combout )))) # (!\ALU|shifter|bsl|s3[0]~22_combout  & ((\ALU|Mux29~4_combout ) # ((\ALU|shifter|bsl|s1[24]~46_combout ))))

	.dataa(\ALU|shifter|bsl|s3[0]~22_combout ),
	.datab(\ALU|Mux29~4_combout ),
	.datac(\ALU|shifter|bsl|s1[24]~46_combout ),
	.datad(\ALU|shifter|bsl|s0[28]~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~1 .lut_mask = 16'h7654;
defparam \ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s2[20]~19 (
// Equation(s):
// \ALU|shifter|bsl|s2[20]~19_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[16]~30_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[20]~38_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[16]~30_combout ),
	.datad(\ALU|shifter|bsl|s1[20]~38_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[20]~19 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s2[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \ALU|Mux3~2 (
// Equation(s):
// \ALU|Mux3~2_combout  = (\ALU|Mux29~4_combout  & ((\ALU|Mux3~1_combout  & ((\ALU|shifter|bsl|s2[20]~19_combout ))) # (!\ALU|Mux3~1_combout  & (\ALU|shifter|bsl|s0[26]~1_combout )))) # (!\ALU|Mux29~4_combout  & (((\ALU|Mux3~1_combout ))))

	.dataa(\ALU|Mux29~4_combout ),
	.datab(\ALU|shifter|bsl|s0[26]~1_combout ),
	.datac(\ALU|Mux3~1_combout ),
	.datad(\ALU|shifter|bsl|s2[20]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~2 .lut_mask = 16'hF858;
defparam \ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \ALU|Mux3~3 (
// Equation(s):
// \ALU|Mux3~3_combout  = (\ALU|Mux12~0_combout  & (((\ALU|Mux3~0_combout )))) # (!\ALU|Mux12~0_combout  & ((\ALU|Mux3~0_combout  & ((\ALU|Mux3~2_combout ))) # (!\ALU|Mux3~0_combout  & (\ALU|shifter|bsr|s3[28]~25_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|shifter|bsr|s3[28]~25_combout ),
	.datac(\ALU|Mux3~0_combout ),
	.datad(\ALU|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~3 .lut_mask = 16'hF4A4;
defparam \ALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \ALU|Mux3~6 (
// Equation(s):
// \ALU|Mux3~6_combout  = (\ALU|Mux3~5_combout  & ((\ALU_Control|Operation[3]~0_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux3~3_combout )))) # (!\ALU|Mux3~5_combout  & (\ALU|Mux16~0_combout  & ((\ALU|Mux3~3_combout ))))

	.dataa(\ALU|Mux3~5_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU_Control|Operation[3]~0_combout ),
	.datad(\ALU|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~6 .lut_mask = 16'hECA0;
defparam \ALU|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~5 (
// Equation(s):
// \LSU|Output_Periph|ld_data~5_combout  = (\LSU|Output_Periph|HEX|hex_io[4][4]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][4]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~5 .lut_mask = 16'h00A0;
defparam \LSU|Output_Periph|ld_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \register_file|Mux43~3 (
// Equation(s):
// \register_file|Mux43~3_combout  = (\register_file|Mux43~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(\register_file|Mux43~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register_file|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux43~3 .lut_mask = 16'h00AA;
defparam \register_file|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector30~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector30~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ) # ((\register_file|Mux43~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & 
// (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\register_file|Mux59~3_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux43~3_combout ),
	.datad(\register_file|Mux59~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector30~0 .lut_mask = 16'hB9A8;
defparam \LSU|Output_Periph|HEX|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector30~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector30~1_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\LSU|Output_Periph|HEX|Selector30~0_combout  & ((\register_file|Mux35~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector30~0_combout  & 
// (\register_file|Mux51~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & (((\LSU|Output_Periph|HEX|Selector30~0_combout ))))

	.dataa(\register_file|Mux51~3_combout ),
	.datab(\register_file|Mux35~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector30~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector30~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N27
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector30~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][4]~regout ));

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \LSU|Output_Periph|Mux19~0 (
// Equation(s):
// \LSU|Output_Periph|Mux19~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[5][4]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][4]~regout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][4]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux19~0 .lut_mask = 16'h00AC;
defparam \LSU|Output_Periph|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \LSU|Output_Periph|Mux19~1 (
// Equation(s):
// \LSU|Output_Periph|Mux19~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux19~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][4]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][4]~regout ),
	.datab(\LSU|ld_data[17]~238_combout ),
	.datac(\LSU|Output_Periph|Mux19~0_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux19~1 .lut_mask = 16'hC8C0;
defparam \LSU|Output_Periph|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \LSU|ld_data[28]~321 (
// Equation(s):
// \LSU|ld_data[28]~321_combout  = (\LSU|ld_data[29]~296_combout  & (((\LSU|ld_data[29]~299_combout )))) # (!\LSU|ld_data[29]~296_combout  & ((\LSU|ld_data[29]~299_combout  & ((\LSU|Output_Periph|Mux19~1_combout ))) # (!\LSU|ld_data[29]~299_combout  & 
// (\LSU|Output_Periph|Mux0~0_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|ld_data[29]~296_combout ),
	.datac(\LSU|Output_Periph|Mux19~1_combout ),
	.datad(\LSU|ld_data[29]~299_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[28]~321_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[28]~321 .lut_mask = 16'hFC22;
defparam \LSU|ld_data[28]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \LSU|ld_data[28]~322 (
// Equation(s):
// \LSU|ld_data[28]~322_combout  = (\LSU|ld_data[29]~296_combout  & ((\LSU|ld_data[28]~321_combout  & (\LSU|Output_Periph|ld_data~12_combout )) # (!\LSU|ld_data[28]~321_combout  & ((\LSU|Output_Periph|ld_data~5_combout ))))) # (!\LSU|ld_data[29]~296_combout  
// & (((\LSU|ld_data[28]~321_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~12_combout ),
	.datab(\LSU|ld_data[29]~296_combout ),
	.datac(\LSU|Output_Periph|ld_data~5_combout ),
	.datad(\LSU|ld_data[28]~321_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[28]~322_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[28]~322 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[28]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \LSU|ld_data[28]~323 (
// Equation(s):
// \LSU|ld_data[28]~323_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[28]~322_combout ))))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\LSU|ld_data[28]~322_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|Output_Periph|Mux58~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[28]~323_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[28]~323 .lut_mask = 16'hF040;
defparam \LSU|ld_data[28]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \LSU|Data_memory|Mux3~2 (
// Equation(s):
// \LSU|Data_memory|Mux3~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux51~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux43~2_combout ))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux43~2_combout ),
	.datac(\register_file|Mux51~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux3~2 .lut_mask = 16'h5044;
defparam \LSU|Data_memory|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux3~3 (
// Equation(s):
// \LSU|Data_memory|Mux3~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux35~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux59~2_combout ))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux59~2_combout ),
	.datac(\register_file|Mux35~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux3~3 .lut_mask = 16'h5044;
defparam \LSU|Data_memory|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~28 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~28_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux3~2_combout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|Mux3~3_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (\ALU|Mux30~6_combout ))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|Mux3~2_combout ),
	.datad(\LSU|Data_memory|Mux3~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~28 .lut_mask = 16'hE6C4;
defparam \LSU|Data_memory|st_data0[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~27 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~27_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux51~2_combout  & \ALU|Mux30~6_combout )) # (!\ALU|Mux31~8_combout  & ((!\ALU|Mux30~6_combout )))))

	.dataa(\register_file|Mux51~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~27 .lut_mask = 16'h2003;
defparam \LSU|Data_memory|st_data0[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~29 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~29_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[4]~28_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[4]~27_combout  & ((\register_file|Mux59~2_combout ) # 
// (\LSU|Data_memory|st_data0[4]~28_combout ))))

	.dataa(\register_file|Mux59~2_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~28_combout ),
	.datad(\LSU|Data_memory|st_data0[4]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~29 .lut_mask = 16'hF2C0;
defparam \LSU|Data_memory|st_data0[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data0[4]~30 (
// Equation(s):
// \LSU|Data_memory|st_data0[4]~30_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux59~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[4]~29_combout 
// )))))

	.dataa(\register_file|Mux59~2_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~29_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[4]~30 .lut_mask = 16'hAC00;
defparam \LSU|Data_memory|st_data0[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data0[5]~31 (
// Equation(s):
// \LSU|Data_memory|st_data0[5]~31_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux30~6_combout  & (\register_file|Mux50~2_combout  & \ALU|Mux31~8_combout )) # (!\ALU|Mux30~6_combout  & ((!\ALU|Mux31~8_combout )))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux50~2_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[5]~31 .lut_mask = 16'h4005;
defparam \LSU|Data_memory|st_data0[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneii_lcell_comb \LSU|Data_memory|Mux2~3 (
// Equation(s):
// \LSU|Data_memory|Mux2~3_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux34~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux58~2_combout ))))

	.dataa(\register_file|Mux58~2_combout ),
	.datab(\register_file|Mux34~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux2~3 .lut_mask = 16'h00CA;
defparam \LSU|Data_memory|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \LSU|Data_memory|Mux2~2 (
// Equation(s):
// \LSU|Data_memory|Mux2~2_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & ((\register_file|Mux50~2_combout ))) # (!\ALU|Mux31~8_combout  & (\register_file|Mux42~2_combout ))))

	.dataa(\register_file|Mux42~2_combout ),
	.datab(\register_file|Mux50~2_combout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\register_file|Mux63~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux2~2 .lut_mask = 16'h00CA;
defparam \LSU|Data_memory|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data0[5]~32 (
// Equation(s):
// \LSU|Data_memory|st_data0[5]~32_combout  = (\ALU|Mux30~6_combout  & (((\LSU|Data_memory|Mux2~2_combout ) # (!\Instruction_Memory|Mux10~0_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|Mux2~3_combout  & (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\LSU|Data_memory|Mux2~3_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Data_memory|Mux2~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[5]~32 .lut_mask = 16'hEA4A;
defparam \LSU|Data_memory|st_data0[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data0[5]~33 (
// Equation(s):
// \LSU|Data_memory|st_data0[5]~33_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|Data_memory|st_data0[5]~32_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\LSU|Data_memory|st_data0[5]~31_combout  & ((\register_file|Mux58~2_combout ) # 
// (\LSU|Data_memory|st_data0[5]~32_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\register_file|Mux58~2_combout ),
	.datac(\LSU|Data_memory|st_data0[5]~31_combout ),
	.datad(\LSU|Data_memory|st_data0[5]~32_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[5]~33 .lut_mask = 16'hFA40;
defparam \LSU|Data_memory|st_data0[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data0[5]~34 (
// Equation(s):
// \LSU|Data_memory|st_data0[5]~34_combout  = (\LSU|Data_memory|st_data0[1]~14_combout  & ((\LSU|Data_memory|st_data0[4]~9_combout  & (\register_file|Mux58~2_combout )) # (!\LSU|Data_memory|st_data0[4]~9_combout  & ((\LSU|Data_memory|st_data0[5]~33_combout 
// )))))

	.dataa(\register_file|Mux58~2_combout ),
	.datab(\LSU|Data_memory|st_data0[5]~33_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~9_combout ),
	.datad(\LSU|Data_memory|st_data0[1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data0[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data0[5]~34 .lut_mask = 16'hAC00;
defparam \LSU|Data_memory|st_data0[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data0[5]~34_combout ,\LSU|Data_memory|st_data0[4]~30_combout }),
	.portbaddr({\LSU|Data_memory|Mux171~0_combout ,\LSU|Data_memory|Mux172~0_combout ,\LSU|Data_memory|Mux173~0_combout ,\LSU|Data_memory|Mux174~0_combout ,\LSU|Data_memory|Mux175~0_combout ,\LSU|Data_memory|Mux176~0_combout ,\LSU|Data_memory|Mux177~0_combout ,
\LSU|Data_memory|Mux178~0_combout ,\LSU|Data_memory|Mux179~0_combout ,\LSU|Data_memory|Mux180~0_combout ,\LSU|Data_memory|Mux181~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank0|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneii_lcell_comb \LSU|Data_memory|st_data2[4]~16 (
// Equation(s):
// \LSU|Data_memory|st_data2[4]~16_combout  = (\LSU|Data_memory|st_data2[0]~28_combout  & ((\LSU|Data_memory|st_data1[2]~0_combout  & ((\register_file|Mux43~3_combout ))) # (!\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux59~3_combout )))) # 
// (!\LSU|Data_memory|st_data2[0]~28_combout  & (((\LSU|Data_memory|st_data1[2]~0_combout ))))

	.dataa(\register_file|Mux59~3_combout ),
	.datab(\register_file|Mux43~3_combout ),
	.datac(\LSU|Data_memory|st_data2[0]~28_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[4]~16 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data2[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneii_lcell_comb \LSU|Data_memory|st_data2[4]~17 (
// Equation(s):
// \LSU|Data_memory|st_data2[4]~17_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[4]~16_combout  & ((\LSU|Data_memory|Mux3~3_combout ))) # (!\LSU|Data_memory|st_data2[4]~16_combout  & (\LSU|Data_memory|Mux3~2_combout )))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[4]~16_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\LSU|Data_memory|Mux3~2_combout ),
	.datac(\LSU|Data_memory|st_data2[4]~16_combout ),
	.datad(\LSU|Data_memory|Mux3~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[4]~17 .lut_mask = 16'hF858;
defparam \LSU|Data_memory|st_data2[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \LSU|Data_memory|st_data2[4]~18 (
// Equation(s):
// \LSU|Data_memory|st_data2[4]~18_combout  = (\LSU|Data_memory|st_data2[4]~17_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data2[4]~17_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[4]~18 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \LSU|Data_memory|st_data2[5]~19 (
// Equation(s):
// \LSU|Data_memory|st_data2[5]~19_combout  = (\LSU|Data_memory|st_data2[0]~28_combout  & ((\LSU|Data_memory|st_data1[2]~0_combout  & (\register_file|Mux42~3_combout )) # (!\LSU|Data_memory|st_data1[2]~0_combout  & ((\register_file|Mux58~3_combout ))))) # 
// (!\LSU|Data_memory|st_data2[0]~28_combout  & (((\LSU|Data_memory|st_data1[2]~0_combout ))))

	.dataa(\register_file|Mux42~3_combout ),
	.datab(\register_file|Mux58~3_combout ),
	.datac(\LSU|Data_memory|st_data2[0]~28_combout ),
	.datad(\LSU|Data_memory|st_data1[2]~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[5]~19 .lut_mask = 16'hAFC0;
defparam \LSU|Data_memory|st_data2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \LSU|Data_memory|st_data2[5]~20 (
// Equation(s):
// \LSU|Data_memory|st_data2[5]~20_combout  = (\ALU_Control|Decoder0~1_combout  & ((\LSU|Data_memory|st_data2[5]~19_combout  & ((\LSU|Data_memory|Mux2~3_combout ))) # (!\LSU|Data_memory|st_data2[5]~19_combout  & (\LSU|Data_memory|Mux2~2_combout )))) # 
// (!\ALU_Control|Decoder0~1_combout  & (((\LSU|Data_memory|st_data2[5]~19_combout ))))

	.dataa(\ALU_Control|Decoder0~1_combout ),
	.datab(\LSU|Data_memory|Mux2~2_combout ),
	.datac(\LSU|Data_memory|st_data2[5]~19_combout ),
	.datad(\LSU|Data_memory|Mux2~3_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[5]~20 .lut_mask = 16'hF858;
defparam \LSU|Data_memory|st_data2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data2[5]~21 (
// Equation(s):
// \LSU|Data_memory|st_data2[5]~21_combout  = (\LSU|Data_memory|st_data2[5]~20_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data2[5]~20_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data2[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data2[5]~21 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data2[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data2[5]~21_combout ,\LSU|Data_memory|st_data2[4]~18_combout }),
	.portbaddr({\LSU|Data_memory|addr2[10]~12_combout ,\LSU|Data_memory|addr2[9]~11_combout ,\LSU|Data_memory|addr2[8]~10_combout ,\LSU|Data_memory|addr2[7]~9_combout ,\LSU|Data_memory|addr2[6]~8_combout ,\LSU|Data_memory|addr2[5]~7_combout ,\LSU|Data_memory|addr2[4]~6_combout ,
\LSU|Data_memory|addr2[3]~5_combout ,\LSU|Data_memory|addr2[2]~4_combout ,\LSU|Data_memory|addr2[1]~3_combout ,\LSU|Data_memory|addr2[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank2|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \LSU|Data_memory|Mux134~1 (
// Equation(s):
// \LSU|Data_memory|Mux134~1_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux134~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux134~1 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \LSU|Data_memory|st_data3[5]~18 (
// Equation(s):
// \LSU|Data_memory|st_data3[5]~18_combout  = (\LSU|Data_memory|st_data3[7]~1_combout  & ((\LSU|Data_memory|st_data3[7]~2_combout  & ((\LSU|Data_memory|Mux2~1_combout ))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux58~3_combout )))) # 
// (!\LSU|Data_memory|st_data3[7]~1_combout  & (((\LSU|Data_memory|st_data3[7]~2_combout ))))

	.dataa(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datab(\register_file|Mux58~3_combout ),
	.datac(\LSU|Data_memory|Mux2~1_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[5]~18 .lut_mask = 16'hF588;
defparam \LSU|Data_memory|st_data3[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \LSU|Data_memory|st_data3[5]~19 (
// Equation(s):
// \LSU|Data_memory|st_data3[5]~19_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[5]~18_combout  & (\register_file|Mux34~3_combout )) # (!\LSU|Data_memory|st_data3[5]~18_combout  & ((\LSU|Data_memory|Mux2~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[5]~18_combout ))))

	.dataa(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datab(\register_file|Mux34~3_combout ),
	.datac(\LSU|Data_memory|Mux2~0_combout ),
	.datad(\LSU|Data_memory|st_data3[5]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[5]~19 .lut_mask = 16'hDDA0;
defparam \LSU|Data_memory|st_data3[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneii_lcell_comb \LSU|Data_memory|st_data3[5]~20 (
// Equation(s):
// \LSU|Data_memory|st_data3[5]~20_combout  = (\LSU|Data_memory|st_data3[5]~19_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(\LSU|Data_memory|st_data3[5]~19_combout ),
	.datac(vcc),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[5]~20 .lut_mask = 16'hCC00;
defparam \LSU|Data_memory|st_data3[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y9
cycloneii_ram_block \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\LSU|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_ram~clkctrl_outclk ),
	.clk1(\clk_ram~clkctrl_outclk ),
	.ena0(!\LSU|comb~0_combout ),
	.ena1(\LSU|comb~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\LSU|Data_memory|st_data3[5]~20_combout ,\LSU|Data_memory|st_data3[4]~17_combout }),
	.portbaddr({\ALU|Mux19~4_combout ,\ALU|Mux20~4_combout ,\ALU|Mux21~8_combout ,\ALU|Mux22~6_combout ,\ALU|Mux23~4_combout ,\ALU|Mux24~5_combout ,\ALU|Mux25~5_combout ,\ALU|Mux26~7_combout ,\ALU|Mux27~8_combout ,\ALU|Mux28~2_combout ,\ALU|Mux29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file = "db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "LSU:LSU|Data_memory:Data_memory|user_ram:bank3|altsyncram:ram_rtl_0|altsyncram_m2j1:auto_generated|altsyncram_olm1:altsyncram1|ALTSYNCRAM";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 8;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux134~3 (
// Equation(s):
// \LSU|Data_memory|Mux134~3_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux134~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux134~3 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux134~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \LSU|ld_data[28]~324 (
// Equation(s):
// \LSU|ld_data[28]~324_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux134~3_combout ))) # (!\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux134~1_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux134~1_combout ),
	.datac(\LSU|Data_memory|Mux134~3_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[28]~324_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[28]~324 .lut_mask = 16'hF588;
defparam \LSU|ld_data[28]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \LSU|ld_data[28]~325 (
// Equation(s):
// \LSU|ld_data[28]~325_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[28]~323_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[28]~324_combout ))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[28]~323_combout ),
	.datac(\LSU|ld_data[24]~298_combout ),
	.datad(\LSU|ld_data[28]~324_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[28]~325_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[28]~325 .lut_mask = 16'hD0C0;
defparam \LSU|ld_data[28]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \WB_MUX|Mux3~0 (
// Equation(s):
// \WB_MUX|Mux3~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[28]~325_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[28].F|S~combout ),
	.datad(\LSU|ld_data[28]~325_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux3~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \WB_MUX|Mux3~1 (
// Equation(s):
// \WB_MUX|Mux3~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux3~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux3~0_combout  & (\MUX_operand_b|Out[28]~53_combout )) # (!\WB_MUX|Mux3~0_combout  & ((\ALU|Mux3~6_combout )))))

	.dataa(\MUX_operand_b|Out[28]~53_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux3~6_combout ),
	.datad(\WB_MUX|Mux3~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux3~1 .lut_mask = 16'hEE30;
defparam \WB_MUX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \register_file|regs~39 (
// Equation(s):
// \register_file|regs~39_combout  = (\WB_MUX|Mux3~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux3~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~39_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~39 .lut_mask = 16'hBF00;
defparam \register_file|regs~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N27
cycloneii_lcell_ff \register_file|regs[25][28] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][28]~regout ));

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \register_file|Mux35~0 (
// Equation(s):
// \register_file|Mux35~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (!\Instruction_Memory|Mux19~0_combout  & \register_file|regs[25][28]~regout ))

	.dataa(\Instruction_Memory|Mux16~0_combout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux19~0_combout ),
	.datad(\register_file|regs[25][28]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux35~0 .lut_mask = 16'h0A00;
defparam \register_file|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneii_lcell_comb \register_file|Mux35~1 (
// Equation(s):
// \register_file|Mux35~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][28]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\register_file|regs[2][28]~regout ),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux35~1 .lut_mask = 16'h22CC;
defparam \register_file|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \register_file|Mux35~2 (
// Equation(s):
// \register_file|Mux35~2_combout  = (\register_file|Mux35~1_combout  & (((\register_file|Mux35~0_combout ) # (!\register_file|Mux63~3_combout )))) # (!\register_file|Mux35~1_combout  & (\register_file|regs[26][28]~regout  & ((\register_file|Mux63~3_combout 
// ))))

	.dataa(\register_file|regs[26][28]~regout ),
	.datab(\register_file|Mux35~0_combout ),
	.datac(\register_file|Mux35~1_combout ),
	.datad(\register_file|Mux63~3_combout ),
	.cin(gnd),
	.combout(\register_file|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux35~2 .lut_mask = 16'hCAF0;
defparam \register_file|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \register_file|Mux35~3 (
// Equation(s):
// \register_file|Mux35~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux35~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux35~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux35~3 .lut_mask = 16'h3300;
defparam \register_file|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneii_lcell_comb \LSU|Data_memory|st_data3[4]~15 (
// Equation(s):
// \LSU|Data_memory|st_data3[4]~15_combout  = (\LSU|Data_memory|st_data3[7]~1_combout  & ((\LSU|Data_memory|st_data3[7]~2_combout  & ((\LSU|Data_memory|Mux3~1_combout ))) # (!\LSU|Data_memory|st_data3[7]~2_combout  & (\register_file|Mux59~3_combout )))) # 
// (!\LSU|Data_memory|st_data3[7]~1_combout  & (((\LSU|Data_memory|st_data3[7]~2_combout ))))

	.dataa(\register_file|Mux59~3_combout ),
	.datab(\LSU|Data_memory|Mux3~1_combout ),
	.datac(\LSU|Data_memory|st_data3[7]~1_combout ),
	.datad(\LSU|Data_memory|st_data3[7]~2_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[4]~15 .lut_mask = 16'hCFA0;
defparam \LSU|Data_memory|st_data3[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \LSU|Data_memory|Mux3~0 (
// Equation(s):
// \LSU|Data_memory|Mux3~0_combout  = (!\register_file|Mux63~6_combout  & ((\ALU|Mux31~8_combout  & (\register_file|Mux43~2_combout )) # (!\ALU|Mux31~8_combout  & ((\register_file|Mux35~2_combout )))))

	.dataa(\register_file|Mux63~6_combout ),
	.datab(\register_file|Mux43~2_combout ),
	.datac(\register_file|Mux35~2_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux3~0 .lut_mask = 16'h4450;
defparam \LSU|Data_memory|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \LSU|Data_memory|st_data3[4]~16 (
// Equation(s):
// \LSU|Data_memory|st_data3[4]~16_combout  = (\LSU|Data_memory|st_data3[7]~0_combout  & ((\LSU|Data_memory|st_data3[4]~15_combout  & (\register_file|Mux35~3_combout )) # (!\LSU|Data_memory|st_data3[4]~15_combout  & ((\LSU|Data_memory|Mux3~0_combout ))))) # 
// (!\LSU|Data_memory|st_data3[7]~0_combout  & (((\LSU|Data_memory|st_data3[4]~15_combout ))))

	.dataa(\LSU|Data_memory|st_data3[7]~0_combout ),
	.datab(\register_file|Mux35~3_combout ),
	.datac(\LSU|Data_memory|st_data3[4]~15_combout ),
	.datad(\LSU|Data_memory|Mux3~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[4]~16 .lut_mask = 16'hDAD0;
defparam \LSU|Data_memory|st_data3[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneii_lcell_comb \LSU|Data_memory|st_data3[4]~17 (
// Equation(s):
// \LSU|Data_memory|st_data3[4]~17_combout  = (\LSU|Data_memory|st_data3[4]~16_combout  & \LSU|comb~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\LSU|Data_memory|st_data3[4]~16_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|st_data3[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|st_data3[4]~17 .lut_mask = 16'hF000;
defparam \LSU|Data_memory|st_data3[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux133~3 (
// Equation(s):
// \LSU|Data_memory|Mux133~3_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux133~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux133~3 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux133~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector29~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector29~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout 
//  & ((\register_file|Mux50~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & (\register_file|Mux58~3_combout ))))

	.dataa(\register_file|Mux58~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datac(\register_file|Mux50~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector29~0 .lut_mask = 16'hFC22;
defparam \LSU|Output_Periph|HEX|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector29~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector29~1_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|Selector29~0_combout  & ((\register_file|Mux34~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector29~0_combout  & 
// (\register_file|Mux42~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|Selector29~0_combout ))))

	.dataa(\register_file|Mux42~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datac(\register_file|Mux34~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector29~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector29~1 .lut_mask = 16'hF388;
defparam \LSU|Output_Periph|HEX|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N31
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector29~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][5]~regout ));

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \LSU|Output_Periph|Mux18~0 (
// Equation(s):
// \LSU|Output_Periph|Mux18~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[5][5]~regout )) # (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][5]~regout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][5]~regout ),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][5]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux18~0 .lut_mask = 16'h2230;
defparam \LSU|Output_Periph|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \LSU|Output_Periph|Mux18~1 (
// Equation(s):
// \LSU|Output_Periph|Mux18~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux18~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][5]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~regout ),
	.datab(\LSU|Output_Periph|Mux18~0_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datad(\LSU|ld_data[17]~238_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux18~1 .lut_mask = 16'hEC00;
defparam \LSU|Output_Periph|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \LSU|ld_data[21]~275 (
// Equation(s):
// \LSU|ld_data[21]~275_combout  = (\LSU|ld_data[19]~351_combout  & ((\LSU|ld_data[19]~352_combout  & ((\LSU|Output_Periph|Mux18~1_combout ))) # (!\LSU|ld_data[19]~352_combout  & (\LSU|ld_data[21]~274_combout )))) # (!\LSU|ld_data[19]~351_combout  & 
// (((\LSU|ld_data[19]~352_combout ))))

	.dataa(\LSU|ld_data[21]~274_combout ),
	.datab(\LSU|Output_Periph|Mux18~1_combout ),
	.datac(\LSU|ld_data[19]~351_combout ),
	.datad(\LSU|ld_data[19]~352_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~275_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~275 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[21]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \LSU|ld_data[21]~276 (
// Equation(s):
// \LSU|ld_data[21]~276_combout  = (\LSU|ld_data[19]~237_combout  & ((\LSU|ld_data[21]~275_combout  & (\LSU|Output_Periph|ld_data~6_combout )) # (!\LSU|ld_data[21]~275_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][5]~regout ))))) # 
// (!\LSU|ld_data[19]~237_combout  & (((\LSU|ld_data[21]~275_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~6_combout ),
	.datab(\LSU|ld_data[19]~237_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[2][5]~regout ),
	.datad(\LSU|ld_data[21]~275_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~276_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~276 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[21]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \LSU|ld_data[21]~277 (
// Equation(s):
// \LSU|ld_data[21]~277_combout  = (\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[17]~243_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[17]~243_combout  & ((\LSU|ld_data[21]~276_combout ))))) # (!\LSU|ld_data[19]~242_combout  & 
// (((\LSU|ld_data[17]~243_combout ))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|ld_data[21]~276_combout ),
	.datac(\LSU|ld_data[19]~242_combout ),
	.datad(\LSU|ld_data[17]~243_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~277_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~277 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[21]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \LSU|ld_data[21]~278 (
// Equation(s):
// \LSU|ld_data[21]~278_combout  = (\LSU|ld_data[19]~246_combout  & (\LSU|ld_data[19]~245_combout  & (\LSU|Data_memory|Mux162~1_combout ))) # (!\LSU|ld_data[19]~246_combout  & (((\LSU|ld_data[21]~277_combout )) # (!\LSU|ld_data[19]~245_combout )))

	.dataa(\LSU|ld_data[19]~246_combout ),
	.datab(\LSU|ld_data[19]~245_combout ),
	.datac(\LSU|Data_memory|Mux162~1_combout ),
	.datad(\LSU|ld_data[21]~277_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~278_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~278 .lut_mask = 16'hD591;
defparam \LSU|ld_data[21]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \LSU|ld_data[21]~279 (
// Equation(s):
// \LSU|ld_data[21]~279_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[21]~278_combout  & (\LSU|Data_memory|Mux133~2_combout )) # (!\LSU|ld_data[21]~278_combout  & ((\LSU|Data_memory|Mux133~3_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[21]~278_combout ))))

	.dataa(\LSU|Data_memory|Mux133~2_combout ),
	.datab(\LSU|Data_memory|Mux133~3_combout ),
	.datac(\LSU|ld_data[19]~235_combout ),
	.datad(\LSU|ld_data[21]~278_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~279_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~279 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[21]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \LSU|ld_data[21]~280 (
// Equation(s):
// \LSU|ld_data[21]~280_combout  = (!\LSU|ld_data[19]~249_combout  & (!\Instruction_Memory|Mux23~0_combout  & \LSU|ld_data[21]~279_combout ))

	.dataa(vcc),
	.datab(\LSU|ld_data[19]~249_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\LSU|ld_data[21]~279_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[21]~280_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[21]~280 .lut_mask = 16'h0300;
defparam \LSU|ld_data[21]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \ALU|Mux10~8 (
// Equation(s):
// \ALU|Mux10~8_combout  = (\ALU_Control|Mux2~0_combout  & ((\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux42~2_combout )))) # (!\ALU_Control|Mux2~0_combout  & (\MUX_operand_b|Out[21]~22_combout  & 
// ((\register_file|Mux42~2_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\register_file|Mux42~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~8 .lut_mask = 16'hECA0;
defparam \ALU|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8_combout  = (\register_file|Mux11~0_combout  & ((\ALU|Adder|B_checked [20]) # ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout )))) # 
// (!\register_file|Mux11~0_combout  & (\ALU|Adder|B_checked [20] & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ))))

	.dataa(\register_file|Mux11~0_combout ),
	.datab(\ALU|Adder|B_checked [20]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8 .lut_mask = 16'hEEE8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \ALU|Mux10~5 (
// Equation(s):
// \ALU|Mux10~5_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux10~8_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8_combout ))))) # (!\ALU|Mux31~3_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Mux10~8_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~5 .lut_mask = 16'h6CE4;
defparam \ALU|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \ALU|Mux10~6 (
// Equation(s):
// \ALU|Mux10~6_combout  = (\ALU|Mux31~3_combout  & ((\register_file|Mux10~0_combout  $ (\ALU|Mux10~5_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[21]~46_combout  & ((\register_file|Mux10~0_combout ) # (\ALU|Mux10~5_combout ))) # 
// (!\MUX_operand_b|Out[21]~46_combout  & (\register_file|Mux10~0_combout  & \ALU|Mux10~5_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[21]~46_combout ),
	.datac(\register_file|Mux10~0_combout ),
	.datad(\ALU|Mux10~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~6 .lut_mask = 16'h5EE0;
defparam \ALU|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \ALU|Mux10~7 (
// Equation(s):
// \ALU|Mux10~7_combout  = (\ALU|Mux10~4_combout  & ((\ALU|Mux16~0_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux10~6_combout )))) # (!\ALU|Mux10~4_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux10~6_combout ))))

	.dataa(\ALU|Mux10~4_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux10~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \WB_MUX|Mux10~0 (
// Equation(s):
// \WB_MUX|Mux10~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux10~7_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[21].F|S~combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux10~7_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux10~0 .lut_mask = 16'h4F4A;
defparam \WB_MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \WB_MUX|Mux10~1 (
// Equation(s):
// \WB_MUX|Mux10~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux10~0_combout  & (\MUX_operand_b|Out[21]~46_combout )) # (!\WB_MUX|Mux10~0_combout  & ((\LSU|ld_data[21]~280_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[21]~46_combout ),
	.datac(\LSU|ld_data[21]~280_combout ),
	.datad(\WB_MUX|Mux10~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux10~1 .lut_mask = 16'hDDA0;
defparam \WB_MUX|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \register_file|regs~32 (
// Equation(s):
// \register_file|regs~32_combout  = (\WB_MUX|Mux10~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux10~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~32_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~32 .lut_mask = 16'hBF00;
defparam \register_file|regs~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \register_file|regs[2][21] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][21]~regout ));

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \register_file|Mux10~0 (
// Equation(s):
// \register_file|Mux10~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][21]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][21]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][21]~regout ),
	.datab(\register_file|regs[2][21]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux10~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s1[24]~43 (
// Equation(s):
// \ALU|shifter|bsl|s1[24]~43_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux10~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux8~0_combout )))

	.dataa(vcc),
	.datab(\register_file|Mux10~0_combout ),
	.datac(\register_file|Mux8~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[24]~43 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsl|s1[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s1[23]~44 (
// Equation(s):
// \ALU|shifter|bsl|s1[23]~44_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[23]~41_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[24]~43_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[24]~43_combout ),
	.datad(\ALU|shifter|bsl|s1[23]~41_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[23]~44 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s1[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s2[19]~18 (
// Equation(s):
// \ALU|shifter|bsl|s2[19]~18_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[15]~28_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[19]~36_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[19]~36_combout ),
	.datad(\ALU|shifter|bsl|s1[15]~28_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[19]~18 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s2[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \ALU|shifter|bsl|s0[27]~2 (
// Equation(s):
// \ALU|shifter|bsl|s0[27]~2_combout  = (\MUX_operand_b|Out[0]~20_combout  & (((\register_file|Mux5~0_combout )))) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux5~0_combout ))) # 
// (!\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux4~0_combout ))))

	.dataa(\MUX_operand_b|Out[0]~20_combout ),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\MUX_operand_b|Out[0]~17_combout ),
	.datad(\register_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s0[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s0[27]~2 .lut_mask = 16'hFE04;
defparam \ALU|shifter|bsl|s0[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s1[27]~52 (
// Equation(s):
// \ALU|shifter|bsl|s1[27]~52_combout  = (\ALU|shifter|bsl|s1[27]~51_combout ) # ((!\MUX_operand_b|Out[1]~58_combout  & \ALU|shifter|bsl|s0[27]~2_combout ))

	.dataa(\ALU|shifter|bsl|s1[27]~51_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsl|s0[27]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[27]~52 .lut_mask = 16'hBBAA;
defparam \ALU|shifter|bsl|s1[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \ALU|Mux4~2 (
// Equation(s):
// \ALU|Mux4~2_combout  = (\ALU|Mux27~2_combout  & (((\ALU|Mux27~0_combout )))) # (!\ALU|Mux27~2_combout  & ((\ALU|Mux27~0_combout  & (\ALU|shifter|bsl|s2[19]~18_combout )) # (!\ALU|Mux27~0_combout  & ((\ALU|shifter|bsl|s1[27]~52_combout )))))

	.dataa(\ALU|Mux27~2_combout ),
	.datab(\ALU|shifter|bsl|s2[19]~18_combout ),
	.datac(\ALU|shifter|bsl|s1[27]~52_combout ),
	.datad(\ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~2 .lut_mask = 16'hEE50;
defparam \ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \ALU|Mux4~3 (
// Equation(s):
// \ALU|Mux4~3_combout  = (\ALU|Mux4~2_combout  & ((\ALU|shifter|bsl|s3[11]~15_combout ) # ((!\ALU|Mux27~2_combout )))) # (!\ALU|Mux4~2_combout  & (((\ALU|shifter|bsl|s1[23]~44_combout  & \ALU|Mux27~2_combout ))))

	.dataa(\ALU|shifter|bsl|s3[11]~15_combout ),
	.datab(\ALU|shifter|bsl|s1[23]~44_combout ),
	.datac(\ALU|Mux4~2_combout ),
	.datad(\ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~3 .lut_mask = 16'hACF0;
defparam \ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0_combout  = \register_file|Mux4~0_combout  $ (((\register_file|Mux36~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux36~2_combout ),
	.datab(vcc),
	.datac(\register_file|Mux4~0_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0 .lut_mask = 16'h5AF0;
defparam \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \ALU|Adder|B_checked[27] (
// Equation(s):
// \ALU|Adder|B_checked [27] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux36~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(vcc),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\register_file|Mux36~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [27]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[27] .lut_mask = 16'hFCCC;
defparam \ALU|Adder|B_checked[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ) # ((\register_file|Mux7~0_combout  & \ALU|Adder|B_checked [24]))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.datab(\register_file|Mux7~0_combout ),
	.datac(\ALU|Adder|B_checked [24]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5 .lut_mask = 16'hAA80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [3] = \register_file|Mux4~0_combout  $ (\ALU|Adder|B_checked [27] $ (((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5_combout ))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4_combout ),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\ALU|Adder|B_checked [27]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[3] .lut_mask = 16'hC396;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \ALU|Mux4~0 (
// Equation(s):
// \ALU|Mux4~0_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~0 .lut_mask = 16'hAD0D;
defparam \ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \ALU|Mux4~1 (
// Equation(s):
// \ALU|Mux4~1_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux4~0_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux4~0_combout  & ((\MUX_operand_b|Out[27]~52_combout ) # (!\ALU|Mux4~0_combout ))) # (!\register_file|Mux4~0_combout  & 
// (\MUX_operand_b|Out[27]~52_combout  & !\ALU|Mux4~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\MUX_operand_b|Out[27]~52_combout ),
	.datad(\ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~1 .lut_mask = 16'hEA54;
defparam \ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \ALU|Mux4~4 (
// Equation(s):
// \ALU|Mux4~4_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux4~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (!\ALU|Mux31~3_combout  & (\ALU|Mux4~3_combout )))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|Mux4~3_combout ),
	.datac(\ALU_Control|Operation[3]~0_combout ),
	.datad(\ALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~4 .lut_mask = 16'hF404;
defparam \ALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \WB_MUX|Mux4~0 (
// Equation(s):
// \WB_MUX|Mux4~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout 
// )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux4~4_combout )))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[27].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux4~4_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux4~0 .lut_mask = 16'h2F2C;
defparam \WB_MUX|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \LSU|Data_memory|Mux135~1 (
// Equation(s):
// \LSU|Data_memory|Mux135~1_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux135~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux135~1 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \LSU|ld_data[27]~319 (
// Equation(s):
// \LSU|ld_data[27]~319_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux135~3_combout )) # (!\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux135~1_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|Data_memory|Mux135~3_combout ),
	.datab(\LSU|Data_memory|Mux135~1_combout ),
	.datac(\LSU|ld_data[19]~235_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[27]~319_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[27]~319 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[27]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \LSU|ld_data[27]~320 (
// Equation(s):
// \LSU|ld_data[27]~320_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[27]~318_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[27]~319_combout ))))

	.dataa(\LSU|ld_data[27]~318_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|ld_data[24]~298_combout ),
	.datad(\LSU|ld_data[27]~319_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[27]~320_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[27]~320 .lut_mask = 16'hB0A0;
defparam \LSU|ld_data[27]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \WB_MUX|Mux4~1 (
// Equation(s):
// \WB_MUX|Mux4~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux4~0_combout  & (\MUX_operand_b|Out[27]~52_combout )) # (!\WB_MUX|Mux4~0_combout  & ((\LSU|ld_data[27]~320_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux4~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[27]~52_combout ),
	.datac(\WB_MUX|Mux4~0_combout ),
	.datad(\LSU|ld_data[27]~320_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux4~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \register_file|regs~38 (
// Equation(s):
// \register_file|regs~38_combout  = (\WB_MUX|Mux4~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux4~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~38_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~38 .lut_mask = 16'hF700;
defparam \register_file|regs~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \register_file|regs[2][27]~feeder (
// Equation(s):
// \register_file|regs[2][27]~feeder_combout  = \register_file|regs~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~38_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][27]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \register_file|regs[2][27] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][27]~regout ));

// Location: LCCOMB_X29_Y14_N24
cycloneii_lcell_comb \register_file|Mux4~0 (
// Equation(s):
// \register_file|Mux4~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][27]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][27]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][27]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\register_file|regs[2][27]~regout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux4~0 .lut_mask = 16'hC022;
defparam \register_file|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \register_file|regs[25][29] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][29]~regout ));

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \register_file|Mux2~0 (
// Equation(s):
// \register_file|Mux2~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][29]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][29]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][29]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\register_file|regs[25][29]~regout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux2~0 .lut_mask = 16'h8830;
defparam \register_file|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s1[26]~34 (
// Equation(s):
// \ALU|shifter|bsr|s1[26]~34_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux2~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux4~0_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\register_file|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[26]~34 .lut_mask = 16'hFC0C;
defparam \ALU|shifter|bsr|s1[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s1[26]~35 (
// Equation(s):
// \ALU|shifter|bsr|s1[26]~35_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[26]~34_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[26]~28_combout ))

	.dataa(\ALU|shifter|bsr|s1[26]~28_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[26]~34_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[26]~35 .lut_mask = 16'hF0AA;
defparam \ALU|shifter|bsr|s1[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s2[26]~16 (
// Equation(s):
// \ALU|shifter|bsr|s2[26]~16_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\MUX_operand_b|Out[1]~58_combout  & (\ALU|shifter|bsr|out~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\ALU|shifter|bsr|s0[30]~2_combout )))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\ALU|shifter|bsr|out~0_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s0[30]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[26]~16 .lut_mask = 16'hD080;
defparam \ALU|shifter|bsr|s2[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s2[26]~17 (
// Equation(s):
// \ALU|shifter|bsr|s2[26]~17_combout  = (\ALU|shifter|bsr|s2[26]~16_combout ) # ((!\MUX_operand_b|Out[2]~24_combout  & \ALU|shifter|bsr|s1[26]~35_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[26]~35_combout ),
	.datad(\ALU|shifter|bsr|s2[26]~16_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[26]~17 .lut_mask = 16'hFF30;
defparam \ALU|shifter|bsr|s2[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \ALU|shifter|bsr|s3[26]~39 (
// Equation(s):
// \ALU|shifter|bsr|s3[26]~39_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU_Control|Mux3~0_combout  & (\register_file|Mux0~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsr|s2[26]~17_combout ))))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\register_file|Mux0~0_combout ),
	.datad(\ALU|shifter|bsr|s2[26]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[26]~39 .lut_mask = 16'hD580;
defparam \ALU|shifter|bsr|s3[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \ALU|Mux21~4 (
// Equation(s):
// \ALU|Mux21~4_combout  = (\ALU|Mux21~9_combout  & (((!\ALU|Mux21~3_combout )))) # (!\ALU|Mux21~9_combout  & ((\ALU|Mux21~3_combout  & (\ALU|shifter|bsl|s3[10]~18_combout )) # (!\ALU|Mux21~3_combout  & ((\ALU|shifter|bsr|s3[26]~39_combout )))))

	.dataa(\ALU|Mux21~9_combout ),
	.datab(\ALU|shifter|bsl|s3[10]~18_combout ),
	.datac(\ALU|Mux21~3_combout ),
	.datad(\ALU|shifter|bsr|s3[26]~39_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~4 .lut_mask = 16'h4F4A;
defparam \ALU|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s1[23]~36 (
// Equation(s):
// \ALU|shifter|bsr|s1[23]~36_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux6~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux8~0_combout )))

	.dataa(\register_file|Mux6~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[23]~36 .lut_mask = 16'hB8B8;
defparam \ALU|shifter|bsr|s1[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[22]~37 (
// Equation(s):
// \ALU|shifter|bsr|s1[22]~37_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[23]~36_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[22]~30_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[22]~30_combout ),
	.datad(\ALU|shifter|bsr|s1[23]~36_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[22]~37 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s1[19]~38 (
// Equation(s):
// \ALU|shifter|bsr|s1[19]~38_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux10~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux12~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux12~0_combout ),
	.datad(\register_file|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[19]~38 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \ALU|shifter|bsr|s1[18]~39 (
// Equation(s):
// \ALU|shifter|bsr|s1[18]~39_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[19]~38_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[18]~32_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[19]~38_combout ),
	.datac(\MUX_operand_b|Out[0]~56_combout ),
	.datad(\ALU|shifter|bsr|s1[18]~32_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[18]~39 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsr|s1[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s2[18]~14 (
// Equation(s):
// \ALU|shifter|bsr|s2[18]~14_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[22]~37_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[18]~39_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[22]~37_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[18]~39_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[18]~14 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsr|s2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \ALU|Mux21~5 (
// Equation(s):
// \ALU|Mux21~5_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux21~4_combout  & (\ALU|shifter|bsr|s2[10]~15_combout )) # (!\ALU|Mux21~4_combout  & ((\ALU|shifter|bsr|s2[18]~14_combout ))))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux21~4_combout ))))

	.dataa(\ALU|shifter|bsr|s2[10]~15_combout ),
	.datab(\ALU|Mux21~2_combout ),
	.datac(\ALU|Mux21~4_combout ),
	.datad(\ALU|shifter|bsr|s2[18]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~5 .lut_mask = 16'hBCB0;
defparam \ALU|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0_combout  = \register_file|Mux21~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux53~2_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\register_file|Mux53~2_combout ),
	.datad(\register_file|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0 .lut_mask = 16'h3FC0;
defparam \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6_combout  = (\ALU|Adder|B_checked [9] & ((\register_file|Mux22~0_combout ) # ((\ALU|Adder|B_checked [8] & \register_file|Mux23~0_combout )))) # (!\ALU|Adder|B_checked [9] & (\ALU|Adder|B_checked [8] & 
// (\register_file|Mux22~0_combout  & \register_file|Mux23~0_combout )))

	.dataa(\ALU|Adder|B_checked [9]),
	.datab(\ALU|Adder|B_checked [8]),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\register_file|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6 .lut_mask = 16'hE8A0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0] & ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~5_combout )))

	.dataa(vcc),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P [0]),
	.datac(\ALU|Adder|C~0_combout ),
	.datad(\ALU|Adder|CLA0|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3 .lut_mask = 16'hCCC0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C [1] = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout  & ((\ALU|Adder|B_checked [9]) # (\register_file|Mux22~0_combout ))))

	.dataa(\ALU|Adder|B_checked [9]),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6_combout ),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[1] .lut_mask = 16'hFECC;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [2] = \register_file|Mux21~0_combout  $ (\ALU|Adder|B_checked [10] $ (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C [1]))

	.dataa(vcc),
	.datab(\register_file|Mux21~0_combout ),
	.datac(\ALU|Adder|B_checked [10]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C [1]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[2] .lut_mask = 16'hC33C;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \ALU|Mux21~6 (
// Equation(s):
// \ALU|Mux21~6_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [2]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~6 .lut_mask = 16'hAD0D;
defparam \ALU|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \ALU|Mux21~7 (
// Equation(s):
// \ALU|Mux21~7_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux21~6_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[10]~40_combout  & ((\register_file|Mux21~0_combout ) # (!\ALU|Mux21~6_combout ))) # (!\MUX_operand_b|Out[10]~40_combout  & 
// (\register_file|Mux21~0_combout  & !\ALU|Mux21~6_combout ))))

	.dataa(\MUX_operand_b|Out[10]~40_combout ),
	.datab(\register_file|Mux21~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux21~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~7 .lut_mask = 16'hF80E;
defparam \ALU|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \ALU|Mux21~8 (
// Equation(s):
// \ALU|Mux21~8_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux21~7_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux21~5_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & (\ALU|Mux21~5_combout )))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux21~5_combout ),
	.datad(\ALU|Mux21~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux21~8 .lut_mask = 16'hEAC0;
defparam \ALU|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \LSU|Data_memory|Mux173~0 (
// Equation(s):
// \LSU|Data_memory|Mux173~0_combout  = (\LSU|Data_memory|Mux181~0_combout  & ((\LSU|Data_memory|unalign_addr[8]~16_combout ))) # (!\LSU|Data_memory|Mux181~0_combout  & (\ALU|Mux21~8_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux21~8_combout ),
	.datac(\LSU|Data_memory|Mux181~0_combout ),
	.datad(\LSU|Data_memory|unalign_addr[8]~16_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux173~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux173~0 .lut_mask = 16'hFC0C;
defparam \LSU|Data_memory|Mux173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \LSU|Data_memory|Mux136~2 (
// Equation(s):
// \LSU|Data_memory|Mux136~2_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )))

	.dataa(vcc),
	.datab(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datac(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux136~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux136~2 .lut_mask = 16'hCCF0;
defparam \LSU|Data_memory|Mux136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[7]~feeder (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[7]~feeder_combout  = \register_file|Mux56~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux56~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[7]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|LED|o_io_ledr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[0]~2 (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[0]~2_combout  = (\Instruction_Memory|Mux23~0_combout  & (!\ALU|Mux26~7_combout  & (\LSU|output_periph_en~combout  & !\ALU|Mux27~8_combout )))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[0]~2 .lut_mask = 16'h0020;
defparam \LSU|Output_Periph|LED|o_io_ledr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [7]));

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \LSU|ld_data[9]~106 (
// Equation(s):
// \LSU|ld_data[9]~106_combout  = (\LSU|ld_data[9]~105_combout  & ((!\Instruction_Memory|Mux11~0_combout ) # (!\Instruction_Memory|Mux10~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\LSU|ld_data[9]~105_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~106 .lut_mask = 16'h7700;
defparam \LSU|ld_data[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[10]));
// synopsys translate_off
defparam \i_io_sw[10]~I .input_async_reset = "none";
defparam \i_io_sw[10]~I .input_power_up = "low";
defparam \i_io_sw[10]~I .input_register_mode = "none";
defparam \i_io_sw[10]~I .input_sync_reset = "none";
defparam \i_io_sw[10]~I .oe_async_reset = "none";
defparam \i_io_sw[10]~I .oe_power_up = "low";
defparam \i_io_sw[10]~I .oe_register_mode = "none";
defparam \i_io_sw[10]~I .oe_sync_reset = "none";
defparam \i_io_sw[10]~I .operation_mode = "input";
defparam \i_io_sw[10]~I .output_async_reset = "none";
defparam \i_io_sw[10]~I .output_power_up = "low";
defparam \i_io_sw[10]~I .output_register_mode = "none";
defparam \i_io_sw[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [10]));

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \LSU|ld_data[9]~118 (
// Equation(s):
// \LSU|ld_data[9]~118_combout  = (\LSU|ld_data[9]~105_combout  & (\Instruction_Memory|Mux10~0_combout  $ ((\Instruction_Memory|Mux11~0_combout )))) # (!\LSU|ld_data[9]~105_combout  & (((\LSU|output_periph_en~combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|ld_data[9]~105_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~118 .lut_mask = 16'h66F0;
defparam \LSU|ld_data[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \LSU|ld_data[10]~149 (
// Equation(s):
// \LSU|ld_data[10]~149_combout  = (\LSU|ld_data[9]~105_combout  & (((\LSU|ld_data[9]~118_combout )))) # (!\LSU|ld_data[9]~105_combout  & ((\LSU|ld_data[9]~118_combout  & (\LSU|ld_data[10]~148_combout )) # (!\LSU|ld_data[9]~118_combout  & 
// ((\LSU|Input_Periph|ld_data [10])))))

	.dataa(\LSU|ld_data[10]~148_combout ),
	.datab(\LSU|ld_data[9]~105_combout ),
	.datac(\LSU|Input_Periph|ld_data [10]),
	.datad(\LSU|ld_data[9]~118_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~149 .lut_mask = 16'hEE30;
defparam \LSU|ld_data[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \LSU|ld_data[10]~150 (
// Equation(s):
// \LSU|ld_data[10]~150_combout  = (\LSU|ld_data[9]~106_combout  & ((\LSU|ld_data[10]~149_combout  & (\LSU|Output_Periph|LED|o_io_ledr [10])) # (!\LSU|ld_data[10]~149_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7]))))) # (!\LSU|ld_data[9]~106_combout  & 
// (((\LSU|ld_data[10]~149_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [10]),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datac(\LSU|ld_data[9]~106_combout ),
	.datad(\LSU|ld_data[10]~149_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~150 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \LSU|ld_data[10]~151 (
// Equation(s):
// \LSU|ld_data[10]~151_combout  = (\LSU|ld_data[9]~122_combout  & ((\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout )) # (!\LSU|ld_data[9]~121_combout  & ((\LSU|ld_data[10]~150_combout ))))) # (!\LSU|ld_data[9]~122_combout  & 
// (!\LSU|ld_data[9]~121_combout ))

	.dataa(\LSU|ld_data[9]~122_combout ),
	.datab(\LSU|ld_data[9]~121_combout ),
	.datac(\LSU|Data_memory|Mux107~2_combout ),
	.datad(\LSU|ld_data[10]~150_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~151 .lut_mask = 16'hB391;
defparam \LSU|ld_data[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[10]~152 (
// Equation(s):
// \LSU|ld_data[10]~152_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[10]~151_combout  & (\LSU|Data_memory|Mux136~0_combout )) # (!\LSU|ld_data[10]~151_combout  & ((\LSU|Data_memory|Mux136~2_combout ))))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[10]~151_combout ))))

	.dataa(\LSU|Data_memory|Mux136~0_combout ),
	.datab(\LSU|ld_data[9]~104_combout ),
	.datac(\LSU|Data_memory|Mux136~2_combout ),
	.datad(\LSU|ld_data[10]~151_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~152 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \LSU|ld_data[10]~153 (
// Equation(s):
// \LSU|ld_data[10]~153_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~347_combout  & ((\LSU|ld_data[10]~152_combout ))) # (!\LSU|ld_data[9]~347_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[9]~347_combout ),
	.datad(\LSU|ld_data[10]~152_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[10]~153 .lut_mask = 16'h3202;
defparam \LSU|ld_data[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \WB_MUX|Mux21~0 (
// Equation(s):
// \WB_MUX|Mux21~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[10]~153_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[10].F|S~combout ),
	.datad(\LSU|ld_data[10]~153_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux21~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \WB_MUX|Mux21~1 (
// Equation(s):
// \WB_MUX|Mux21~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux21~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux21~0_combout  & ((\MUX_operand_b|Out[10]~40_combout ))) # (!\WB_MUX|Mux21~0_combout  & (\ALU|Mux21~8_combout 
// ))))

	.dataa(\ALU|Mux21~8_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\MUX_operand_b|Out[10]~40_combout ),
	.datad(\WB_MUX|Mux21~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux21~1 .lut_mask = 16'hFC22;
defparam \WB_MUX|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \register_file|regs~21 (
// Equation(s):
// \register_file|regs~21_combout  = (\WB_MUX|Mux21~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux21~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~21_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~21 .lut_mask = 16'hBF00;
defparam \register_file|regs~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N23
cycloneii_lcell_ff \register_file|regs[25][10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][10]~regout ));

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \register_file|Mux21~0 (
// Equation(s):
// \register_file|Mux21~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][10]~regout  & (\Instruction_Memory|Mux23~0_combout ))) # (!\Instruction_Memory|Mux20~0_combout  & (((!\Instruction_Memory|Mux23~0_combout  & 
// \register_file|regs[25][10]~regout ))))

	.dataa(\register_file|regs[2][10]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\register_file|regs[25][10]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux21~0 .lut_mask = 16'h8380;
defparam \register_file|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s1[7]~4 (
// Equation(s):
// \ALU|shifter|bsr|s1[7]~4_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux21~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux23~0_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux21~0_combout ),
	.datad(\register_file|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[7]~4 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s1[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s1[7]~52 (
// Equation(s):
// \ALU|shifter|bsr|s1[7]~52_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux22~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux24~0_combout ))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(vcc),
	.datad(\register_file|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[7]~52 .lut_mask = 16'hEE22;
defparam \ALU|shifter|bsr|s1[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s1[7]~54 (
// Equation(s):
// \ALU|shifter|bsr|s1[7]~54_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[7]~4_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[7]~52_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[7]~4_combout ),
	.datad(\ALU|shifter|bsr|s1[7]~52_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[7]~54 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s1[15]~40 (
// Equation(s):
// \ALU|shifter|bsr|s1[15]~40_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux14~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux16~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux14~0_combout ),
	.datad(\register_file|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[15]~40 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s1[15]~46 (
// Equation(s):
// \ALU|shifter|bsr|s1[15]~46_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[15]~17_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[15]~40_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[15]~17_combout ),
	.datac(\ALU|shifter|bsr|s1[15]~40_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[15]~46 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s1[19]~45 (
// Equation(s):
// \ALU|shifter|bsr|s1[19]~45_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[20]~14_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[19]~38_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[20]~14_combout ),
	.datad(\ALU|shifter|bsr|s1[19]~38_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[19]~45 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \ALU|shifter|bsr|s2[15]~11 (
// Equation(s):
// \ALU|shifter|bsr|s2[15]~11_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[19]~45_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[15]~46_combout ))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[15]~46_combout ),
	.datad(\ALU|shifter|bsr|s1[19]~45_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[15]~11 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s2[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \ALU|Mux24~0 (
// Equation(s):
// \ALU|Mux24~0_combout  = (\ALU|Mux27~0_combout  & (((\ALU|Mux27~2_combout ) # (\ALU|shifter|bsr|s2[15]~11_combout )))) # (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsr|s1[7]~54_combout  & (!\ALU|Mux27~2_combout )))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsr|s1[7]~54_combout ),
	.datac(\ALU|Mux27~2_combout ),
	.datad(\ALU|shifter|bsr|s2[15]~11_combout ),
	.cin(gnd),
	.combout(\ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~0 .lut_mask = 16'hAEA4;
defparam \ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s3[23]~31 (
// Equation(s):
// \ALU|shifter|bsr|s3[23]~31_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\ALU_Control|Mux3~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[2]~24_combout  & (\ALU_Control|Mux3~0_combout )) # (!\MUX_operand_b|Out[2]~24_combout  
// & ((!\ALU|shifter|bsr|s0[31]~3_combout )))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU|shifter|bsr|s0[31]~3_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[23]~31 .lut_mask = 16'hCC8D;
defparam \ALU|shifter|bsr|s3[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \ALU|shifter|bsr|s1[24]~11 (
// Equation(s):
// \ALU|shifter|bsr|s1[24]~11_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux5~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux7~0_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux5~0_combout ),
	.datad(\register_file|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[24]~11 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s1[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[23]~44 (
// Equation(s):
// \ALU|shifter|bsr|s1[23]~44_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[24]~11_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[23]~36_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[24]~11_combout ),
	.datad(\ALU|shifter|bsr|s1[23]~36_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[23]~44 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s1[27]~42 (
// Equation(s):
// \ALU|shifter|bsr|s1[27]~42_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux1~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux3~0_combout ))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux3~0_combout ),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[27]~42 .lut_mask = 16'hE400;
defparam \ALU|shifter|bsr|s1[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[27]~43 (
// Equation(s):
// \ALU|shifter|bsr|s1[27]~43_combout  = (\ALU|shifter|bsr|s1[27]~42_combout ) # ((!\MUX_operand_b|Out[0]~56_combout  & \ALU|shifter|bsr|s1[26]~34_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsr|s1[26]~34_combout ),
	.datad(\ALU|shifter|bsr|s1[27]~42_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[27]~43 .lut_mask = 16'hFF30;
defparam \ALU|shifter|bsr|s1[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s2[23]~10 (
// Equation(s):
// \ALU|shifter|bsr|s2[23]~10_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[27]~43_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[23]~44_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[23]~44_combout ),
	.datad(\ALU|shifter|bsr|s1[27]~43_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[23]~10 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \ALU|shifter|bsr|s3[23]~32 (
// Equation(s):
// \ALU|shifter|bsr|s3[23]~32_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\register_file|Mux0~0_combout  & (\ALU|shifter|bsr|s3[23]~31_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsr|s2[23]~10_combout ))))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\ALU|shifter|bsr|s3[23]~31_combout ),
	.datad(\ALU|shifter|bsr|s2[23]~10_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[23]~32 .lut_mask = 16'hD580;
defparam \ALU|shifter|bsr|s3[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \ALU|Mux24~1 (
// Equation(s):
// \ALU|Mux24~1_combout  = (\ALU|Mux27~2_combout  & ((\ALU|Mux24~0_combout  & ((\ALU|shifter|bsr|s3[23]~32_combout ))) # (!\ALU|Mux24~0_combout  & (\ALU|shifter|bsr|s1[11]~48_combout )))) # (!\ALU|Mux27~2_combout  & (((\ALU|Mux24~0_combout ))))

	.dataa(\ALU|shifter|bsr|s1[11]~48_combout ),
	.datab(\ALU|Mux27~2_combout ),
	.datac(\ALU|Mux24~0_combout ),
	.datad(\ALU|shifter|bsr|s3[23]~32_combout ),
	.cin(gnd),
	.combout(\ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~1 .lut_mask = 16'hF838;
defparam \ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \ALU|Mux24~2 (
// Equation(s):
// \ALU|Mux24~2_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|shifter|bsl|s2[7]~9_combout  & (!\ALU|Mux27~0_combout ))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|Mux24~1_combout ))))

	.dataa(\ALU|shifter|bsl|s2[7]~9_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Mux27~0_combout ),
	.datad(\ALU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~2 .lut_mask = 16'h3B08;
defparam \ALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7_combout  = (\register_file|Mux25~0_combout  & ((\ALU|Adder|B_checked [6]) # ((\ALU|Adder|B_checked [5] & \register_file|Mux26~0_combout )))) # (!\register_file|Mux25~0_combout  & (\ALU|Adder|B_checked [5] & 
// (\register_file|Mux26~0_combout  & \ALU|Adder|B_checked [6])))

	.dataa(\ALU|Adder|B_checked [5]),
	.datab(\register_file|Mux25~0_combout ),
	.datac(\register_file|Mux26~0_combout ),
	.datad(\ALU|Adder|B_checked [6]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4_combout  = (!\ALU|Adder|B_checked [4] & \register_file|Mux27~0_combout )

	.dataa(vcc),
	.datab(\ALU|Adder|B_checked [4]),
	.datac(vcc),
	.datad(\register_file|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4 .lut_mask = 16'h3300;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4_combout ) # 
// (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ))))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8 .lut_mask = 16'hEEEC;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [3] = \ALU|Adder|B_checked [7] $ (\register_file|Mux24~0_combout  $ (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8_combout ))

	.dataa(\ALU|Adder|B_checked [7]),
	.datab(\register_file|Mux24~0_combout ),
	.datac(vcc),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[3] .lut_mask = 16'h9966;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \ALU|Mux24~3 (
// Equation(s):
// \ALU|Mux24~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~3 .lut_mask = 16'hCB0B;
defparam \ALU|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \ALU|Mux24~4 (
// Equation(s):
// \ALU|Mux24~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux24~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[7]~37_combout  & ((\register_file|Mux24~0_combout ) # (!\ALU|Mux24~3_combout ))) # (!\MUX_operand_b|Out[7]~37_combout  & 
// (\register_file|Mux24~0_combout  & !\ALU|Mux24~3_combout ))))

	.dataa(\MUX_operand_b|Out[7]~37_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\register_file|Mux24~0_combout ),
	.datad(\ALU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~4 .lut_mask = 16'hEC32;
defparam \ALU|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \ALU|Mux24~5 (
// Equation(s):
// \ALU|Mux24~5_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux24~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux24~4_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux24~4_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux24~2_combout ),
	.datad(\ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux24~5 .lut_mask = 16'hECA0;
defparam \ALU|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \WB_MUX|Mux24~0 (
// Equation(s):
// \WB_MUX|Mux24~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout 
// )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux24~5_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[7].F|S~combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux24~5_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux24~0 .lut_mask = 16'h4F4A;
defparam \WB_MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \LSU|ld_data[7]~100 (
// Equation(s):
// \LSU|ld_data[7]~100_combout  = (\Instruction_Memory|Mux11~0_combout  & (((\LSU|Output_Periph|LED|o_io_ledr [7])))) # (!\Instruction_Memory|Mux11~0_combout  & ((\Instruction_Memory|Mux10~0_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7])) # 
// (!\Instruction_Memory|Mux10~0_combout  & ((\LSU|Output_Periph|LED|o_io_ledg [7])))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datad(\LSU|Output_Periph|LED|o_io_ledg [7]),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~100 .lut_mask = 16'hF1E0;
defparam \LSU|ld_data[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneii_lcell_comb \LSU|ld_data[7]~101 (
// Equation(s):
// \LSU|ld_data[7]~101_combout  = (\ALU|Mux27~8_combout  & (((\LSU|ld_data[7]~100_combout )))) # (!\ALU|Mux27~8_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7] & (\ALU_Control|Decoder0~0_combout )))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datab(\ALU_Control|Decoder0~0_combout ),
	.datac(\LSU|ld_data[7]~100_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~101 .lut_mask = 16'hF088;
defparam \LSU|ld_data[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \LSU|ld_data[7]~345 (
// Equation(s):
// \LSU|ld_data[7]~345_combout  = (\ALU|Mux26~7_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [7] & ((\ALU|Mux27~8_combout )))) # (!\ALU|Mux26~7_combout  & (((\LSU|ld_data[7]~101_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\LSU|ld_data[7]~101_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~345_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~345 .lut_mask = 16'hB830;
defparam \LSU|ld_data[7]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \LSU|ld_data[7]~102 (
// Equation(s):
// \LSU|ld_data[7]~102_combout  = (!\LSU|data_memory_en~combout  & ((\LSU|output_periph_en~combout  & ((\LSU|ld_data[7]~345_combout ))) # (!\LSU|output_periph_en~combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|data_memory_en~combout ),
	.datad(\LSU|ld_data[7]~345_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~102 .lut_mask = 16'h0E02;
defparam \LSU|ld_data[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \LSU|ld_data[7]~103 (
// Equation(s):
// \LSU|ld_data[7]~103_combout  = (\LSU|ld_data[7]~102_combout ) # ((\ALU_Control|Decoder0~0_combout  & (\LSU|Data_memory|Mux107~2_combout  & \LSU|data_memory_en~combout )))

	.dataa(\ALU_Control|Decoder0~0_combout ),
	.datab(\LSU|Data_memory|Mux107~2_combout ),
	.datac(\LSU|data_memory_en~combout ),
	.datad(\LSU|ld_data[7]~102_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~103 .lut_mask = 16'hFF80;
defparam \LSU|ld_data[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \LSU|ld_data[7]~346 (
// Equation(s):
// \LSU|ld_data[7]~346_combout  = (\LSU|ld_data[7]~103_combout  & (((\PC|PC_out [5]) # (!\PC|PC_out [2])) # (!\PC|PC_out [3])))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\LSU|ld_data[7]~103_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[7]~346_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[7]~346 .lut_mask = 16'hDF00;
defparam \LSU|ld_data[7]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \WB_MUX|Mux24~1 (
// Equation(s):
// \WB_MUX|Mux24~1_combout  = (\WB_MUX|Mux24~0_combout  & ((\MUX_operand_b|Out[7]~37_combout ) # ((!\Instruction_Memory|Mux10~0_combout )))) # (!\WB_MUX|Mux24~0_combout  & (((\Instruction_Memory|Mux10~0_combout  & \LSU|ld_data[7]~346_combout ))))

	.dataa(\MUX_operand_b|Out[7]~37_combout ),
	.datab(\WB_MUX|Mux24~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|ld_data[7]~346_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux24~1 .lut_mask = 16'hBC8C;
defparam \WB_MUX|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \register_file|regs~18 (
// Equation(s):
// \register_file|regs~18_combout  = (\WB_MUX|Mux24~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux24~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~18 .lut_mask = 16'hF700;
defparam \register_file|regs~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N1
cycloneii_lcell_ff \register_file|regs[2][7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][7]~regout ));

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \register_file|Mux24~0 (
// Equation(s):
// \register_file|Mux24~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][7]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][7]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][7]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\register_file|regs[2][7]~regout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux24~0 .lut_mask = 16'hC022;
defparam \register_file|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s1[9]~8 (
// Equation(s):
// \ALU|shifter|bsl|s1[9]~8_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux24~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux22~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux24~0_combout ),
	.datad(\register_file|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[9]~8 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsl|s1[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \ALU|shifter|bsl|s1[9]~9 (
// Equation(s):
// \ALU|shifter|bsl|s1[9]~9_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[8]~7_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[9]~8_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[9]~8_combout ),
	.datad(\ALU|shifter|bsl|s1[8]~7_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[9]~9 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \ALU|shifter|bsl|s1[5]~4 (
// Equation(s):
// \ALU|shifter|bsl|s1[5]~4_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[4]~1_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[5]~3_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[5]~3_combout ),
	.datac(\ALU|shifter|bsl|s1[4]~1_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[5]~4 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsl|s1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \ALU|shifter|bsl|s2[9]~13 (
// Equation(s):
// \ALU|shifter|bsl|s2[9]~13_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[5]~4_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[9]~9_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[9]~9_combout ),
	.datad(\ALU|shifter|bsl|s1[5]~4_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[9]~13 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s2[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s3[9]~17 (
// Equation(s):
// \ALU|shifter|bsl|s3[9]~17_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsl|s0[1]~0_combout  & (!\ALU|shifter|bsl|s2[1]~23_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsl|s2[9]~13_combout ))))

	.dataa(\ALU|shifter|bsl|s0[1]~0_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datad(\ALU|shifter|bsl|s2[9]~13_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[9]~17 .lut_mask = 16'h3B08;
defparam \ALU|shifter|bsl|s3[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s1[25]~47 (
// Equation(s):
// \ALU|shifter|bsl|s1[25]~47_combout  = (!\MUX_operand_b|Out[0]~56_combout  & ((\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux8~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux6~0_combout ))))

	.dataa(\register_file|Mux6~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux8~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[25]~47 .lut_mask = 16'h00E2;
defparam \ALU|shifter|bsl|s1[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s1[25]~48 (
// Equation(s):
// \ALU|shifter|bsl|s1[25]~48_combout  = (\ALU|shifter|bsl|s1[25]~47_combout ) # ((\MUX_operand_b|Out[0]~56_combout  & \ALU|shifter|bsl|s1[25]~45_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s1[25]~47_combout ),
	.datad(\ALU|shifter|bsl|s1[25]~45_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[25]~48 .lut_mask = 16'hFAF0;
defparam \ALU|shifter|bsl|s1[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \ALU|Mux6~4 (
// Equation(s):
// \ALU|Mux6~4_combout  = (\ALU|Mux27~2_combout  & (((\ALU|Mux27~0_combout )))) # (!\ALU|Mux27~2_combout  & ((\ALU|Mux27~0_combout  & ((\ALU|shifter|bsl|s2[17]~16_combout ))) # (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsl|s1[25]~48_combout ))))

	.dataa(\ALU|Mux27~2_combout ),
	.datab(\ALU|shifter|bsl|s1[25]~48_combout ),
	.datac(\ALU|shifter|bsl|s2[17]~16_combout ),
	.datad(\ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~4 .lut_mask = 16'hFA44;
defparam \ALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \ALU|Mux6~5 (
// Equation(s):
// \ALU|Mux6~5_combout  = (\ALU|Mux6~4_combout  & (((\ALU|shifter|bsl|s3[9]~17_combout ) # (!\ALU|Mux27~2_combout )))) # (!\ALU|Mux6~4_combout  & (\ALU|shifter|bsl|s1[21]~40_combout  & ((\ALU|Mux27~2_combout ))))

	.dataa(\ALU|shifter|bsl|s1[21]~40_combout ),
	.datab(\ALU|shifter|bsl|s3[9]~17_combout ),
	.datac(\ALU|Mux6~4_combout ),
	.datad(\ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~5 .lut_mask = 16'hCAF0;
defparam \ALU|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \MUX_operand_b|Out[25]~50 (
// Equation(s):
// \MUX_operand_b|Out[25]~50_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux38~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux38~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[25]~50 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \ALU|Mux6~7 (
// Equation(s):
// \ALU|Mux6~7_combout  = (\ALU_Control|Mux3~0_combout  & ((\ALU_Control|Mux2~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux38~2_combout )))) # (!\ALU_Control|Mux3~0_combout  & (\MUX_operand_b|Out[21]~22_combout  & 
// ((\register_file|Mux38~2_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\register_file|Mux38~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2_combout  = (\register_file|Mux7~0_combout  & ((\ALU|Adder|B_checked [24]) # ((\ALU|Adder|CLA1|C~11_combout ) # (\ALU|Adder|CLA1|C~0_combout )))) # (!\register_file|Mux7~0_combout  & (\ALU|Adder|B_checked 
// [24] & ((\ALU|Adder|CLA1|C~11_combout ) # (\ALU|Adder|CLA1|C~0_combout ))))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\ALU|Adder|B_checked [24]),
	.datac(\ALU|Adder|CLA1|C~11_combout ),
	.datad(\ALU|Adder|CLA1|C~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2 .lut_mask = 16'hEEE8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \ALU|Mux6~2 (
// Equation(s):
// \ALU|Mux6~2_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux6~7_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2_combout ))))) # (!\ALU|Mux31~3_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux6~7_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~2 .lut_mask = 16'h6ACA;
defparam \ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \ALU|Mux6~3 (
// Equation(s):
// \ALU|Mux6~3_combout  = (\ALU|Mux31~3_combout  & (\register_file|Mux6~0_combout  $ (((\ALU|Mux6~2_combout ))))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux6~0_combout  & ((\MUX_operand_b|Out[25]~50_combout ) # (\ALU|Mux6~2_combout ))) # 
// (!\register_file|Mux6~0_combout  & (\MUX_operand_b|Out[25]~50_combout  & \ALU|Mux6~2_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\MUX_operand_b|Out[25]~50_combout ),
	.datad(\ALU|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~3 .lut_mask = 16'h76C8;
defparam \ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \ALU|Mux6~6 (
// Equation(s):
// \ALU|Mux6~6_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux6~3_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (!\ALU|Mux31~3_combout  & (\ALU|Mux6~5_combout )))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|Mux6~5_combout ),
	.datac(\ALU_Control|Operation[3]~0_combout ),
	.datad(\ALU|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~6 .lut_mask = 16'hF404;
defparam \ALU|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \WB_MUX|Mux6~0 (
// Equation(s):
// \WB_MUX|Mux6~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout 
// )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux6~6_combout )))))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[25].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux6~6_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux6~0 .lut_mask = 16'h2F2C;
defparam \WB_MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[7][5]~30 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  = (\Instruction_Memory|Mux10~0_combout  & \LSU|Output_Periph|HEX|Decoder0~0_combout )

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[7][5]~30 .lut_mask = 16'hCC00;
defparam \LSU|Output_Periph|HEX|hex_io[7][5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[7][5]~31 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & (((\LSU|Output_Periph|HEX|Decoder0~5_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & (\LSU|Output_Periph|HEX|Decoder0~7_combout  & 
// ((!\LSU|Data_memory|st_data0[4]~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~7_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~5_combout ),
	.datad(\LSU|Data_memory|st_data0[4]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[7][5]~31 .lut_mask = 16'hC0E2;
defparam \LSU|Output_Periph|HEX|hex_io[7][5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector5~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector5~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\register_file|Mux54~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & 
// (((\register_file|Mux62~3_combout  & !\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ))))

	.dataa(\register_file|Mux54~3_combout ),
	.datab(\register_file|Mux62~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector5~0 .lut_mask = 16'hF0AC;
defparam \LSU|Output_Periph|HEX|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector5~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector5~1_combout  = (\LSU|Output_Periph|HEX|Selector5~0_combout  & ((\register_file|Mux38~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|Selector5~0_combout  & 
// (((\register_file|Mux46~3_combout  & \LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ))))

	.dataa(\register_file|Mux38~3_combout ),
	.datab(\register_file|Mux46~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector5~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector5~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[7][0]~32 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[7][0]~32_combout  = (\LSU|Data_memory|st_data0[4]~8_combout  & (((!\ALU|Mux30~6_combout )) # (!\ALU|Mux31~8_combout ))) # (!\LSU|Data_memory|st_data0[4]~8_combout  & (((!\ALU|Mux30~6_combout  & \ALU_Control|Decoder0~2_combout 
// ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU_Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[7][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[7][0]~32 .lut_mask = 16'h4F4C;
defparam \LSU|Output_Periph|HEX|hex_io[7][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[7][0]~33 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[7][0]~33_combout  = (\ALU|Mux29~3_combout  & (\LSU|Output_Periph|comb~3_combout  & !\LSU|Output_Periph|HEX|hex_io[7][0]~32_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux29~3_combout ),
	.datac(\LSU|Output_Periph|comb~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][0]~32_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[7][0]~33 .lut_mask = 16'h00C0;
defparam \LSU|Output_Periph|HEX|hex_io[7][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][1]~regout ));

// Location: LCCOMB_X27_Y12_N2
cycloneii_lcell_comb \register_file|Mux38~3 (
// Equation(s):
// \register_file|Mux38~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux38~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux38~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux38~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[5][6]~22 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  = (\ALU|Mux30~6_combout  & (\Instruction_Memory|Mux10~0_combout  & !\ALU|Mux29~3_combout ))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[5][6]~22 .lut_mask = 16'h0088;
defparam \LSU|Output_Periph|HEX|hex_io[5][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \register_file|Mux54~3 (
// Equation(s):
// \register_file|Mux54~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux54~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(\register_file|Mux54~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux54~3 .lut_mask = 16'h3300;
defparam \register_file|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[5][6]~23 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & (((\LSU|Output_Periph|HEX|Decoder0~2_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & (!\LSU|Data_memory|st_data0[4]~8_combout  & 
// (\LSU|Output_Periph|HEX|Decoder0~5_combout )))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~5_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[5][6]~23 .lut_mask = 16'hDC10;
defparam \LSU|Output_Periph|HEX|hex_io[5][6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector19~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector19~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\register_file|Mux54~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & 
// (\register_file|Mux62~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ))))

	.dataa(\register_file|Mux62~3_combout ),
	.datab(\register_file|Mux54~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector19~0 .lut_mask = 16'hF0CA;
defparam \LSU|Output_Periph|HEX|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector19~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector19~1_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & ((\LSU|Output_Periph|HEX|Selector19~0_combout  & ((\register_file|Mux38~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector19~0_combout  & 
// (\register_file|Mux46~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & (((\LSU|Output_Periph|HEX|Selector19~0_combout ))))

	.dataa(\register_file|Mux46~3_combout ),
	.datab(\register_file|Mux38~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector19~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector19~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[5][0]~25 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[5][0]~25_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~6_combout ) # ((\LSU|Output_Periph|HEX|hex_io[5][0]~24_combout  & !\LSU|Data_memory|st_data0[4]~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][0]~24_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~6_combout ),
	.datac(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datad(\LSU|Output_Periph|comb~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[5][0]~25 .lut_mask = 16'hCE00;
defparam \LSU|Output_Periph|HEX|hex_io[5][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N21
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector19~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][1]~regout ));

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \LSU|Output_Periph|Mux22~0 (
// Equation(s):
// \LSU|Output_Periph|Mux22~0_combout  = (!\ALU|Mux29~3_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][1]~regout ))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[3][1]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][1]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux22~0 .lut_mask = 16'h00CA;
defparam \LSU|Output_Periph|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \LSU|Output_Periph|Mux22~1 (
// Equation(s):
// \LSU|Output_Periph|Mux22~1_combout  = (\LSU|ld_data[17]~238_combout  & ((\LSU|Output_Periph|Mux22~0_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][1]~regout  & \LSU|Output_Periph|HEX|Decoder0~0_combout ))))

	.dataa(\LSU|ld_data[17]~238_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][1]~regout ),
	.datac(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datad(\LSU|Output_Periph|Mux22~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|Mux22~1 .lut_mask = 16'hAA80;
defparam \LSU|Output_Periph|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector26~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector26~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout 
//  & ((\register_file|Mux54~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (\register_file|Mux62~3_combout ))))

	.dataa(\register_file|Mux62~3_combout ),
	.datab(\register_file|Mux54~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector26~0 .lut_mask = 16'hFC0A;
defparam \LSU|Output_Periph|HEX|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector26~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector26~1_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & ((\LSU|Output_Periph|HEX|Selector26~0_combout  & (\register_file|Mux38~3_combout )) # (!\LSU|Output_Periph|HEX|Selector26~0_combout  & 
// ((\register_file|Mux46~3_combout ))))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (((\LSU|Output_Periph|HEX|Selector26~0_combout ))))

	.dataa(\register_file|Mux38~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datac(\register_file|Mux46~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector26~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector26~1 .lut_mask = 16'hBBC0;
defparam \LSU|Output_Periph|HEX|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N27
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][1]~regout ));

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~2 (
// Equation(s):
// \LSU|Output_Periph|ld_data~2_combout  = (\Instruction_Memory|Mux10~0_combout  & (\LSU|Output_Periph|HEX|hex_io[4][1]~regout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][1]~regout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~2 .lut_mask = 16'h00C0;
defparam \LSU|Output_Periph|ld_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \LSU|ld_data[25]~306 (
// Equation(s):
// \LSU|ld_data[25]~306_combout  = (\LSU|ld_data[29]~296_combout  & (((\LSU|Output_Periph|ld_data~2_combout ) # (\LSU|ld_data[29]~299_combout )))) # (!\LSU|ld_data[29]~296_combout  & (\LSU|Output_Periph|Mux0~0_combout  & ((!\LSU|ld_data[29]~299_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|Output_Periph|ld_data~2_combout ),
	.datac(\LSU|ld_data[29]~296_combout ),
	.datad(\LSU|ld_data[29]~299_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[25]~306_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[25]~306 .lut_mask = 16'hF0CA;
defparam \LSU|ld_data[25]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \LSU|ld_data[25]~307 (
// Equation(s):
// \LSU|ld_data[25]~307_combout  = (\LSU|ld_data[29]~299_combout  & ((\LSU|ld_data[25]~306_combout  & (\LSU|Output_Periph|ld_data~9_combout )) # (!\LSU|ld_data[25]~306_combout  & ((\LSU|Output_Periph|Mux22~1_combout ))))) # (!\LSU|ld_data[29]~299_combout  & 
// (((\LSU|ld_data[25]~306_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~9_combout ),
	.datab(\LSU|ld_data[29]~299_combout ),
	.datac(\LSU|Output_Periph|Mux22~1_combout ),
	.datad(\LSU|ld_data[25]~306_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[25]~307_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[25]~307 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[25]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \LSU|ld_data[25]~308 (
// Equation(s):
// \LSU|ld_data[25]~308_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[25]~307_combout ))))

	.dataa(\LSU|Output_Periph|Mux58~0_combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|ld_data[25]~307_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[25]~308_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[25]~308 .lut_mask = 16'hB0A0;
defparam \LSU|ld_data[25]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \LSU|Data_memory|Mux137~1 (
// Equation(s):
// \LSU|Data_memory|Mux137~1_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux137~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux137~1 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \LSU|ld_data[25]~309 (
// Equation(s):
// \LSU|ld_data[25]~309_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux137~3_combout )) # (!\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux137~1_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux137~3_combout ),
	.datac(\LSU|Data_memory|Mux137~1_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[25]~309_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[25]~309 .lut_mask = 16'hDDA0;
defparam \LSU|ld_data[25]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \LSU|ld_data[25]~310 (
// Equation(s):
// \LSU|ld_data[25]~310_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[25]~308_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[25]~309_combout ))))

	.dataa(\LSU|ld_data[24]~298_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|ld_data[25]~308_combout ),
	.datad(\LSU|ld_data[25]~309_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[25]~310_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[25]~310 .lut_mask = 16'hA2A0;
defparam \LSU|ld_data[25]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \WB_MUX|Mux6~1 (
// Equation(s):
// \WB_MUX|Mux6~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux6~0_combout  & (\MUX_operand_b|Out[25]~50_combout )) # (!\WB_MUX|Mux6~0_combout  & ((\LSU|ld_data[25]~310_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux6~0_combout ))))

	.dataa(\MUX_operand_b|Out[25]~50_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\WB_MUX|Mux6~0_combout ),
	.datad(\LSU|ld_data[25]~310_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux6~1 .lut_mask = 16'hBCB0;
defparam \WB_MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \register_file|regs~36 (
// Equation(s):
// \register_file|regs~36_combout  = (\WB_MUX|Mux6~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux6~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~36_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~36 .lut_mask = 16'hF700;
defparam \register_file|regs~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N5
cycloneii_lcell_ff \register_file|regs[25][25] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][25]~regout ));

// Location: LCCOMB_X29_Y14_N30
cycloneii_lcell_comb \register_file|Mux6~0 (
// Equation(s):
// \register_file|Mux6~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (((\Instruction_Memory|Mux20~0_combout  & \register_file|regs[2][25]~regout )))) # (!\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[25][25]~regout  & 
// (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\register_file|regs[25][25]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\register_file|regs[2][25]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux6~0 .lut_mask = 16'hA404;
defparam \register_file|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneii_lcell_comb \ALU|shifter|bsr|s1[25]~10 (
// Equation(s):
// \ALU|shifter|bsr|s1[25]~10_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux4~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux6~0_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\register_file|Mux4~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[25]~10 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsr|s1[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s1[24]~12 (
// Equation(s):
// \ALU|shifter|bsr|s1[24]~12_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[25]~10_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[24]~11_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[25]~10_combout ),
	.datac(\ALU|shifter|bsr|s1[24]~11_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[24]~12 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s2[20]~5 (
// Equation(s):
// \ALU|shifter|bsr|s2[20]~5_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[24]~12_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[20]~15_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[24]~12_combout ),
	.datad(\ALU|shifter|bsr|s1[20]~15_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[20]~5 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s2[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \ALU|shifter|bsr|s1[12]~1 (
// Equation(s):
// \ALU|shifter|bsr|s1[12]~1_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux17~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux19~0_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux17~0_combout ),
	.datad(\register_file|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[12]~1 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s1[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s1[12]~2 (
// Equation(s):
// \ALU|shifter|bsr|s1[12]~2_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[13]~0_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[12]~1_combout )))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[13]~0_combout ),
	.datad(\ALU|shifter|bsr|s1[12]~1_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[12]~2 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneii_lcell_comb \ALU|shifter|bsr|s2[12]~4 (
// Equation(s):
// \ALU|shifter|bsr|s2[12]~4_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[16]~18_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[12]~2_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[12]~2_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[16]~18_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[12]~4 .lut_mask = 16'hFC0C;
defparam \ALU|shifter|bsr|s2[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \ALU|Mux19~0 (
// Equation(s):
// \ALU|Mux19~0_combout  = (\ALU|Mux21~3_combout  & (!\ALU|Mux21~9_combout  & ((\ALU|shifter|bsl|s3[12]~13_combout )))) # (!\ALU|Mux21~3_combout  & ((\ALU|Mux21~9_combout ) # ((\ALU|shifter|bsr|s3[28]~25_combout ))))

	.dataa(\ALU|Mux21~3_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|shifter|bsr|s3[28]~25_combout ),
	.datad(\ALU|shifter|bsl|s3[12]~13_combout ),
	.cin(gnd),
	.combout(\ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux19~0 .lut_mask = 16'h7654;
defparam \ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \ALU|Mux19~1 (
// Equation(s):
// \ALU|Mux19~1_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux19~0_combout  & ((\ALU|shifter|bsr|s2[12]~4_combout ))) # (!\ALU|Mux19~0_combout  & (\ALU|shifter|bsr|s2[20]~5_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux19~0_combout ))))

	.dataa(\ALU|Mux21~2_combout ),
	.datab(\ALU|shifter|bsr|s2[20]~5_combout ),
	.datac(\ALU|shifter|bsr|s2[12]~4_combout ),
	.datad(\ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux19~1 .lut_mask = 16'hF588;
defparam \ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \MUX_operand_b|Out[12]~33 (
// Equation(s):
// \MUX_operand_b|Out[12]~33_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux51~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux51~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[12]~33 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0_combout  = \register_file|Mux19~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux51~2_combout )))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux51~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0 .lut_mask = 16'h5AAA;
defparam \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [0] = \register_file|Mux19~0_combout  $ (\ALU|Adder|B_checked [12] $ (((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~6_combout ))))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(\ALU|Adder|B_checked [12]),
	.datac(\ALU|Adder|C~0_combout ),
	.datad(\ALU|Adder|CLA0|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[0] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \ALU|Mux19~2 (
// Equation(s):
// \ALU|Mux19~2_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [0]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [0]),
	.cin(gnd),
	.combout(\ALU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux19~2 .lut_mask = 16'hAD0D;
defparam \ALU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \ALU|Mux19~3 (
// Equation(s):
// \ALU|Mux19~3_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux19~2_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux19~0_combout  & ((\MUX_operand_b|Out[12]~33_combout ) # (!\ALU|Mux19~2_combout ))) # (!\register_file|Mux19~0_combout  & 
// (\MUX_operand_b|Out[12]~33_combout  & !\ALU|Mux19~2_combout ))))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(\MUX_operand_b|Out[12]~33_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux19~3 .lut_mask = 16'hF80E;
defparam \ALU|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \ALU|Mux19~4 (
// Equation(s):
// \ALU|Mux19~4_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux19~1_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux19~3_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux19~3_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux19~1_combout ),
	.datad(\ALU|Mux19~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux19~4 .lut_mask = 16'hECA0;
defparam \ALU|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux134~2 (
// Equation(s):
// \LSU|Data_memory|Mux134~2_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux134~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux134~2 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \LSU|ld_data[13]~180 (
// Equation(s):
// \LSU|ld_data[13]~180_combout  = (\ALU|Mux27~8_combout ) # ((!\ALU|Mux26~7_combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\ALU|Mux26~7_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[13]~180_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[13]~180 .lut_mask = 16'hFF12;
defparam \LSU|ld_data[13]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector2~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector2~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  
// & ((\register_file|Mux43~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & (\register_file|Mux59~3_combout ))))

	.dataa(\register_file|Mux59~3_combout ),
	.datab(\register_file|Mux43~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector2~0 .lut_mask = 16'hFC0A;
defparam \LSU|Output_Periph|HEX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector2~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector2~1_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|Selector2~0_combout  & (\register_file|Mux35~3_combout )) # (!\LSU|Output_Periph|HEX|Selector2~0_combout  & 
// ((\register_file|Mux51~3_combout ))))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|Selector2~0_combout ))))

	.dataa(\register_file|Mux35~3_combout ),
	.datab(\register_file|Mux51~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector2~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector2~1 .lut_mask = 16'hAFC0;
defparam \LSU|Output_Periph|HEX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][4]~regout ));

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \LSU|ld_data[12]~171 (
// Equation(s):
// \LSU|ld_data[12]~171_combout  = (\LSU|Output_Periph|HEX|hex_io[7][4]~regout  & (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][4]~regout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~171_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~171 .lut_mask = 16'h0060;
defparam \LSU|ld_data[12]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \LSU|ld_data[12]~172 (
// Equation(s):
// \LSU|ld_data[12]~172_combout  = (\LSU|Output_Periph|HEX|hex_io[3][4]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][4]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~172_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~172 .lut_mask = 16'h6600;
defparam \LSU|ld_data[12]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[1][5]~8 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  = (\ALU|Mux29~3_combout ) # ((\LSU|Data_memory|st_data0[4]~8_combout ) # ((\ALU|Mux30~6_combout ) # (\ALU|Mux31~8_combout )))

	.dataa(\ALU|Mux29~3_combout ),
	.datab(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[1][5]~8 .lut_mask = 16'hFFFE;
defparam \LSU|Output_Periph|HEX|hex_io[1][5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector44~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector44~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux59~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux51~2_combout 
// )))))

	.dataa(\register_file|Mux59~2_combout ),
	.datab(\register_file|Mux51~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector44~0 .lut_mask = 16'h0A0C;
defparam \LSU|Output_Periph|HEX|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[1][0]~9 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[1][0]~9_combout  = (\LSU|Output_Periph|comb~3_combout  & ((\LSU|Output_Periph|HEX|Decoder0~1_combout ) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout )))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.datac(\LSU|Output_Periph|comb~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[1][0]~9 .lut_mask = 16'hF030;
defparam \LSU|Output_Periph|HEX|hex_io[1][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N9
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector44~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][4]~regout ));

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \LSU|ld_data[12]~173 (
// Equation(s):
// \LSU|ld_data[12]~173_combout  = (\ALU|Mux30~6_combout  & (((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & ((\ALU|Mux31~8_combout  & (\LSU|Output_Periph|HEX|hex_io[2][4]~regout )) # (!\ALU|Mux31~8_combout  & 
// ((\LSU|Output_Periph|HEX|hex_io[1][4]~regout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][4]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~173_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~173 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[12]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[12]~174 (
// Equation(s):
// \LSU|ld_data[12]~174_combout  = (\ALU|Mux30~6_combout  & (((!\LSU|ld_data[12]~173_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|ld_data[12]~173_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[12]~173_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~174_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~174 .lut_mask = 16'h06F0;
defparam \LSU|ld_data[12]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \LSU|ld_data[12]~175 (
// Equation(s):
// \LSU|ld_data[12]~175_combout  = (\LSU|ld_data[9]~129_combout  & ((\LSU|ld_data[12]~174_combout  & ((\LSU|ld_data[12]~172_combout ))) # (!\LSU|ld_data[12]~174_combout  & (\LSU|Output_Periph|HEX|hex_io[4][4]~regout )))) # (!\LSU|ld_data[9]~129_combout  & 
// (((\LSU|ld_data[12]~174_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][4]~regout ),
	.datab(\LSU|ld_data[12]~172_combout ),
	.datac(\LSU|ld_data[9]~129_combout ),
	.datad(\LSU|ld_data[12]~174_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~175_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~175 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[12]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[12]~176 (
// Equation(s):
// \LSU|ld_data[12]~176_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (!\LSU|ld_data[9]~108_combout )) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & ((\LSU|ld_data[9]~108_combout  & (\LSU|ld_data[12]~171_combout )) # 
// (!\LSU|ld_data[9]~108_combout  & ((\LSU|ld_data[12]~175_combout )))))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datab(\LSU|ld_data[9]~108_combout ),
	.datac(\LSU|ld_data[12]~171_combout ),
	.datad(\LSU|ld_data[12]~175_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~176_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~176 .lut_mask = 16'h7362;
defparam \LSU|ld_data[12]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector9~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector9~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\register_file|Mux43~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & 
// (\register_file|Mux59~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\register_file|Mux59~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datac(\register_file|Mux43~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector9~0 .lut_mask = 16'hCCE2;
defparam \LSU|Output_Periph|HEX|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector9~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector9~1_combout  = (\LSU|Output_Periph|HEX|Selector9~0_combout  & (((\register_file|Mux35~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|Selector9~0_combout  & 
// (\register_file|Mux51~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\register_file|Mux51~3_combout ),
	.datab(\register_file|Mux35~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector9~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector9~1 .lut_mask = 16'hCAF0;
defparam \LSU|Output_Periph|HEX|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector9~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \LSU|ld_data[12]~177 (
// Equation(s):
// \LSU|ld_data[12]~177_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[12]~176_combout  & (\LSU|ld_data[12]~170_combout )) # (!\LSU|ld_data[12]~176_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][4]~regout ))))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[12]~176_combout ))))

	.dataa(\LSU|ld_data[12]~170_combout ),
	.datab(\LSU|ld_data[9]~109_combout ),
	.datac(\LSU|ld_data[12]~176_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~177_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~177 .lut_mask = 16'hBCB0;
defparam \LSU|ld_data[12]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \LSU|ld_data[12]~178 (
// Equation(s):
// \LSU|ld_data[12]~178_combout  = (!\ALU|Mux28~2_combout  & \LSU|ld_data[12]~177_combout )

	.dataa(vcc),
	.datab(\ALU|Mux28~2_combout ),
	.datac(vcc),
	.datad(\LSU|ld_data[12]~177_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~178_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~178 .lut_mask = 16'h3300;
defparam \LSU|ld_data[12]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \LSU|ld_data[12]~181 (
// Equation(s):
// \LSU|ld_data[12]~181_combout  = (\LSU|ld_data[13]~179_combout  & ((\LSU|ld_data[13]~180_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[13]~180_combout  & ((\LSU|ld_data[12]~178_combout ))))) # (!\LSU|ld_data[13]~179_combout  & 
// (((\LSU|ld_data[13]~180_combout ))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|ld_data[13]~179_combout ),
	.datac(\LSU|ld_data[13]~180_combout ),
	.datad(\LSU|ld_data[12]~178_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~181_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~181 .lut_mask = 16'hBCB0;
defparam \LSU|ld_data[12]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \LSU|ld_data[12]~182 (
// Equation(s):
// \LSU|ld_data[12]~182_combout  = (\LSU|ld_data[13]~169_combout  & ((\LSU|ld_data[12]~181_combout  & (\LSU|Output_Periph|LED|o_io_ledr [12])) # (!\LSU|ld_data[12]~181_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7]))))) # (!\LSU|ld_data[13]~169_combout  & 
// (((\LSU|ld_data[12]~181_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [12]),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datac(\LSU|ld_data[13]~169_combout ),
	.datad(\LSU|ld_data[12]~181_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~182_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~182 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[12]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \LSU|ld_data[12]~183 (
// Equation(s):
// \LSU|ld_data[12]~183_combout  = (\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout  & ((\LSU|ld_data[9]~122_combout )))) # (!\LSU|ld_data[9]~121_combout  & (((\LSU|ld_data[12]~182_combout ) # (!\LSU|ld_data[9]~122_combout ))))

	.dataa(\LSU|Data_memory|Mux107~2_combout ),
	.datab(\LSU|ld_data[9]~121_combout ),
	.datac(\LSU|ld_data[12]~182_combout ),
	.datad(\LSU|ld_data[9]~122_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~183_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~183 .lut_mask = 16'hB833;
defparam \LSU|ld_data[12]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \LSU|ld_data[12]~184 (
// Equation(s):
// \LSU|ld_data[12]~184_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[12]~183_combout  & ((\LSU|Data_memory|Mux134~0_combout ))) # (!\LSU|ld_data[12]~183_combout  & (\LSU|Data_memory|Mux134~2_combout )))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[12]~183_combout ))))

	.dataa(\LSU|ld_data[9]~104_combout ),
	.datab(\LSU|Data_memory|Mux134~2_combout ),
	.datac(\LSU|Data_memory|Mux134~0_combout ),
	.datad(\LSU|ld_data[12]~183_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~184_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~184 .lut_mask = 16'hF588;
defparam \LSU|ld_data[12]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \LSU|ld_data[12]~186 (
// Equation(s):
// \LSU|ld_data[12]~186_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~348_combout  & ((\LSU|ld_data[12]~184_combout ))) # (!\LSU|ld_data[9]~348_combout  & (\LSU|ld_data[12]~185_combout ))))

	.dataa(\LSU|ld_data[12]~185_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[9]~348_combout ),
	.datad(\LSU|ld_data[12]~184_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[12]~186_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[12]~186 .lut_mask = 16'h3202;
defparam \LSU|ld_data[12]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \WB_MUX|Mux19~0 (
// Equation(s):
// \WB_MUX|Mux19~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[12]~186_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[12].F|S~combout ),
	.datad(\LSU|ld_data[12]~186_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux19~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \WB_MUX|Mux19~1 (
// Equation(s):
// \WB_MUX|Mux19~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux19~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux19~0_combout  & (\MUX_operand_b|Out[12]~33_combout )) # (!\WB_MUX|Mux19~0_combout  & ((\ALU|Mux19~4_combout 
// )))))

	.dataa(\MUX_operand_b|Out[12]~33_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux19~4_combout ),
	.datad(\WB_MUX|Mux19~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux19~1 .lut_mask = 16'hEE30;
defparam \WB_MUX|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \register_file|regs~23 (
// Equation(s):
// \register_file|regs~23_combout  = (\WB_MUX|Mux19~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux15~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux19~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~23_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~23 .lut_mask = 16'hDF00;
defparam \register_file|regs~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \register_file|regs[26][12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][12]~regout ));

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \register_file|Mux51~0 (
// Equation(s):
// \register_file|Mux51~0_combout  = (\register_file|regs[25][12]~regout  & (\Instruction_Memory|Mux16~0_combout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(\register_file|regs[25][12]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux16~0_combout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux51~0 .lut_mask = 16'h00A0;
defparam \register_file|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \register_file|Mux51~1 (
// Equation(s):
// \register_file|Mux51~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][12]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][12]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux51~1 .lut_mask = 16'h55A0;
defparam \register_file|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \register_file|Mux51~2 (
// Equation(s):
// \register_file|Mux51~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux51~1_combout  & ((\register_file|Mux51~0_combout ))) # (!\register_file|Mux51~1_combout  & (\register_file|regs[26][12]~regout )))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux51~1_combout ))))

	.dataa(\register_file|Mux63~3_combout ),
	.datab(\register_file|regs[26][12]~regout ),
	.datac(\register_file|Mux51~0_combout ),
	.datad(\register_file|Mux51~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux51~2 .lut_mask = 16'hF588;
defparam \register_file|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][4]~4 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][4]~4_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux51~2_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux59~2_combout ))

	.dataa(\register_file|Mux59~2_combout ),
	.datab(\register_file|Mux51~2_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][4]~4 .lut_mask = 16'hCCAA;
defparam \LSU|Output_Periph|HEX|hex_io[2][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N3
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][4]~4_combout ),
	.sdata(\register_file|Mux43~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][4]~regout ));

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[20]~267 (
// Equation(s):
// \LSU|ld_data[20]~267_combout  = (\LSU|ld_data[19]~352_combout  & (((\LSU|Output_Periph|Mux19~1_combout ) # (!\LSU|ld_data[19]~351_combout )))) # (!\LSU|ld_data[19]~352_combout  & (\LSU|ld_data[20]~266_combout  & ((\LSU|ld_data[19]~351_combout ))))

	.dataa(\LSU|ld_data[20]~266_combout ),
	.datab(\LSU|Output_Periph|Mux19~1_combout ),
	.datac(\LSU|ld_data[19]~352_combout ),
	.datad(\LSU|ld_data[19]~351_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~267 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \LSU|ld_data[20]~268 (
// Equation(s):
// \LSU|ld_data[20]~268_combout  = (\LSU|ld_data[19]~237_combout  & ((\LSU|ld_data[20]~267_combout  & (\LSU|Output_Periph|ld_data~5_combout )) # (!\LSU|ld_data[20]~267_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][4]~regout ))))) # 
// (!\LSU|ld_data[19]~237_combout  & (((\LSU|ld_data[20]~267_combout ))))

	.dataa(\LSU|Output_Periph|ld_data~5_combout ),
	.datab(\LSU|ld_data[19]~237_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[2][4]~regout ),
	.datad(\LSU|ld_data[20]~267_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~268 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \LSU|ld_data[20]~269 (
// Equation(s):
// \LSU|ld_data[20]~269_combout  = (\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[20]~268_combout ))) # (!\LSU|ld_data[19]~242_combout  & (\LSU|Output_Periph|Mux0~0_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & 
// (((\LSU|ld_data[19]~242_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|ld_data[20]~268_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[19]~242_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~269 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \LSU|ld_data[20]~270 (
// Equation(s):
// \LSU|ld_data[20]~270_combout  = (\LSU|Output_Periph|comb~2_combout  & (((\LSU|ld_data[20]~269_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[20]~269_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[20]~269_combout  
// & ((\LSU|Mux14~0_combout )))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|Mux14~0_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[20]~269_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~270 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \LSU|ld_data[20]~271 (
// Equation(s):
// \LSU|ld_data[20]~271_combout  = (\LSU|ld_data[19]~245_combout  & ((\LSU|ld_data[19]~246_combout  & ((\LSU|Data_memory|Mux162~1_combout ))) # (!\LSU|ld_data[19]~246_combout  & (\LSU|ld_data[20]~270_combout )))) # (!\LSU|ld_data[19]~245_combout  & 
// (((!\LSU|ld_data[19]~246_combout ))))

	.dataa(\LSU|ld_data[19]~245_combout ),
	.datab(\LSU|ld_data[20]~270_combout ),
	.datac(\LSU|Data_memory|Mux162~1_combout ),
	.datad(\LSU|ld_data[19]~246_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~271 .lut_mask = 16'hA0DD;
defparam \LSU|ld_data[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \LSU|ld_data[20]~272 (
// Equation(s):
// \LSU|ld_data[20]~272_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[20]~271_combout  & (\LSU|Data_memory|Mux134~2_combout )) # (!\LSU|ld_data[20]~271_combout  & ((\LSU|Data_memory|Mux134~3_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[20]~271_combout ))))

	.dataa(\LSU|Data_memory|Mux134~2_combout ),
	.datab(\LSU|ld_data[19]~235_combout ),
	.datac(\LSU|ld_data[20]~271_combout ),
	.datad(\LSU|Data_memory|Mux134~3_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~272 .lut_mask = 16'hBCB0;
defparam \LSU|ld_data[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \LSU|ld_data[20]~273 (
// Equation(s):
// \LSU|ld_data[20]~273_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[20]~272_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[19]~249_combout ),
	.datad(\LSU|ld_data[20]~272_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[20]~273 .lut_mask = 16'h0300;
defparam \LSU|ld_data[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \WB_MUX|Mux11~0 (
// Equation(s):
// \WB_MUX|Mux11~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[20]~273_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[20].F|S~combout ),
	.datad(\LSU|ld_data[20]~273_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux11~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s3[4]~19 (
// Equation(s):
// \ALU|shifter|bsl|s3[4]~19_combout  = (!\MUX_operand_b|Out[3]~27_combout  & ((\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s2[4]~2_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[4]~2_combout )))))

	.dataa(\ALU|shifter|bsl|s2[4]~2_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsl|s1[4]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[4]~19 .lut_mask = 16'h2320;
defparam \ALU|shifter|bsl|s3[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s3[20]~20 (
// Equation(s):
// \ALU|shifter|bsr|s3[20]~20_combout  = (\MUX_operand_b|Out[3]~27_combout  & ((\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|out~0_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[28]~9_combout )))))

	.dataa(\ALU|shifter|bsr|out~0_combout ),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[28]~9_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[20]~20 .lut_mask = 16'hB800;
defparam \ALU|shifter|bsr|s3[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s3[20]~21 (
// Equation(s):
// \ALU|shifter|bsr|s3[20]~21_combout  = (\ALU|shifter|bsr|s3[20]~20_combout ) # ((!\MUX_operand_b|Out[3]~27_combout  & \ALU|shifter|bsr|s2[20]~5_combout ))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s3[20]~20_combout ),
	.datad(\ALU|shifter|bsr|s2[20]~5_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[20]~21 .lut_mask = 16'hF5F0;
defparam \ALU|shifter|bsr|s3[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \ALU|Mux11~0 (
// Equation(s):
// \ALU|Mux11~0_combout  = (\ALU|Mux12~2_combout  & (\ALU|Mux12~1_combout )) # (!\ALU|Mux12~2_combout  & ((\ALU|Mux12~1_combout  & ((\ALU|shifter|bsl|s2[20]~19_combout ))) # (!\ALU|Mux12~1_combout  & (\ALU|shifter|bsr|s3[20]~21_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsr|s3[20]~21_combout ),
	.datad(\ALU|shifter|bsl|s2[20]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~0 .lut_mask = 16'hDC98;
defparam \ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \ALU|Mux11~1 (
// Equation(s):
// \ALU|Mux11~1_combout  = (\ALU|Mux12~2_combout  & ((\ALU|Mux11~0_combout  & ((\ALU|shifter|bsl|s2[12]~8_combout ))) # (!\ALU|Mux11~0_combout  & (\ALU|shifter|bsl|s3[4]~19_combout )))) # (!\ALU|Mux12~2_combout  & (((\ALU|Mux11~0_combout ))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|shifter|bsl|s3[4]~19_combout ),
	.datac(\ALU|Mux11~0_combout ),
	.datad(\ALU|shifter|bsl|s2[12]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~1 .lut_mask = 16'hF858;
defparam \ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \ALU|Mux11~2 (
// Equation(s):
// \ALU|Mux11~2_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux11~1_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~2 .lut_mask = 16'hFDCC;
defparam \ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \MUX_operand_b|Out[20]~45 (
// Equation(s):
// \MUX_operand_b|Out[20]~45_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux43~2_combout )

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux43~2_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[20]~45 .lut_mask = 16'hCC00;
defparam \MUX_operand_b|Out[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0_combout  = \register_file|Mux11~0_combout  $ (((\register_file|Mux43~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux11~0_combout ),
	.datab(\register_file|Mux43~2_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0 .lut_mask = 16'h66AA;
defparam \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [0] = \register_file|Mux11~0_combout  $ (\ALU|Adder|B_checked [20] $ (((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ))))

	.dataa(\register_file|Mux11~0_combout ),
	.datab(\ALU|Adder|B_checked [20]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[0] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \ALU|Mux11~3 (
// Equation(s):
// \ALU|Mux11~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [0]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum [0]),
	.cin(gnd),
	.combout(\ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~3 .lut_mask = 16'hB931;
defparam \ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \ALU|Mux11~4 (
// Equation(s):
// \ALU|Mux11~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux11~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux11~0_combout  & ((\MUX_operand_b|Out[20]~45_combout ) # (!\ALU|Mux11~3_combout ))) # (!\register_file|Mux11~0_combout  & 
// (\MUX_operand_b|Out[20]~45_combout  & !\ALU|Mux11~3_combout ))))

	.dataa(\register_file|Mux11~0_combout ),
	.datab(\MUX_operand_b|Out[20]~45_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~4 .lut_mask = 16'hF80E;
defparam \ALU|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \ALU|Mux11~5 (
// Equation(s):
// \ALU|Mux11~5_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux11~4_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux11~2_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & (\ALU|Mux11~2_combout )))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux11~2_combout ),
	.datad(\ALU|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~5 .lut_mask = 16'hEAC0;
defparam \ALU|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \WB_MUX|Mux11~1 (
// Equation(s):
// \WB_MUX|Mux11~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux11~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux11~0_combout  & (\MUX_operand_b|Out[20]~45_combout )) # (!\WB_MUX|Mux11~0_combout  & ((\ALU|Mux11~5_combout 
// )))))

	.dataa(\MUX_operand_b|Out[20]~45_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\WB_MUX|Mux11~0_combout ),
	.datad(\ALU|Mux11~5_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux11~1 .lut_mask = 16'hE3E0;
defparam \WB_MUX|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \register_file|regs~31 (
// Equation(s):
// \register_file|regs~31_combout  = (\WB_MUX|Mux11~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux15~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux11~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~31_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~31 .lut_mask = 16'hDF00;
defparam \register_file|regs~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N23
cycloneii_lcell_ff \register_file|regs[2][20] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][20]~regout ));

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \register_file|Mux11~0 (
// Equation(s):
// \register_file|Mux11~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][20]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][20]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][20]~regout ),
	.datab(\register_file|regs[2][20]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux11~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s1[21]~37 (
// Equation(s):
// \ALU|shifter|bsl|s1[21]~37_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux13~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux11~0_combout ),
	.datac(\register_file|Mux13~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[21]~37 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsl|s1[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \ALU|shifter|bsl|s1[20]~35 (
// Equation(s):
// \ALU|shifter|bsl|s1[20]~35_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux14~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux12~0_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux12~0_combout ),
	.datac(\register_file|Mux14~0_combout ),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[20]~35 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsl|s1[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s1[20]~38 (
// Equation(s):
// \ALU|shifter|bsl|s1[20]~38_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[20]~35_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[21]~37_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[21]~37_combout ),
	.datad(\ALU|shifter|bsl|s1[20]~35_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[20]~38 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \ALU|shifter|bsl|s3[8]~16 (
// Equation(s):
// \ALU|shifter|bsl|s3[8]~16_combout  = (\MUX_operand_b|Out[3]~27_combout  & (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s2[4]~2_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsl|s2[8]~12_combout ))))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsl|s2[4]~2_combout ),
	.datad(\ALU|shifter|bsl|s2[8]~12_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[8]~16 .lut_mask = 16'h7340;
defparam \ALU|shifter|bsl|s3[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \ALU|Mux7~2 (
// Equation(s):
// \ALU|Mux7~2_combout  = (\ALU|Mux27~0_combout  & (((\ALU|shifter|bsl|s2[16]~15_combout ) # (\ALU|Mux27~2_combout )))) # (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsl|s1[24]~46_combout  & ((!\ALU|Mux27~2_combout ))))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsl|s1[24]~46_combout ),
	.datac(\ALU|shifter|bsl|s2[16]~15_combout ),
	.datad(\ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~2 .lut_mask = 16'hAAE4;
defparam \ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \ALU|Mux7~3 (
// Equation(s):
// \ALU|Mux7~3_combout  = (\ALU|Mux27~2_combout  & ((\ALU|Mux7~2_combout  & ((\ALU|shifter|bsl|s3[8]~16_combout ))) # (!\ALU|Mux7~2_combout  & (\ALU|shifter|bsl|s1[20]~38_combout )))) # (!\ALU|Mux27~2_combout  & (((\ALU|Mux7~2_combout ))))

	.dataa(\ALU|Mux27~2_combout ),
	.datab(\ALU|shifter|bsl|s1[20]~38_combout ),
	.datac(\ALU|shifter|bsl|s3[8]~16_combout ),
	.datad(\ALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~3 .lut_mask = 16'hF588;
defparam \ALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0_combout  = \register_file|Mux7~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux39~2_combout )))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux39~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0 .lut_mask = 16'h66AA;
defparam \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [0] = \register_file|Mux7~0_combout  $ (\ALU|Adder|B_checked [24] $ (((\ALU|Adder|CLA1|C~11_combout ) # (\ALU|Adder|CLA1|C~0_combout ))))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\ALU|Adder|B_checked [24]),
	.datac(\ALU|Adder|CLA1|C~11_combout ),
	.datad(\ALU|Adder|CLA1|C~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[0] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \ALU|Mux7~0 (
// Equation(s):
// \ALU|Mux7~0_combout  = (\ALU_Control|Mux2~0_combout  & (((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [0] & \ALU|Mux31~3_combout )))) # (!\ALU_Control|Mux2~0_combout  & ((\ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0_combout ) # 
// ((!\ALU|Mux31~3_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum [0]),
	.datad(\ALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~0 .lut_mask = 16'hE455;
defparam \ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \ALU|Mux7~1 (
// Equation(s):
// \ALU|Mux7~1_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux7~0_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux7~0_combout  & ((\MUX_operand_b|Out[24]~49_combout ) # (!\ALU|Mux7~0_combout ))) # (!\register_file|Mux7~0_combout  & 
// (\MUX_operand_b|Out[24]~49_combout  & !\ALU|Mux7~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux7~0_combout ),
	.datac(\MUX_operand_b|Out[24]~49_combout ),
	.datad(\ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~1 .lut_mask = 16'hEA54;
defparam \ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \ALU|Mux7~4 (
// Equation(s):
// \ALU|Mux7~4_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux7~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (!\ALU|Mux31~3_combout  & (\ALU|Mux7~3_combout )))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux7~3_combout ),
	.datad(\ALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~4 .lut_mask = 16'hDC10;
defparam \ALU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~1 (
// Equation(s):
// \LSU|Output_Periph|ld_data~1_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][0]~regout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~1 .lut_mask = 16'h0088;
defparam \LSU|Output_Periph|ld_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \register_file|Mux39~3 (
// Equation(s):
// \register_file|Mux39~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux39~2_combout )

	.dataa(\register_file|Mux63~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux39~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux39~3 .lut_mask = 16'h5500;
defparam \register_file|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector27~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector27~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & ((\register_file|Mux47~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & 
// (((\register_file|Mux63~7_combout  & !\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datab(\register_file|Mux47~3_combout ),
	.datac(\register_file|Mux63~7_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector27~0 .lut_mask = 16'hAAD8;
defparam \LSU|Output_Periph|HEX|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector27~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector27~1_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|Selector27~0_combout  & ((\register_file|Mux39~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector27~0_combout  & 
// (\register_file|Mux55~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|Selector27~0_combout ))))

	.dataa(\register_file|Mux55~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datac(\register_file|Mux39~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector27~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector27~1 .lut_mask = 16'hF388;
defparam \LSU|Output_Periph|HEX|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ));

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~8 (
// Equation(s):
// \LSU|Output_Periph|ld_data~8_combout  = (\Instruction_Memory|Mux10~0_combout  & (\LSU|Output_Periph|HEX|hex_io[4][0]~regout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~8 .lut_mask = 16'h00C0;
defparam \LSU|Output_Periph|ld_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \LSU|ld_data[24]~300 (
// Equation(s):
// \LSU|ld_data[24]~300_combout  = (\LSU|ld_data[29]~296_combout  & ((\LSU|Output_Periph|ld_data~8_combout ) # ((\LSU|ld_data[29]~299_combout )))) # (!\LSU|ld_data[29]~296_combout  & (((!\LSU|ld_data[29]~299_combout  & \LSU|Output_Periph|Mux0~0_combout ))))

	.dataa(\LSU|ld_data[29]~296_combout ),
	.datab(\LSU|Output_Periph|ld_data~8_combout ),
	.datac(\LSU|ld_data[29]~299_combout ),
	.datad(\LSU|Output_Periph|Mux0~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~300_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~300 .lut_mask = 16'hADA8;
defparam \LSU|ld_data[24]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \LSU|ld_data[24]~301 (
// Equation(s):
// \LSU|ld_data[24]~301_combout  = (\LSU|ld_data[29]~299_combout  & ((\LSU|ld_data[24]~300_combout  & ((\LSU|Output_Periph|ld_data~1_combout ))) # (!\LSU|ld_data[24]~300_combout  & (\LSU|Output_Periph|Mux23~2_combout )))) # (!\LSU|ld_data[29]~299_combout  & 
// (((\LSU|ld_data[24]~300_combout ))))

	.dataa(\LSU|Output_Periph|Mux23~2_combout ),
	.datab(\LSU|Output_Periph|ld_data~1_combout ),
	.datac(\LSU|ld_data[29]~299_combout ),
	.datad(\LSU|ld_data[24]~300_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~301_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~301 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[24]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \LSU|ld_data[24]~302 (
// Equation(s):
// \LSU|ld_data[24]~302_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[24]~301_combout ))))

	.dataa(\LSU|Output_Periph|Mux58~0_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|ld_data[24]~301_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~302_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~302 .lut_mask = 16'h8C88;
defparam \LSU|ld_data[24]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \LSU|Data_memory|Mux138~1 (
// Equation(s):
// \LSU|Data_memory|Mux138~1_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))

	.dataa(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(vcc),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux138~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux138~1 .lut_mask = 16'hEE22;
defparam \LSU|Data_memory|Mux138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \LSU|ld_data[24]~304 (
// Equation(s):
// \LSU|ld_data[24]~304_combout  = (\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux138~3_combout ) # ((!\LSU|ld_data[19]~235_combout )))) # (!\LSU|ld_data[24]~303_combout  & (((\LSU|Data_memory|Mux138~1_combout  & \LSU|ld_data[19]~235_combout ))))

	.dataa(\LSU|Data_memory|Mux138~3_combout ),
	.datab(\LSU|Data_memory|Mux138~1_combout ),
	.datac(\LSU|ld_data[24]~303_combout ),
	.datad(\LSU|ld_data[19]~235_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~304_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~304 .lut_mask = 16'hACF0;
defparam \LSU|ld_data[24]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \LSU|ld_data[24]~305 (
// Equation(s):
// \LSU|ld_data[24]~305_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[24]~302_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[24]~304_combout ))))

	.dataa(\LSU|ld_data[24]~298_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|ld_data[24]~302_combout ),
	.datad(\LSU|ld_data[24]~304_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[24]~305_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[24]~305 .lut_mask = 16'hA2A0;
defparam \LSU|ld_data[24]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \WB_MUX|Mux7~0 (
// Equation(s):
// \WB_MUX|Mux7~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[24]~305_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[24].F|S~combout ),
	.datad(\LSU|ld_data[24]~305_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux7~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \WB_MUX|Mux7~1 (
// Equation(s):
// \WB_MUX|Mux7~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux7~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux7~0_combout  & (\MUX_operand_b|Out[24]~49_combout )) # (!\WB_MUX|Mux7~0_combout  & ((\ALU|Mux7~4_combout )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[24]~49_combout ),
	.datac(\ALU|Mux7~4_combout ),
	.datad(\WB_MUX|Mux7~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux7~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \register_file|regs~35 (
// Equation(s):
// \register_file|regs~35_combout  = (\WB_MUX|Mux7~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux7~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~35_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~35 .lut_mask = 16'hBF00;
defparam \register_file|regs~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N29
cycloneii_lcell_ff \register_file|regs[25][24] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][24]~regout ));

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \register_file|Mux7~0 (
// Equation(s):
// \register_file|Mux7~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][24]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][24]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][24]~regout ),
	.datab(\register_file|regs[25][24]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux7~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s1[22]~30 (
// Equation(s):
// \ALU|shifter|bsr|s1[22]~30_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux7~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux9~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux7~0_combout ),
	.datad(\register_file|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[22]~30 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s1[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[21]~31 (
// Equation(s):
// \ALU|shifter|bsr|s1[21]~31_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[22]~30_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[21]~13_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[22]~30_combout ),
	.datac(\ALU|shifter|bsr|s1[21]~13_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[21]~31 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s2[17]~3 (
// Equation(s):
// \ALU|shifter|bsr|s2[17]~3_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[21]~31_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[17]~33_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[21]~31_combout ),
	.datad(\ALU|shifter|bsr|s1[17]~33_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[17]~3 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s2[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s3[25]~38 (
// Equation(s):
// \ALU|shifter|bsr|s3[25]~38_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU_Control|Mux3~0_combout  & (\register_file|Mux0~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsr|s3[25]~18_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\register_file|Mux0~0_combout ),
	.datad(\ALU|shifter|bsr|s3[25]~18_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[25]~38 .lut_mask = 16'hB380;
defparam \ALU|shifter|bsr|s3[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \ALU|Mux22~2 (
// Equation(s):
// \ALU|Mux22~2_combout  = (\ALU|Mux21~9_combout  & (((!\ALU|Mux21~3_combout )))) # (!\ALU|Mux21~9_combout  & ((\ALU|Mux21~3_combout  & (\ALU|shifter|bsl|s3[9]~17_combout )) # (!\ALU|Mux21~3_combout  & ((\ALU|shifter|bsr|s3[25]~38_combout )))))

	.dataa(\ALU|shifter|bsl|s3[9]~17_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|shifter|bsr|s3[25]~38_combout ),
	.datad(\ALU|Mux21~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~2 .lut_mask = 16'h22FC;
defparam \ALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \ALU|Mux22~3 (
// Equation(s):
// \ALU|Mux22~3_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux22~2_combout  & ((\ALU|shifter|bsr|s2[9]~2_combout ))) # (!\ALU|Mux22~2_combout  & (\ALU|shifter|bsr|s2[17]~3_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux22~2_combout ))))

	.dataa(\ALU|Mux21~2_combout ),
	.datab(\ALU|shifter|bsr|s2[17]~3_combout ),
	.datac(\ALU|shifter|bsr|s2[9]~2_combout ),
	.datad(\ALU|Mux22~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~3 .lut_mask = 16'hF588;
defparam \ALU|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \ALU|Mux22~7 (
// Equation(s):
// \ALU|Mux22~7_combout  = (\ALU_Control|Mux3~0_combout  & ((\ALU_Control|Mux2~0_combout ) # ((\register_file|Mux54~2_combout  & \MUX_operand_b|Out[21]~22_combout )))) # (!\ALU_Control|Mux3~0_combout  & (\register_file|Mux54~2_combout  & 
// ((\MUX_operand_b|Out[21]~22_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\register_file|Mux54~2_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5_combout  = (\register_file|Mux23~0_combout  & ((\ALU|Adder|C~0_combout ) # ((\ALU|Adder|CLA0|C~5_combout ) # (\ALU|Adder|B_checked [8])))) # (!\register_file|Mux23~0_combout  & (\ALU|Adder|B_checked [8] & 
// ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~5_combout ))))

	.dataa(\register_file|Mux23~0_combout ),
	.datab(\ALU|Adder|C~0_combout ),
	.datac(\ALU|Adder|CLA0|C~5_combout ),
	.datad(\ALU|Adder|B_checked [8]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5 .lut_mask = 16'hFEA8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \ALU|Mux22~4 (
// Equation(s):
// \ALU|Mux22~4_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux22~7_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5_combout ))))) # (!\ALU|Mux31~3_combout  & (((\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|Mux22~7_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~4 .lut_mask = 16'h78D8;
defparam \ALU|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \ALU|Mux22~5 (
// Equation(s):
// \ALU|Mux22~5_combout  = (\ALU|Mux31~3_combout  & ((\register_file|Mux22~0_combout  $ (\ALU|Mux22~4_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[9]~39_combout  & ((\register_file|Mux22~0_combout ) # (\ALU|Mux22~4_combout ))) # 
// (!\MUX_operand_b|Out[9]~39_combout  & (\register_file|Mux22~0_combout  & \ALU|Mux22~4_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[9]~39_combout ),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\ALU|Mux22~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~5 .lut_mask = 16'h5EE0;
defparam \ALU|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \ALU|Mux22~6 (
// Equation(s):
// \ALU|Mux22~6_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux22~5_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux22~3_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & (\ALU|Mux22~3_combout )))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux22~3_combout ),
	.datad(\ALU|Mux22~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux22~6 .lut_mask = 16'hEAC0;
defparam \ALU|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \WB_MUX|Mux22~0 (
// Equation(s):
// \WB_MUX|Mux22~0_combout  = (\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout  & ((!\Instruction_Memory|Mux10~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & (((\ALU|Mux22~6_combout ) # 
// (\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout ),
	.datac(\ALU|Mux22~6_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux22~0 .lut_mask = 16'h55D8;
defparam \WB_MUX|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \LSU|ld_data[9]~99 (
// Equation(s):
// \LSU|ld_data[9]~99_combout  = (\ALU|Mux26~7_combout  & \ALU|Mux27~8_combout )

	.dataa(\ALU|Mux26~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~99 .lut_mask = 16'hAA00;
defparam \LSU|ld_data[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \LSU|Output_Periph|LCD|o_io_lcd[8]~0 (
// Equation(s):
// \LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout  = (!\LSU|Data_memory|st_data0[4]~8_combout  & (\Instruction_Memory|Mux23~0_combout  & (\LSU|output_periph_en~combout  & \LSU|ld_data[9]~99_combout )))

	.dataa(\LSU|Data_memory|st_data0[4]~8_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|ld_data[9]~99_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LCD|o_io_lcd[8]~0 .lut_mask = 16'h4000;
defparam \LSU|Output_Periph|LCD|o_io_lcd[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N29
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux54~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [9]));

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \LSU|ld_data[9]~115 (
// Equation(s):
// \LSU|ld_data[9]~115_combout  = (\ALU|Mux27~8_combout  & (((!\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout )) # (!\ALU|Mux26~7_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\ALU|Mux26~7_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~115_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~115 .lut_mask = 16'h1F00;
defparam \LSU|ld_data[9]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~0 (
// Equation(s):
// \LSU|Output_Periph|ld_data~0_combout  = (\LSU|Output_Periph|LED|o_io_ledg [7] & (!\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(\LSU|Output_Periph|LED|o_io_ledg [7]),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~0 .lut_mask = 16'h0022;
defparam \LSU|Output_Periph|ld_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector12~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector12~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout 
//  & (\register_file|Mux54~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & ((\register_file|Mux62~3_combout )))))

	.dataa(\register_file|Mux54~3_combout ),
	.datab(\register_file|Mux62~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector12~0 .lut_mask = 16'hFA0C;
defparam \LSU|Output_Periph|HEX|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector12~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector12~1_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\LSU|Output_Periph|HEX|Selector12~0_combout  & ((\register_file|Mux38~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector12~0_combout  & 
// (\register_file|Mux46~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\LSU|Output_Periph|HEX|Selector12~0_combout ))))

	.dataa(\register_file|Mux46~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datac(\register_file|Mux38~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector12~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector12~1 .lut_mask = 16'hF388;
defparam \LSU|Output_Periph|HEX|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector12~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ));

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \LSU|ld_data[9]~127 (
// Equation(s):
// \LSU|ld_data[9]~127_combout  = (\LSU|Output_Periph|HEX|hex_io[7][1]~regout  & (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][1]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~127_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~127 .lut_mask = 16'h0408;
defparam \LSU|ld_data[9]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \LSU|ld_data[9]~128 (
// Equation(s):
// \LSU|ld_data[9]~128_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~regout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout )))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~128_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~128 .lut_mask = 16'h0AA0;
defparam \LSU|ld_data[9]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][1]~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][1]~1_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux54~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux62~2_combout )))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.datab(\register_file|Mux54~2_combout ),
	.datac(vcc),
	.datad(\register_file|Mux62~2_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][1]~1 .lut_mask = 16'hDD88;
defparam \LSU|Output_Periph|HEX|hex_io[2][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N1
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][1]~1_combout ),
	.sdata(\register_file|Mux46~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][1]~regout ));

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \LSU|ld_data[9]~130 (
// Equation(s):
// \LSU|ld_data[9]~130_combout  = (\ALU|Mux30~6_combout  & (((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & ((\ALU|Mux31~8_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][1]~regout ))) # (!\ALU|Mux31~8_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[1][1]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][1]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][1]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~130_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~130 .lut_mask = 16'hFC0A;
defparam \LSU|ld_data[9]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \LSU|ld_data[9]~131 (
// Equation(s):
// \LSU|ld_data[9]~131_combout  = (\ALU|Mux30~6_combout  & (((!\LSU|ld_data[9]~130_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|ld_data[9]~130_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[9]~130_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~131_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~131 .lut_mask = 16'h06F0;
defparam \LSU|ld_data[9]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \LSU|ld_data[9]~132 (
// Equation(s):
// \LSU|ld_data[9]~132_combout  = (\LSU|ld_data[9]~129_combout  & ((\LSU|ld_data[9]~131_combout  & ((\LSU|ld_data[9]~128_combout ))) # (!\LSU|ld_data[9]~131_combout  & (\LSU|Output_Periph|HEX|hex_io[4][1]~regout )))) # (!\LSU|ld_data[9]~129_combout  & 
// (((\LSU|ld_data[9]~131_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][1]~regout ),
	.datab(\LSU|ld_data[9]~128_combout ),
	.datac(\LSU|ld_data[9]~129_combout ),
	.datad(\LSU|ld_data[9]~131_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~132 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \LSU|ld_data[9]~133 (
// Equation(s):
// \LSU|ld_data[9]~133_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (((!\LSU|ld_data[9]~108_combout )))) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & ((\LSU|ld_data[9]~108_combout  & (\LSU|ld_data[9]~127_combout )) # 
// (!\LSU|ld_data[9]~108_combout  & ((\LSU|ld_data[9]~132_combout )))))

	.dataa(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datab(\LSU|ld_data[9]~127_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[9]~132_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~133_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~133 .lut_mask = 16'h4F4A;
defparam \LSU|ld_data[9]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \LSU|ld_data[9]~134 (
// Equation(s):
// \LSU|ld_data[9]~134_combout  = (\LSU|ld_data[9]~133_combout  & ((\LSU|ld_data[9]~126_combout ) # ((!\LSU|ld_data[9]~109_combout )))) # (!\LSU|ld_data[9]~133_combout  & (((\LSU|Output_Periph|HEX|hex_io[6][1]~regout  & \LSU|ld_data[9]~109_combout ))))

	.dataa(\LSU|ld_data[9]~126_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ),
	.datac(\LSU|ld_data[9]~133_combout ),
	.datad(\LSU|ld_data[9]~109_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~134 .lut_mask = 16'hACF0;
defparam \LSU|ld_data[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \LSU|ld_data[9]~135 (
// Equation(s):
// \LSU|ld_data[9]~135_combout  = (\LSU|ld_data[9]~114_combout  & ((\LSU|ld_data[9]~115_combout  & (\LSU|Output_Periph|ld_data~0_combout )) # (!\LSU|ld_data[9]~115_combout  & ((\LSU|ld_data[9]~134_combout ))))) # (!\LSU|ld_data[9]~114_combout  & 
// (\LSU|ld_data[9]~115_combout ))

	.dataa(\LSU|ld_data[9]~114_combout ),
	.datab(\LSU|ld_data[9]~115_combout ),
	.datac(\LSU|Output_Periph|ld_data~0_combout ),
	.datad(\LSU|ld_data[9]~134_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~135 .lut_mask = 16'hE6C4;
defparam \LSU|ld_data[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \LSU|ld_data[9]~136 (
// Equation(s):
// \LSU|ld_data[9]~136_combout  = (\LSU|ld_data[9]~99_combout  & ((\LSU|ld_data[9]~135_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [7])) # (!\LSU|ld_data[9]~135_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [9]))))) # (!\LSU|ld_data[9]~99_combout  & 
// (((\LSU|ld_data[9]~135_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datab(\LSU|ld_data[9]~99_combout ),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [9]),
	.datad(\LSU|ld_data[9]~135_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~136 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[9]));
// synopsys translate_off
defparam \i_io_sw[9]~I .input_async_reset = "none";
defparam \i_io_sw[9]~I .input_power_up = "low";
defparam \i_io_sw[9]~I .input_register_mode = "none";
defparam \i_io_sw[9]~I .input_sync_reset = "none";
defparam \i_io_sw[9]~I .oe_async_reset = "none";
defparam \i_io_sw[9]~I .oe_power_up = "low";
defparam \i_io_sw[9]~I .oe_register_mode = "none";
defparam \i_io_sw[9]~I .oe_sync_reset = "none";
defparam \i_io_sw[9]~I .operation_mode = "input";
defparam \i_io_sw[9]~I .output_async_reset = "none";
defparam \i_io_sw[9]~I .output_power_up = "low";
defparam \i_io_sw[9]~I .output_register_mode = "none";
defparam \i_io_sw[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y19_N5
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [9]));

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \LSU|ld_data[9]~137 (
// Equation(s):
// \LSU|ld_data[9]~137_combout  = (\LSU|ld_data[9]~105_combout  & (((\LSU|ld_data[9]~118_combout )))) # (!\LSU|ld_data[9]~105_combout  & ((\LSU|ld_data[9]~118_combout  & (\LSU|ld_data[9]~136_combout )) # (!\LSU|ld_data[9]~118_combout  & 
// ((\LSU|Input_Periph|ld_data [9])))))

	.dataa(\LSU|ld_data[9]~105_combout ),
	.datab(\LSU|ld_data[9]~136_combout ),
	.datac(\LSU|Input_Periph|ld_data [9]),
	.datad(\LSU|ld_data[9]~118_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~137 .lut_mask = 16'hEE50;
defparam \LSU|ld_data[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[9]~138 (
// Equation(s):
// \LSU|ld_data[9]~138_combout  = (\LSU|ld_data[9]~106_combout  & ((\LSU|ld_data[9]~137_combout  & (\LSU|Output_Periph|LED|o_io_ledr [9])) # (!\LSU|ld_data[9]~137_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7]))))) # (!\LSU|ld_data[9]~106_combout  & 
// (((\LSU|ld_data[9]~137_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [9]),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datac(\LSU|ld_data[9]~106_combout ),
	.datad(\LSU|ld_data[9]~137_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~138 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \LSU|ld_data[9]~139 (
// Equation(s):
// \LSU|ld_data[9]~139_combout  = (\LSU|ld_data[9]~122_combout  & ((\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout )) # (!\LSU|ld_data[9]~121_combout  & ((\LSU|ld_data[9]~138_combout ))))) # (!\LSU|ld_data[9]~122_combout  & 
// (!\LSU|ld_data[9]~121_combout ))

	.dataa(\LSU|ld_data[9]~122_combout ),
	.datab(\LSU|ld_data[9]~121_combout ),
	.datac(\LSU|Data_memory|Mux107~2_combout ),
	.datad(\LSU|ld_data[9]~138_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~139 .lut_mask = 16'hB391;
defparam \LSU|ld_data[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \LSU|ld_data[9]~140 (
// Equation(s):
// \LSU|ld_data[9]~140_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[9]~139_combout  & (\LSU|Data_memory|Mux137~0_combout )) # (!\LSU|ld_data[9]~139_combout  & ((\LSU|Data_memory|Mux137~2_combout ))))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[9]~139_combout ))))

	.dataa(\LSU|Data_memory|Mux137~0_combout ),
	.datab(\LSU|Data_memory|Mux137~2_combout ),
	.datac(\LSU|ld_data[9]~104_combout ),
	.datad(\LSU|ld_data[9]~139_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~140 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \LSU|ld_data[9]~141 (
// Equation(s):
// \LSU|ld_data[9]~141_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~347_combout  & ((\LSU|ld_data[9]~140_combout ))) # (!\LSU|ld_data[9]~347_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|Input_Periph|ld_data [7]),
	.datac(\LSU|ld_data[9]~347_combout ),
	.datad(\LSU|ld_data[9]~140_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~141 .lut_mask = 16'h5404;
defparam \LSU|ld_data[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \WB_MUX|Mux22~1 (
// Equation(s):
// \WB_MUX|Mux22~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux22~0_combout  & (\MUX_operand_b|Out[9]~39_combout )) # (!\WB_MUX|Mux22~0_combout  & ((\LSU|ld_data[9]~141_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux22~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[9]~39_combout ),
	.datac(\WB_MUX|Mux22~0_combout ),
	.datad(\LSU|ld_data[9]~141_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux22~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \register_file|regs~20 (
// Equation(s):
// \register_file|regs~20_combout  = (\WB_MUX|Mux22~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux15~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux22~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~20_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~20 .lut_mask = 16'hDF00;
defparam \register_file|regs~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \register_file|regs[2][9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][9]~regout ));

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \register_file|Mux22~0 (
// Equation(s):
// \register_file|Mux22~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][9]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][9]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][9]~regout ),
	.datab(\register_file|regs[2][9]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux22~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[9]~3 (
// Equation(s):
// \ALU|shifter|bsr|s1[9]~3_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux20~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux22~0_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\register_file|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[9]~3 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s1[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s1[8]~5 (
// Equation(s):
// \ALU|shifter|bsr|s1[8]~5_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[9]~3_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[7]~4_combout ))

	.dataa(\ALU|shifter|bsr|s1[7]~4_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[9]~3_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[8]~5 .lut_mask = 16'hF0AA;
defparam \ALU|shifter|bsr|s1[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s2[8]~0 (
// Equation(s):
// \ALU|shifter|bsr|s2[8]~0_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[12]~2_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[8]~5_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[8]~5_combout ),
	.datad(\ALU|shifter|bsr|s1[12]~2_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[8]~0 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s2[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \ALU|shifter|bsr|s3[24]~37 (
// Equation(s):
// \ALU|shifter|bsr|s3[24]~37_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU_Control|Mux3~0_combout  & (\register_file|Mux0~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsr|s3[24]~13_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\ALU|shifter|bsr|s3[24]~13_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[24]~37 .lut_mask = 16'h88F0;
defparam \ALU|shifter|bsr|s3[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \ALU|Mux23~0 (
// Equation(s):
// \ALU|Mux23~0_combout  = (\ALU|Mux21~3_combout  & (!\ALU|Mux21~9_combout  & (\ALU|shifter|bsl|s3[8]~16_combout ))) # (!\ALU|Mux21~3_combout  & ((\ALU|Mux21~9_combout ) # ((\ALU|shifter|bsr|s3[24]~37_combout ))))

	.dataa(\ALU|Mux21~3_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|shifter|bsl|s3[8]~16_combout ),
	.datad(\ALU|shifter|bsr|s3[24]~37_combout ),
	.cin(gnd),
	.combout(\ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux23~0 .lut_mask = 16'h7564;
defparam \ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \ALU|Mux23~1 (
// Equation(s):
// \ALU|Mux23~1_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux23~0_combout  & ((\ALU|shifter|bsr|s2[8]~0_combout ))) # (!\ALU|Mux23~0_combout  & (\ALU|shifter|bsr|s2[16]~1_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux23~0_combout ))))

	.dataa(\ALU|shifter|bsr|s2[16]~1_combout ),
	.datab(\ALU|shifter|bsr|s2[8]~0_combout ),
	.datac(\ALU|Mux21~2_combout ),
	.datad(\ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux23~1 .lut_mask = 16'hCFA0;
defparam \ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \MUX_operand_b|Out[8]~38 (
// Equation(s):
// \MUX_operand_b|Out[8]~38_combout  = (\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux55~2_combout )

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(vcc),
	.datac(\register_file|Mux55~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[8]~38 .lut_mask = 16'hA0A0;
defparam \MUX_operand_b|Out[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0_combout  = \register_file|Mux23~0_combout  $ (((\register_file|Mux55~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux55~2_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0 .lut_mask = 16'h66CC;
defparam \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[0] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [0] = \ALU|Adder|B_checked [8] $ (\register_file|Mux23~0_combout  $ (((\ALU|Adder|CLA0|C~5_combout ) # (\ALU|Adder|C~0_combout ))))

	.dataa(\ALU|Adder|B_checked [8]),
	.datab(\ALU|Adder|CLA0|C~5_combout ),
	.datac(\ALU|Adder|C~0_combout ),
	.datad(\register_file|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [0]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[0] .lut_mask = 16'hA956;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \ALU|Mux23~2 (
// Equation(s):
// \ALU|Mux23~2_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [0]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [0]),
	.cin(gnd),
	.combout(\ALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux23~2 .lut_mask = 16'hAD0D;
defparam \ALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \ALU|Mux23~3 (
// Equation(s):
// \ALU|Mux23~3_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux23~2_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux23~0_combout  & ((\MUX_operand_b|Out[8]~38_combout ) # (!\ALU|Mux23~2_combout ))) # (!\register_file|Mux23~0_combout  & 
// (\MUX_operand_b|Out[8]~38_combout  & !\ALU|Mux23~2_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(\MUX_operand_b|Out[8]~38_combout ),
	.datad(\ALU|Mux23~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux23~3 .lut_mask = 16'hEA54;
defparam \ALU|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \ALU|Mux23~4 (
// Equation(s):
// \ALU|Mux23~4_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux23~3_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux23~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & (\ALU|Mux23~1_combout )))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux23~1_combout ),
	.datad(\ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux23~4 .lut_mask = 16'hEAC0;
defparam \ALU|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[8]));
// synopsys translate_off
defparam \i_io_sw[8]~I .input_async_reset = "none";
defparam \i_io_sw[8]~I .input_power_up = "low";
defparam \i_io_sw[8]~I .input_register_mode = "none";
defparam \i_io_sw[8]~I .input_sync_reset = "none";
defparam \i_io_sw[8]~I .oe_async_reset = "none";
defparam \i_io_sw[8]~I .oe_power_up = "low";
defparam \i_io_sw[8]~I .oe_register_mode = "none";
defparam \i_io_sw[8]~I .oe_sync_reset = "none";
defparam \i_io_sw[8]~I .operation_mode = "input";
defparam \i_io_sw[8]~I .output_async_reset = "none";
defparam \i_io_sw[8]~I .output_power_up = "low";
defparam \i_io_sw[8]~I .output_register_mode = "none";
defparam \i_io_sw[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [8]));

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \LSU|ld_data[8]~119 (
// Equation(s):
// \LSU|ld_data[8]~119_combout  = (\LSU|ld_data[9]~105_combout  & (((\LSU|ld_data[9]~118_combout )))) # (!\LSU|ld_data[9]~105_combout  & ((\LSU|ld_data[9]~118_combout  & (\LSU|ld_data[8]~117_combout )) # (!\LSU|ld_data[9]~118_combout  & 
// ((\LSU|Input_Periph|ld_data [8])))))

	.dataa(\LSU|ld_data[8]~117_combout ),
	.datab(\LSU|ld_data[9]~105_combout ),
	.datac(\LSU|Input_Periph|ld_data [8]),
	.datad(\LSU|ld_data[9]~118_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~119_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~119 .lut_mask = 16'hEE30;
defparam \LSU|ld_data[8]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \LSU|ld_data[8]~120 (
// Equation(s):
// \LSU|ld_data[8]~120_combout  = (\LSU|ld_data[9]~106_combout  & ((\LSU|ld_data[8]~119_combout  & (\LSU|Output_Periph|LED|o_io_ledr [8])) # (!\LSU|ld_data[8]~119_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7]))))) # (!\LSU|ld_data[9]~106_combout  & 
// (((\LSU|ld_data[8]~119_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [8]),
	.datab(\LSU|ld_data[9]~106_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datad(\LSU|ld_data[8]~119_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~120_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~120 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[8]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \LSU|ld_data[8]~123 (
// Equation(s):
// \LSU|ld_data[8]~123_combout  = (\LSU|ld_data[9]~122_combout  & ((\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout )) # (!\LSU|ld_data[9]~121_combout  & ((\LSU|ld_data[8]~120_combout ))))) # (!\LSU|ld_data[9]~122_combout  & 
// (!\LSU|ld_data[9]~121_combout ))

	.dataa(\LSU|ld_data[9]~122_combout ),
	.datab(\LSU|ld_data[9]~121_combout ),
	.datac(\LSU|Data_memory|Mux107~2_combout ),
	.datad(\LSU|ld_data[8]~120_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~123_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~123 .lut_mask = 16'hB391;
defparam \LSU|ld_data[8]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[8]~124 (
// Equation(s):
// \LSU|ld_data[8]~124_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[8]~123_combout  & ((\LSU|Data_memory|Mux138~0_combout ))) # (!\LSU|ld_data[8]~123_combout  & (\LSU|Data_memory|Mux138~2_combout )))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[8]~123_combout ))))

	.dataa(\LSU|ld_data[9]~104_combout ),
	.datab(\LSU|Data_memory|Mux138~2_combout ),
	.datac(\LSU|Data_memory|Mux138~0_combout ),
	.datad(\LSU|ld_data[8]~123_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~124_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~124 .lut_mask = 16'hF588;
defparam \LSU|ld_data[8]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \LSU|ld_data[8]~125 (
// Equation(s):
// \LSU|ld_data[8]~125_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~347_combout  & ((\LSU|ld_data[8]~124_combout ))) # (!\LSU|ld_data[9]~347_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[9]~347_combout ),
	.datad(\LSU|ld_data[8]~124_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[8]~125_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[8]~125 .lut_mask = 16'h3202;
defparam \LSU|ld_data[8]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \WB_MUX|Mux23~0 (
// Equation(s):
// \WB_MUX|Mux23~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[8]~125_combout )) # (!\Control_Unit|WideOr3~4_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & 
// (\PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[8].F|S~combout ),
	.datad(\LSU|ld_data[8]~125_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux23~0 .lut_mask = 16'hEA62;
defparam \WB_MUX|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \WB_MUX|Mux23~1 (
// Equation(s):
// \WB_MUX|Mux23~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux23~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux23~0_combout  & (\MUX_operand_b|Out[8]~38_combout )) # (!\WB_MUX|Mux23~0_combout  & ((\ALU|Mux23~4_combout 
// )))))

	.dataa(\MUX_operand_b|Out[8]~38_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux23~4_combout ),
	.datad(\WB_MUX|Mux23~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux23~1 .lut_mask = 16'hEE30;
defparam \WB_MUX|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \register_file|regs~19 (
// Equation(s):
// \register_file|regs~19_combout  = (\WB_MUX|Mux23~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux23~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~19 .lut_mask = 16'hBF00;
defparam \register_file|regs~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N19
cycloneii_lcell_ff \register_file|regs[25][8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][8]~regout ));

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \register_file|Mux23~0 (
// Equation(s):
// \register_file|Mux23~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][8]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][8]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][8]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\register_file|regs[25][8]~regout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux23~0 .lut_mask = 16'h8830;
defparam \register_file|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s1[6]~51 (
// Equation(s):
// \ALU|shifter|bsr|s1[6]~51_combout  = (!\MUX_operand_b|Out[0]~56_combout  & ((\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux23~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux25~0_combout )))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux23~0_combout ),
	.datac(\register_file|Mux25~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[6]~51 .lut_mask = 16'h00D8;
defparam \ALU|shifter|bsr|s1[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[6]~53 (
// Equation(s):
// \ALU|shifter|bsr|s1[6]~53_combout  = (\ALU|shifter|bsr|s1[6]~51_combout ) # ((\MUX_operand_b|Out[0]~56_combout  & \ALU|shifter|bsr|s1[7]~52_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(\ALU|shifter|bsr|s1[6]~51_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsr|s1[7]~52_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[6]~53 .lut_mask = 16'hEECC;
defparam \ALU|shifter|bsr|s1[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \ALU|Mux25~0 (
// Equation(s):
// \ALU|Mux25~0_combout  = (\ALU|Mux27~0_combout  & ((\ALU|shifter|bsr|s2[14]~9_combout ) # ((\ALU|Mux27~2_combout )))) # (!\ALU|Mux27~0_combout  & (((\ALU|shifter|bsr|s1[6]~53_combout  & !\ALU|Mux27~2_combout ))))

	.dataa(\ALU|shifter|bsr|s2[14]~9_combout ),
	.datab(\ALU|shifter|bsr|s1[6]~53_combout ),
	.datac(\ALU|Mux27~0_combout ),
	.datad(\ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~0 .lut_mask = 16'hF0AC;
defparam \ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \ALU|shifter|bsr|s1[11]~47 (
// Equation(s):
// \ALU|shifter|bsr|s1[11]~47_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux18~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux20~0_combout )))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[11]~47 .lut_mask = 16'hDD88;
defparam \ALU|shifter|bsr|s1[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s1[10]~50 (
// Equation(s):
// \ALU|shifter|bsr|s1[10]~50_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[11]~47_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[10]~21_combout ))

	.dataa(\MUX_operand_b|Out[0]~56_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[10]~21_combout ),
	.datad(\ALU|shifter|bsr|s1[11]~47_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[10]~50 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s3[22]~29 (
// Equation(s):
// \ALU|shifter|bsr|s3[22]~29_combout  = (\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsl|s2[1]~23_combout  & (\ALU|shifter|bsr|out~0_combout )) # (!\ALU|shifter|bsl|s2[1]~23_combout  & ((\ALU|shifter|bsr|s0[30]~2_combout )))))

	.dataa(\ALU|shifter|bsr|out~0_combout ),
	.datab(\ALU|shifter|bsl|s2[1]~23_combout ),
	.datac(\ALU|shifter|bsr|s0[30]~2_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[22]~29 .lut_mask = 16'hB800;
defparam \ALU|shifter|bsr|s3[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s2[22]~8 (
// Equation(s):
// \ALU|shifter|bsr|s2[22]~8_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[26]~35_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[22]~37_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[26]~35_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[22]~37_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[22]~8 .lut_mask = 16'hCFC0;
defparam \ALU|shifter|bsr|s2[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s3[22]~30 (
// Equation(s):
// \ALU|shifter|bsr|s3[22]~30_combout  = (\ALU|shifter|bsr|s3[22]~29_combout ) # ((!\MUX_operand_b|Out[3]~27_combout  & \ALU|shifter|bsr|s2[22]~8_combout ))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s3[22]~29_combout ),
	.datad(\ALU|shifter|bsr|s2[22]~8_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[22]~30 .lut_mask = 16'hF5F0;
defparam \ALU|shifter|bsr|s3[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \ALU|Mux25~1 (
// Equation(s):
// \ALU|Mux25~1_combout  = (\ALU|Mux27~2_combout  & ((\ALU|Mux25~0_combout  & ((\ALU|shifter|bsr|s3[22]~30_combout ))) # (!\ALU|Mux25~0_combout  & (\ALU|shifter|bsr|s1[10]~50_combout )))) # (!\ALU|Mux27~2_combout  & (\ALU|Mux25~0_combout ))

	.dataa(\ALU|Mux27~2_combout ),
	.datab(\ALU|Mux25~0_combout ),
	.datac(\ALU|shifter|bsr|s1[10]~50_combout ),
	.datad(\ALU|shifter|bsr|s3[22]~30_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~1 .lut_mask = 16'hEC64;
defparam \ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \ALU|Mux25~2 (
// Equation(s):
// \ALU|Mux25~2_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|shifter|bsl|s2[6]~6_combout  & (!\ALU|Mux27~0_combout ))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|Mux25~1_combout ))))

	.dataa(\ALU|shifter|bsl|s2[6]~6_combout ),
	.datab(\ALU|Mux27~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux25~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~2 .lut_mask = 16'h2F20;
defparam \ALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6_combout  = (\register_file|Mux26~0_combout  & ((\ALU|Adder|B_checked [5]) # ((\register_file|Mux27~0_combout  & !\ALU|Adder|B_checked [4])))) # (!\register_file|Mux26~0_combout  & 
// (\register_file|Mux27~0_combout  & (!\ALU|Adder|B_checked [4] & \ALU|Adder|B_checked [5])))

	.dataa(\register_file|Mux27~0_combout ),
	.datab(\ALU|Adder|B_checked [4]),
	.datac(\register_file|Mux26~0_combout ),
	.datad(\ALU|Adder|B_checked [5]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6 .lut_mask = 16'hF220;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C [1] = (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout  & ((\ALU|Adder|B_checked [5]) # (\register_file|Mux26~0_combout ))))

	.dataa(\ALU|Adder|B_checked [5]),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6_combout ),
	.datac(\register_file|Mux26~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[1] .lut_mask = 16'hFECC;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [2] = \ALU|Adder|B_checked [6] $ (\register_file|Mux25~0_combout  $ (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C [1]))

	.dataa(\ALU|Adder|B_checked [6]),
	.datab(\register_file|Mux25~0_combout ),
	.datac(vcc),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C [1]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[2] .lut_mask = 16'h9966;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0_combout  = \register_file|Mux25~0_combout  $ (((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux57~2_combout )))

	.dataa(\MUX_operand_b|Out[21]~22_combout ),
	.datab(\register_file|Mux25~0_combout ),
	.datac(vcc),
	.datad(\register_file|Mux57~2_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0 .lut_mask = 16'h66CC;
defparam \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \ALU|Mux25~3 (
// Equation(s):
// \ALU|Mux25~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & (\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [2])) # (!\ALU_Control|Mux2~0_combout  & ((\ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0_combout ))))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum [2]),
	.datad(\ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~3 .lut_mask = 16'hB391;
defparam \ALU|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \ALU|Mux25~4 (
// Equation(s):
// \ALU|Mux25~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux25~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[6]~36_combout  & ((\register_file|Mux25~0_combout ) # (!\ALU|Mux25~3_combout ))) # (!\MUX_operand_b|Out[6]~36_combout  & 
// (\register_file|Mux25~0_combout  & !\ALU|Mux25~3_combout ))))

	.dataa(\MUX_operand_b|Out[6]~36_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\register_file|Mux25~0_combout ),
	.datad(\ALU|Mux25~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~4 .lut_mask = 16'hEC32;
defparam \ALU|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \ALU|Mux25~5 (
// Equation(s):
// \ALU|Mux25~5_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux25~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux25~4_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux25~4_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux25~2_combout ),
	.datad(\ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux25~5 .lut_mask = 16'hECA0;
defparam \ALU|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \LSU|Data_memory|Mux132~0 (
// Equation(s):
// \LSU|Data_memory|Mux132~0_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux132~0 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector42~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector42~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux57~2_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux49~2_combout 
// ))))

	.dataa(\register_file|Mux49~2_combout ),
	.datab(\register_file|Mux57~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector42~0 .lut_mask = 16'h0C0A;
defparam \LSU|Output_Periph|HEX|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N29
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector42~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][6]~regout ));

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[0][6]~feeder (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[0][6]~feeder_combout  = \register_file|Mux57~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux57~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[0][6]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|HEX|hex_io[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[0][0]~7 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[0][0]~7_combout  = (!\ALU|Mux29~3_combout  & (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|comb~3_combout  & !\ALU|Mux31~8_combout )))

	.dataa(\ALU|Mux29~3_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Output_Periph|comb~3_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[0][0]~7 .lut_mask = 16'h0010;
defparam \LSU|Output_Periph|HEX|hex_io[0][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N23
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][6]~regout ));

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[6]~90 (
// Equation(s):
// \LSU|ld_data[6]~90_combout  = (\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout ) # ((\LSU|Output_Periph|HEX|hex_io[1][6]~regout )))) # (!\ALU|Mux31~8_combout  & (!\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[0][6]~regout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[1][6]~regout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[0][6]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~90 .lut_mask = 16'hB9A8;
defparam \LSU|ld_data[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \LSU|ld_data[6]~91 (
// Equation(s):
// \LSU|ld_data[6]~91_combout  = (\ALU|Mux30~6_combout  & ((\LSU|ld_data[6]~90_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][6]~regout ))) # (!\LSU|ld_data[6]~90_combout  & (\LSU|Output_Periph|HEX|hex_io[2][6]~regout )))) # (!\ALU|Mux30~6_combout  & 
// (((\LSU|ld_data[6]~90_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][6]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[6]~90_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~91 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N13
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux57~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [6]));

// Location: LCFF_X23_Y14_N11
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux57~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [6]));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \LSU|ld_data[6]~94 (
// Equation(s):
// \LSU|ld_data[6]~94_combout  = (\LSU|ld_data[2]~35_combout  & (((\LSU|Output_Periph|LCD|o_io_lcd [6])) # (!\ALU|Mux27~8_combout ))) # (!\LSU|ld_data[2]~35_combout  & (\ALU|Mux27~8_combout  & ((\LSU|Output_Periph|LED|o_io_ledg [6]))))

	.dataa(\LSU|ld_data[2]~35_combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [6]),
	.datad(\LSU|Output_Periph|LED|o_io_ledg [6]),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~94 .lut_mask = 16'hE6A2;
defparam \LSU|ld_data[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \LSU|ld_data[6]~95 (
// Equation(s):
// \LSU|ld_data[6]~95_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[6]~94_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[6]~94_combout  & (\LSU|ld_data[6]~93_combout )) # (!\LSU|ld_data[6]~94_combout  & ((\LSU|ld_data[6]~91_combout 
// )))))

	.dataa(\LSU|ld_data[6]~93_combout ),
	.datab(\LSU|ld_data[2]~34_combout ),
	.datac(\LSU|ld_data[6]~91_combout ),
	.datad(\LSU|ld_data[6]~94_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~95 .lut_mask = 16'hEE30;
defparam \LSU|ld_data[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N9
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux57~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [6]));

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \LSU|ld_data[2]~38 (
// Equation(s):
// \LSU|ld_data[2]~38_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\ALU|Mux27~8_combout ) # (!\Instruction_Memory|Mux11~0_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Instruction_Memory|Mux11~0_combout ) # (!\ALU|Mux27~8_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~38 .lut_mask = 16'hEE77;
defparam \LSU|ld_data[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \LSU|ld_data[2]~39 (
// Equation(s):
// \LSU|ld_data[2]~39_combout  = (\LSU|output_periph_en~combout  & (!\ALU|Mux26~7_combout  & (\LSU|ld_data[2]~38_combout ))) # (!\LSU|output_periph_en~combout  & (((\LSU|data_memory_en~combout ))))

	.dataa(\ALU|Mux26~7_combout ),
	.datab(\LSU|ld_data[2]~38_combout ),
	.datac(\LSU|data_memory_en~combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~39 .lut_mask = 16'h44F0;
defparam \LSU|ld_data[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[6]));
// synopsys translate_off
defparam \i_io_sw[6]~I .input_async_reset = "none";
defparam \i_io_sw[6]~I .input_power_up = "low";
defparam \i_io_sw[6]~I .input_register_mode = "none";
defparam \i_io_sw[6]~I .input_sync_reset = "none";
defparam \i_io_sw[6]~I .oe_async_reset = "none";
defparam \i_io_sw[6]~I .oe_power_up = "low";
defparam \i_io_sw[6]~I .oe_register_mode = "none";
defparam \i_io_sw[6]~I .oe_sync_reset = "none";
defparam \i_io_sw[6]~I .operation_mode = "input";
defparam \i_io_sw[6]~I .output_async_reset = "none";
defparam \i_io_sw[6]~I .output_power_up = "low";
defparam \i_io_sw[6]~I .output_register_mode = "none";
defparam \i_io_sw[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [6]));

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \LSU|Data_memory|Mux132~1 (
// Equation(s):
// \LSU|Data_memory|Mux132~1_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))

	.dataa(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux132~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux132~1 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \LSU|ld_data[6]~344 (
// Equation(s):
// \LSU|ld_data[6]~344_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux132~1_combout  & ((!\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\LSU|comb~0_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|Data_memory|Mux132~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~344_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~344 .lut_mask = 16'h1300;
defparam \LSU|ld_data[6]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[6]~96 (
// Equation(s):
// \LSU|ld_data[6]~96_combout  = (\LSU|output_periph_en~combout  & (\LSU|ld_data[2]~39_combout )) # (!\LSU|output_periph_en~combout  & ((\LSU|ld_data[2]~39_combout  & ((\LSU|ld_data[6]~344_combout ))) # (!\LSU|ld_data[2]~39_combout  & 
// (\LSU|Input_Periph|ld_data [6]))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[2]~39_combout ),
	.datac(\LSU|Input_Periph|ld_data [6]),
	.datad(\LSU|ld_data[6]~344_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~96 .lut_mask = 16'hDC98;
defparam \LSU|ld_data[6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \LSU|ld_data[6]~97 (
// Equation(s):
// \LSU|ld_data[6]~97_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[6]~96_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [6]))) # (!\LSU|ld_data[6]~96_combout  & (\LSU|ld_data[6]~95_combout )))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[6]~96_combout ))))

	.dataa(\LSU|ld_data[2]~40_combout ),
	.datab(\LSU|ld_data[6]~95_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [6]),
	.datad(\LSU|ld_data[6]~96_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~97_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~97 .lut_mask = 16'hF588;
defparam \LSU|ld_data[6]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \LSU|ld_data[6]~98 (
// Equation(s):
// \LSU|ld_data[6]~98_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux132~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[6]~97_combout )))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|Data_memory|Mux132~0_combout ),
	.datac(\LSU|ld_data[6]~97_combout ),
	.datad(\LSU|ld_data[2]~43_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[6]~98_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[6]~98 .lut_mask = 16'h4450;
defparam \LSU|ld_data[6]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \WB_MUX|Mux25~0 (
// Equation(s):
// \WB_MUX|Mux25~0_combout  = (\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[6]~98_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout )))) # 
// (!\Control_Unit|WideOr3~4_combout  & (((\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[6].F|S~combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|ld_data[6]~98_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux25~0 .lut_mask = 16'hF858;
defparam \WB_MUX|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \WB_MUX|Mux25~1 (
// Equation(s):
// \WB_MUX|Mux25~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux25~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux25~0_combout  & (\MUX_operand_b|Out[6]~36_combout )) # (!\WB_MUX|Mux25~0_combout  & ((\ALU|Mux25~5_combout 
// )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[6]~36_combout ),
	.datac(\ALU|Mux25~5_combout ),
	.datad(\WB_MUX|Mux25~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux25~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \register_file|regs~17 (
// Equation(s):
// \register_file|regs~17_combout  = (\WB_MUX|Mux25~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux25~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~17 .lut_mask = 16'hBF00;
defparam \register_file|regs~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N5
cycloneii_lcell_ff \register_file|regs[2][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][6]~regout ));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \register_file|Mux25~0 (
// Equation(s):
// \register_file|Mux25~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\Instruction_Memory|Mux23~0_combout  & \register_file|regs[2][6]~regout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][6]~regout  & 
// (!\Instruction_Memory|Mux23~0_combout )))

	.dataa(\register_file|regs[25][6]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\register_file|regs[2][6]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux25~0 .lut_mask = 16'hC202;
defparam \register_file|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s1[4]~6 (
// Equation(s):
// \ALU|shifter|bsr|s1[4]~6_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux24~0_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux25~0_combout ))))) # 
// (!\MUX_operand_b|Out[1]~58_combout  & (((\MUX_operand_b|Out[0]~56_combout ))))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux25~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[4]~6 .lut_mask = 16'hBBC0;
defparam \ALU|shifter|bsr|s1[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[4]~7 (
// Equation(s):
// \ALU|shifter|bsr|s1[4]~7_combout  = (\MUX_operand_b|Out[1]~58_combout  & (((\ALU|shifter|bsr|s1[4]~6_combout )))) # (!\MUX_operand_b|Out[1]~58_combout  & ((\ALU|shifter|bsr|s1[4]~6_combout  & (\register_file|Mux26~0_combout )) # 
// (!\ALU|shifter|bsr|s1[4]~6_combout  & ((\register_file|Mux27~0_combout )))))

	.dataa(\register_file|Mux26~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux27~0_combout ),
	.datad(\ALU|shifter|bsr|s1[4]~6_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[4]~7 .lut_mask = 16'hEE30;
defparam \ALU|shifter|bsr|s1[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \ALU|Mux27~3 (
// Equation(s):
// \ALU|Mux27~3_combout  = (\ALU|Mux27~0_combout  & (((\ALU|Mux27~2_combout ) # (\ALU|shifter|bsr|s2[12]~4_combout )))) # (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsr|s1[4]~7_combout  & (!\ALU|Mux27~2_combout )))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsr|s1[4]~7_combout ),
	.datac(\ALU|Mux27~2_combout ),
	.datad(\ALU|shifter|bsr|s2[12]~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~3 .lut_mask = 16'hAEA4;
defparam \ALU|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \ALU|Mux27~4 (
// Equation(s):
// \ALU|Mux27~4_combout  = (\ALU|Mux27~2_combout  & ((\ALU|Mux27~3_combout  & ((\ALU|shifter|bsr|s3[20]~21_combout ))) # (!\ALU|Mux27~3_combout  & (\ALU|shifter|bsr|s1[8]~5_combout )))) # (!\ALU|Mux27~2_combout  & (((\ALU|Mux27~3_combout ))))

	.dataa(\ALU|shifter|bsr|s1[8]~5_combout ),
	.datab(\ALU|Mux27~2_combout ),
	.datac(\ALU|Mux27~3_combout ),
	.datad(\ALU|shifter|bsr|s3[20]~21_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~4 .lut_mask = 16'hF838;
defparam \ALU|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \ALU|Mux27~5 (
// Equation(s):
// \ALU|Mux27~5_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|shifter|bsl|s2[4]~3_combout  & (!\ALU|Mux27~0_combout ))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|Mux27~4_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|shifter|bsl|s2[4]~3_combout ),
	.datac(\ALU|Mux27~0_combout ),
	.datad(\ALU|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~5 .lut_mask = 16'h5D08;
defparam \ALU|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \ALU|Mux27~8 (
// Equation(s):
// \ALU|Mux27~8_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux27~5_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux27~7_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux27~7_combout )))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux27~7_combout ),
	.datad(\ALU|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux27~8 .lut_mask = 16'hEAC0;
defparam \ALU|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \LSU|Data_memory|addr1[2]~2 (
// Equation(s):
// \LSU|Data_memory|addr1[2]~2_combout  = (\ALU|Mux30~6_combout  & ((\ALU_Control|Decoder0~1_combout  & (\LSU|Data_memory|unalign_addr[2]~4_combout )) # (!\ALU_Control|Decoder0~1_combout  & ((\ALU|Mux27~8_combout ))))) # (!\ALU|Mux30~6_combout  & 
// (((\ALU|Mux27~8_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\ALU_Control|Decoder0~1_combout ),
	.datac(\LSU|Data_memory|unalign_addr[2]~4_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|addr1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|addr1[2]~2 .lut_mask = 16'hF780;
defparam \LSU|Data_memory|addr1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux134~0 (
// Equation(s):
// \LSU|Data_memory|Mux134~0_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux134~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux134~0 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector23~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector23~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout 
//  & ((\register_file|Mux43~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (\register_file|Mux59~3_combout ))))

	.dataa(\register_file|Mux59~3_combout ),
	.datab(\register_file|Mux43~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector23~0 .lut_mask = 16'hFC0A;
defparam \LSU|Output_Periph|HEX|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector23~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector23~1_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|Selector23~0_combout  & ((\register_file|Mux35~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector23~0_combout  & 
// (\register_file|Mux51~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|Selector23~0_combout ))))

	.dataa(\register_file|Mux51~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector23~0_combout ),
	.datad(\register_file|Mux35~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector23~1 .lut_mask = 16'hF838;
defparam \LSU|Output_Periph|HEX|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N11
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector23~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][4]~regout ));

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \LSU|ld_data[4]~74 (
// Equation(s):
// \LSU|ld_data[4]~74_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][4]~regout ) # ((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][4]~regout  & !\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][4]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~74 .lut_mask = 16'hF0AC;
defparam \LSU|ld_data[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \LSU|ld_data[4]~75 (
// Equation(s):
// \LSU|ld_data[4]~75_combout  = (\LSU|ld_data[4]~74_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][4]~regout ) # (!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[4]~74_combout  & (\LSU|Output_Periph|HEX|hex_io[5][4]~regout  & ((\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][4]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[7][4]~regout ),
	.datac(\LSU|ld_data[4]~74_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~75 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N21
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux59~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [4]));

// Location: LCFF_X23_Y14_N29
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux59~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [4]));

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \LSU|ld_data[4]~76 (
// Equation(s):
// \LSU|ld_data[4]~76_combout  = (\LSU|ld_data[2]~35_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [4]) # ((!\ALU|Mux27~8_combout )))) # (!\LSU|ld_data[2]~35_combout  & (((\LSU|Output_Periph|LED|o_io_ledg [4] & \ALU|Mux27~8_combout ))))

	.dataa(\LSU|ld_data[2]~35_combout ),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd [4]),
	.datac(\LSU|Output_Periph|LED|o_io_ledg [4]),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~76 .lut_mask = 16'hD8AA;
defparam \LSU|ld_data[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \LSU|ld_data[4]~77 (
// Equation(s):
// \LSU|ld_data[4]~77_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[4]~76_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[4]~76_combout  & ((\LSU|ld_data[4]~75_combout ))) # (!\LSU|ld_data[4]~76_combout  & 
// (\LSU|ld_data[4]~73_combout ))))

	.dataa(\LSU|ld_data[4]~73_combout ),
	.datab(\LSU|ld_data[4]~75_combout ),
	.datac(\LSU|ld_data[2]~34_combout ),
	.datad(\LSU|ld_data[4]~76_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~77 .lut_mask = 16'hFC0A;
defparam \LSU|ld_data[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[4]));
// synopsys translate_off
defparam \i_io_sw[4]~I .input_async_reset = "none";
defparam \i_io_sw[4]~I .input_power_up = "low";
defparam \i_io_sw[4]~I .input_register_mode = "none";
defparam \i_io_sw[4]~I .input_sync_reset = "none";
defparam \i_io_sw[4]~I .oe_async_reset = "none";
defparam \i_io_sw[4]~I .oe_power_up = "low";
defparam \i_io_sw[4]~I .oe_register_mode = "none";
defparam \i_io_sw[4]~I .oe_sync_reset = "none";
defparam \i_io_sw[4]~I .operation_mode = "input";
defparam \i_io_sw[4]~I .output_async_reset = "none";
defparam \i_io_sw[4]~I .output_power_up = "low";
defparam \i_io_sw[4]~I .output_register_mode = "none";
defparam \i_io_sw[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y16_N3
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [4]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [4]));

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[4]~342 (
// Equation(s):
// \LSU|ld_data[4]~342_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux134~1_combout  & ((!\Instruction_Memory|Mux11~0_combout ) # (!\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|comb~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\LSU|Data_memory|Mux134~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~342_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~342 .lut_mask = 16'h1300;
defparam \LSU|ld_data[4]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[4]~78 (
// Equation(s):
// \LSU|ld_data[4]~78_combout  = (\LSU|ld_data[2]~39_combout  & ((\LSU|output_periph_en~combout ) # ((\LSU|ld_data[4]~342_combout )))) # (!\LSU|ld_data[2]~39_combout  & (!\LSU|output_periph_en~combout  & (\LSU|Input_Periph|ld_data [4])))

	.dataa(\LSU|ld_data[2]~39_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|Input_Periph|ld_data [4]),
	.datad(\LSU|ld_data[4]~342_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~78 .lut_mask = 16'hBA98;
defparam \LSU|ld_data[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \LSU|ld_data[4]~79 (
// Equation(s):
// \LSU|ld_data[4]~79_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[4]~78_combout  & (\LSU|Output_Periph|LED|o_io_ledr [4])) # (!\LSU|ld_data[4]~78_combout  & ((\LSU|ld_data[4]~77_combout ))))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[4]~78_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [4]),
	.datab(\LSU|ld_data[4]~77_combout ),
	.datac(\LSU|ld_data[2]~40_combout ),
	.datad(\LSU|ld_data[4]~78_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~79 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \LSU|ld_data[4]~80 (
// Equation(s):
// \LSU|ld_data[4]~80_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux134~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[4]~79_combout )))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|ld_data[2]~43_combout ),
	.datac(\LSU|Data_memory|Mux134~0_combout ),
	.datad(\LSU|ld_data[4]~79_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[4]~80 .lut_mask = 16'h5140;
defparam \LSU|ld_data[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \WB_MUX|Mux27~0 (
// Equation(s):
// \WB_MUX|Mux27~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[4]~80_combout ) # (!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout  & 
// (\Control_Unit|WideOr3~4_combout )))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[4].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[4]~80_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux27~0 .lut_mask = 16'hEC2C;
defparam \WB_MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \WB_MUX|Mux27~1 (
// Equation(s):
// \WB_MUX|Mux27~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux27~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux27~0_combout  & ((\ALU|Mux12~0_combout ))) # (!\WB_MUX|Mux27~0_combout  & (\ALU|Mux27~8_combout ))))

	.dataa(\ALU|Mux27~8_combout ),
	.datab(\ALU|Mux12~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\WB_MUX|Mux27~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux27~1 .lut_mask = 16'hFC0A;
defparam \WB_MUX|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \register_file|regs~15 (
// Equation(s):
// \register_file|regs~15_combout  = (\WB_MUX|Mux27~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~15 .lut_mask = 16'hBF00;
defparam \register_file|regs~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N19
cycloneii_lcell_ff \register_file|regs[25][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][4]~regout ));

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \register_file|Mux27~0 (
// Equation(s):
// \register_file|Mux27~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][4]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][4]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][4]~regout ),
	.datab(\register_file|regs[25][4]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux27~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5_combout  = (\ALU|Adder|B_checked [4] & (\register_file|Mux27~0_combout  & ((\ALU|Adder|CLA0|C~4_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout )))) # (!\ALU|Adder|B_checked [4] & 
// ((\ALU|Adder|CLA0|C~4_combout ) # ((\register_file|Mux27~0_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ))))

	.dataa(\ALU|Adder|B_checked [4]),
	.datab(\ALU|Adder|CLA0|C~4_combout ),
	.datac(\register_file|Mux27~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5 .lut_mask = 16'hF5D4;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \ALU|Mux26~5 (
// Equation(s):
// \ALU|Mux26~5_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux26~8_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5_combout ))))) # (!\ALU|Mux31~3_combout  & (((\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux26~8_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~5 .lut_mask = 16'h6CAC;
defparam \ALU|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \ALU|Mux26~6 (
// Equation(s):
// \ALU|Mux26~6_combout  = (\register_file|Mux26~0_combout  & ((\ALU|Mux31~3_combout  & ((!\ALU|Mux26~5_combout ))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[5]~30_combout ) # (\ALU|Mux26~5_combout ))))) # (!\register_file|Mux26~0_combout  & 
// (\ALU|Mux26~5_combout  & ((\MUX_operand_b|Out[5]~30_combout ) # (\ALU|Mux31~3_combout ))))

	.dataa(\register_file|Mux26~0_combout ),
	.datab(\MUX_operand_b|Out[5]~30_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~6 .lut_mask = 16'h5EA8;
defparam \ALU|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \ALU|shifter|bsl|s2[5]~4 (
// Equation(s):
// \ALU|shifter|bsl|s2[5]~4_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s0[1]~0_combout  & (!\MUX_operand_b|Out[1]~58_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (((\ALU|shifter|bsl|s1[5]~4_combout ))))

	.dataa(\ALU|shifter|bsl|s0[1]~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsl|s1[5]~4_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[5]~4 .lut_mask = 16'h2F20;
defparam \ALU|shifter|bsl|s2[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \ALU|Mux26~2 (
// Equation(s):
// \ALU|Mux26~2_combout  = (\ALU|Mux27~0_combout  & (((\ALU|Mux27~2_combout ) # (\ALU|shifter|bsr|s2[13]~6_combout )))) # (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsr|s1[5]~25_combout  & (!\ALU|Mux27~2_combout )))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU|shifter|bsr|s1[5]~25_combout ),
	.datac(\ALU|Mux27~2_combout ),
	.datad(\ALU|shifter|bsr|s2[13]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~2 .lut_mask = 16'hAEA4;
defparam \ALU|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \ALU|Mux26~3 (
// Equation(s):
// \ALU|Mux26~3_combout  = (\ALU|Mux27~2_combout  & ((\ALU|Mux26~2_combout  & (\ALU|shifter|bsr|s3[21]~23_combout )) # (!\ALU|Mux26~2_combout  & ((\ALU|shifter|bsr|s1[9]~22_combout ))))) # (!\ALU|Mux27~2_combout  & (((\ALU|Mux26~2_combout ))))

	.dataa(\ALU|shifter|bsr|s3[21]~23_combout ),
	.datab(\ALU|shifter|bsr|s1[9]~22_combout ),
	.datac(\ALU|Mux27~2_combout ),
	.datad(\ALU|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~3 .lut_mask = 16'hAFC0;
defparam \ALU|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \ALU|Mux26~4 (
// Equation(s):
// \ALU|Mux26~4_combout  = (\ALU_Control|Mux2~0_combout  & (!\ALU|Mux27~0_combout  & (\ALU|shifter|bsl|s2[5]~4_combout ))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|Mux26~3_combout ))))

	.dataa(\ALU|Mux27~0_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|shifter|bsl|s2[5]~4_combout ),
	.datad(\ALU|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~4 .lut_mask = 16'h7340;
defparam \ALU|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \ALU|Mux26~7 (
// Equation(s):
// \ALU|Mux26~7_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux26~6_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux26~4_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & ((\ALU|Mux26~4_combout ))))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux26~6_combout ),
	.datad(\ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux26~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \LSU|ld_data[2]~34 (
// Equation(s):
// \LSU|ld_data[2]~34_combout  = (\ALU|Mux27~8_combout ) # (!\ALU|Mux26~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux26~7_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~34 .lut_mask = 16'hFF0F;
defparam \LSU|ld_data[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \LSU|ld_data[2]~40 (
// Equation(s):
// \LSU|ld_data[2]~40_combout  = (\LSU|output_periph_en~combout  & (((\LSU|ld_data[2]~34_combout ) # (\LSU|ld_data[2]~39_combout )) # (!\ALU|Mux28~2_combout )))

	.dataa(\ALU|Mux28~2_combout ),
	.datab(\LSU|ld_data[2]~34_combout ),
	.datac(\LSU|ld_data[2]~39_combout ),
	.datad(\LSU|output_periph_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~40 .lut_mask = 16'hFD00;
defparam \LSU|ld_data[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux58~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][5]~regout ));

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \LSU|ld_data[5]~81 (
// Equation(s):
// \LSU|ld_data[5]~81_combout  = (\ALU|Mux31~8_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~regout ) # ((\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & (((\LSU|Output_Periph|HEX|hex_io[0][5]~regout  & !\ALU|Mux30~6_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][5]~regout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[0][5]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~81 .lut_mask = 16'hCCB8;
defparam \LSU|ld_data[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \LSU|ld_data[5]~82 (
// Equation(s):
// \LSU|ld_data[5]~82_combout  = (\ALU|Mux30~6_combout  & ((\LSU|ld_data[5]~81_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][5]~regout ))) # (!\LSU|ld_data[5]~81_combout  & (\LSU|Output_Periph|HEX|hex_io[2][5]~regout )))) # (!\ALU|Mux30~6_combout  & 
// (((\LSU|ld_data[5]~81_combout ))))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][5]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][5]~regout ),
	.datad(\LSU|ld_data[5]~81_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~82 .lut_mask = 16'hF588;
defparam \LSU|ld_data[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N29
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux58~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [5]));

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \LSU|ld_data[2]~35 (
// Equation(s):
// \LSU|ld_data[2]~35_combout  = (\ALU|Mux26~7_combout  & ((\ALU|Mux29~3_combout ) # (\ALU|Mux27~8_combout )))

	.dataa(\ALU|Mux26~7_combout ),
	.datab(\ALU|Mux29~3_combout ),
	.datac(vcc),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~35 .lut_mask = 16'hAA88;
defparam \LSU|ld_data[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \LSU|ld_data[5]~85 (
// Equation(s):
// \LSU|ld_data[5]~85_combout  = (\ALU|Mux27~8_combout  & ((\LSU|ld_data[2]~35_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [5])) # (!\LSU|ld_data[2]~35_combout  & ((\LSU|Output_Periph|LED|o_io_ledg [5]))))) # (!\ALU|Mux27~8_combout  & 
// (((\LSU|ld_data[2]~35_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [5]),
	.datab(\LSU|Output_Periph|LED|o_io_ledg [5]),
	.datac(\ALU|Mux27~8_combout ),
	.datad(\LSU|ld_data[2]~35_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~85 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[5]~86 (
// Equation(s):
// \LSU|ld_data[5]~86_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[5]~85_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[5]~85_combout  & (\LSU|ld_data[5]~84_combout )) # (!\LSU|ld_data[5]~85_combout  & ((\LSU|ld_data[5]~82_combout 
// )))))

	.dataa(\LSU|ld_data[5]~84_combout ),
	.datab(\LSU|ld_data[5]~82_combout ),
	.datac(\LSU|ld_data[2]~34_combout ),
	.datad(\LSU|ld_data[5]~85_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~86 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[5]));
// synopsys translate_off
defparam \i_io_sw[5]~I .input_async_reset = "none";
defparam \i_io_sw[5]~I .input_power_up = "low";
defparam \i_io_sw[5]~I .input_register_mode = "none";
defparam \i_io_sw[5]~I .input_sync_reset = "none";
defparam \i_io_sw[5]~I .oe_async_reset = "none";
defparam \i_io_sw[5]~I .oe_power_up = "low";
defparam \i_io_sw[5]~I .oe_register_mode = "none";
defparam \i_io_sw[5]~I .oe_sync_reset = "none";
defparam \i_io_sw[5]~I .operation_mode = "input";
defparam \i_io_sw[5]~I .output_async_reset = "none";
defparam \i_io_sw[5]~I .output_power_up = "low";
defparam \i_io_sw[5]~I .output_register_mode = "none";
defparam \i_io_sw[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y18_N7
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [5]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [5]));

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \LSU|Data_memory|Mux133~1 (
// Equation(s):
// \LSU|Data_memory|Mux133~1_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))) # (!\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux133~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux133~1 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \LSU|ld_data[5]~343 (
// Equation(s):
// \LSU|ld_data[5]~343_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux133~1_combout  & ((!\Instruction_Memory|Mux11~0_combout ) # (!\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\LSU|comb~0_combout ),
	.datac(\Instruction_Memory|Mux11~0_combout ),
	.datad(\LSU|Data_memory|Mux133~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~343_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~343 .lut_mask = 16'h1300;
defparam \LSU|ld_data[5]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \LSU|ld_data[5]~87 (
// Equation(s):
// \LSU|ld_data[5]~87_combout  = (\LSU|ld_data[2]~39_combout  & ((\LSU|output_periph_en~combout ) # ((\LSU|ld_data[5]~343_combout )))) # (!\LSU|ld_data[2]~39_combout  & (!\LSU|output_periph_en~combout  & (\LSU|Input_Periph|ld_data [5])))

	.dataa(\LSU|ld_data[2]~39_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|Input_Periph|ld_data [5]),
	.datad(\LSU|ld_data[5]~343_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~87_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~87 .lut_mask = 16'hBA98;
defparam \LSU|ld_data[5]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \LSU|ld_data[5]~88 (
// Equation(s):
// \LSU|ld_data[5]~88_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[5]~87_combout  & (\LSU|Output_Periph|LED|o_io_ledr [5])) # (!\LSU|ld_data[5]~87_combout  & ((\LSU|ld_data[5]~86_combout ))))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[5]~87_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [5]),
	.datab(\LSU|ld_data[2]~40_combout ),
	.datac(\LSU|ld_data[5]~86_combout ),
	.datad(\LSU|ld_data[5]~87_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~88 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \LSU|ld_data[5]~89 (
// Equation(s):
// \LSU|ld_data[5]~89_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux133~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[5]~88_combout )))))

	.dataa(\LSU|Data_memory|Mux133~0_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[2]~43_combout ),
	.datad(\LSU|ld_data[5]~88_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[5]~89 .lut_mask = 16'h2320;
defparam \LSU|ld_data[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \WB_MUX|Mux26~1 (
// Equation(s):
// \WB_MUX|Mux26~1_combout  = (\WB_MUX|Mux26~0_combout  & (((\MUX_operand_b|Out[5]~30_combout )) # (!\Instruction_Memory|Mux10~0_combout ))) # (!\WB_MUX|Mux26~0_combout  & (\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[5]~89_combout ))))

	.dataa(\WB_MUX|Mux26~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\MUX_operand_b|Out[5]~30_combout ),
	.datad(\LSU|ld_data[5]~89_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux26~1 .lut_mask = 16'hE6A2;
defparam \WB_MUX|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \register_file|regs~16 (
// Equation(s):
// \register_file|regs~16_combout  = (\WB_MUX|Mux26~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~16 .lut_mask = 16'hBF00;
defparam \register_file|regs~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N1
cycloneii_lcell_ff \register_file|regs[2][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][5]~regout ));

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \register_file|Mux26~0 (
// Equation(s):
// \register_file|Mux26~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\Instruction_Memory|Mux23~0_combout  & \register_file|regs[2][5]~regout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][5]~regout  & 
// (!\Instruction_Memory|Mux23~0_combout )))

	.dataa(\register_file|regs[25][5]~regout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\register_file|regs[2][5]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux26~0 .lut_mask = 16'hC202;
defparam \register_file|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \ALU|shifter|bsl|s1[7]~19 (
// Equation(s):
// \ALU|shifter|bsl|s1[7]~19_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux26~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux24~0_combout ))

	.dataa(\register_file|Mux24~0_combout ),
	.datab(\register_file|Mux26~0_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[1]~58_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[7]~19 .lut_mask = 16'hCCAA;
defparam \ALU|shifter|bsl|s1[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \ALU|shifter|bsl|s1[7]~25 (
// Equation(s):
// \ALU|shifter|bsl|s1[7]~25_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[6]~13_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[7]~19_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[0]~56_combout ),
	.datac(\ALU|shifter|bsl|s1[7]~19_combout ),
	.datad(\ALU|shifter|bsl|s1[6]~13_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[7]~25 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \ALU|shifter|bsl|s1[3]~23 (
// Equation(s):
// \ALU|shifter|bsl|s1[3]~23_combout  = (\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux29~0_combout )) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux29~0_combout )) # 
// (!\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux28~0_combout )))))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\MUX_operand_b|Out[0]~20_combout ),
	.datad(\MUX_operand_b|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[3]~23 .lut_mask = 16'hAAAC;
defparam \ALU|shifter|bsl|s1[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \ALU|shifter|bsl|s1[3]~24 (
// Equation(s):
// \ALU|shifter|bsl|s1[3]~24_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\ALU|shifter|bsl|s0[1]~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\ALU|shifter|bsl|s1[3]~23_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\ALU|shifter|bsl|s1[3]~23_combout ),
	.datad(\ALU|shifter|bsl|s0[1]~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[3]~24 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsl|s1[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s2[7]~9 (
// Equation(s):
// \ALU|shifter|bsl|s2[7]~9_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[3]~24_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[7]~25_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[7]~25_combout ),
	.datac(\ALU|shifter|bsl|s1[3]~24_combout ),
	.datad(\MUX_operand_b|Out[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[7]~9 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsl|s2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \ALU|shifter|bsl|s3[15]~14 (
// Equation(s):
// \ALU|shifter|bsl|s3[15]~14_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsl|s2[7]~9_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsl|s2[15]~10_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsl|s2[7]~9_combout ),
	.datad(\ALU|shifter|bsl|s2[15]~10_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[15]~14 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s3[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \ALU|Mux16~1 (
// Equation(s):
// \ALU|Mux16~1_combout  = (\ALU|Mux21~3_combout  & (!\ALU|Mux21~9_combout  & ((\ALU|shifter|bsl|s3[15]~14_combout )))) # (!\ALU|Mux21~3_combout  & ((\ALU|Mux21~9_combout ) # ((\ALU|shifter|bsr|s3[31]~27_combout ))))

	.dataa(\ALU|Mux21~3_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|shifter|bsr|s3[31]~27_combout ),
	.datad(\ALU|shifter|bsl|s3[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~1 .lut_mask = 16'h7654;
defparam \ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \ALU|Mux16~2 (
// Equation(s):
// \ALU|Mux16~2_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux16~1_combout  & ((\ALU|shifter|bsr|s2[15]~11_combout ))) # (!\ALU|Mux16~1_combout  & (\ALU|shifter|bsr|s2[23]~10_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux16~1_combout ))))

	.dataa(\ALU|shifter|bsr|s2[23]~10_combout ),
	.datab(\ALU|Mux21~2_combout ),
	.datac(\ALU|Mux16~1_combout ),
	.datad(\ALU|shifter|bsr|s2[15]~11_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~2 .lut_mask = 16'hF838;
defparam \ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \MUX_operand_b|Out[15]~34 (
// Equation(s):
// \MUX_operand_b|Out[15]~34_combout  = (\register_file|Mux48~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(\register_file|Mux48~2_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[15]~34 .lut_mask = 16'hC0C0;
defparam \MUX_operand_b|Out[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0_combout  = \register_file|Mux16~0_combout  $ (((\register_file|Mux48~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux16~0_combout ),
	.datab(vcc),
	.datac(\register_file|Mux48~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0 .lut_mask = 16'h5AAA;
defparam \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \ALU|Adder|B_checked[14] (
// Equation(s):
// \ALU|Adder|B_checked [14] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux49~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\register_file|Mux49~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [14]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[14] .lut_mask = 16'hFAAA;
defparam \ALU|Adder|B_checked[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2_combout  = (\register_file|Mux17~0_combout  & ((\ALU|Adder|B_checked [14]) # ((\register_file|Mux18~0_combout  & \ALU|Adder|B_checked [13])))) # (!\register_file|Mux17~0_combout  & 
// (\register_file|Mux18~0_combout  & (\ALU|Adder|B_checked [14] & \ALU|Adder|B_checked [13])))

	.dataa(\register_file|Mux17~0_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Adder|B_checked [14]),
	.datad(\ALU|Adder|B_checked [13]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2 .lut_mask = 16'hE8A0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3_combout  & ((\ALU|Adder|CLA0|g~5_combout ) # ((\register_file|Mux19~0_combout  & \ALU|Adder|B_checked [12]))))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3_combout ),
	.datab(\register_file|Mux19~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|CLA0|g~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4 .lut_mask = 16'hAA80;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [3] = \ALU|Adder|B_checked [15] $ (\register_file|Mux16~0_combout  $ (((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4_combout ))))

	.dataa(\ALU|Adder|B_checked [15]),
	.datab(\register_file|Mux16~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[3] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \ALU|Mux16~3 (
// Equation(s):
// \ALU|Mux16~3_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|Mux31~3_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [3])))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0_combout )) # 
// (!\ALU|Mux31~3_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~3 .lut_mask = 16'hD951;
defparam \ALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \ALU|Mux16~4 (
// Equation(s):
// \ALU|Mux16~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux16~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux16~0_combout  & ((\MUX_operand_b|Out[15]~34_combout ) # (!\ALU|Mux16~3_combout ))) # (!\register_file|Mux16~0_combout  & 
// (\MUX_operand_b|Out[15]~34_combout  & !\ALU|Mux16~3_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux16~0_combout ),
	.datac(\MUX_operand_b|Out[15]~34_combout ),
	.datad(\ALU|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~4 .lut_mask = 16'hEA54;
defparam \ALU|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \ALU|Mux16~5 (
// Equation(s):
// \ALU|Mux16~5_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux16~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux16~4_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux16~4_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux16~2_combout ),
	.datad(\ALU|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~5 .lut_mask = 16'hECA0;
defparam \ALU|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \LSU|ld_data[9]~348 (
// Equation(s):
// \LSU|ld_data[9]~348_combout  = (\LSU|output_periph_en~combout ) # ((!\ALU|Mux17~6_combout  & (\ALU|Mux18~6_combout  & !\ALU|Mux16~5_combout )))

	.dataa(\ALU|Mux17~6_combout ),
	.datab(\ALU|Mux18~6_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\ALU|Mux16~5_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~348_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~348 .lut_mask = 16'hF0F4;
defparam \LSU|ld_data[9]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector21~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector21~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (((\register_file|Mux41~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & 
// (\register_file|Mux57~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.datab(\register_file|Mux57~3_combout ),
	.datac(\register_file|Mux41~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector21~0 .lut_mask = 16'hAAE4;
defparam \LSU|Output_Periph|HEX|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector21~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector21~1_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|Selector21~0_combout  & (\register_file|Mux33~3_combout )) # (!\LSU|Output_Periph|HEX|Selector21~0_combout  & 
// ((\register_file|Mux49~3_combout ))))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|Selector21~0_combout ))))

	.dataa(\register_file|Mux33~3_combout ),
	.datab(\register_file|Mux49~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector21~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector21~1 .lut_mask = 16'hAFC0;
defparam \LSU|Output_Periph|HEX|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N1
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][6]~regout ));

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \LSU|ld_data[14]~205 (
// Equation(s):
// \LSU|ld_data[14]~205_combout  = (\ALU|Mux30~6_combout  & (((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & ((\ALU|Mux31~8_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][6]~regout ))) # (!\ALU|Mux31~8_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[1][6]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][6]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][6]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~205_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~205 .lut_mask = 16'hFC0A;
defparam \LSU|ld_data[14]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \LSU|ld_data[14]~206 (
// Equation(s):
// \LSU|ld_data[14]~206_combout  = (\ALU|Mux30~6_combout  & (((!\LSU|ld_data[14]~205_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|ld_data[14]~205_combout  & (\Instruction_Memory|Mux11~0_combout  $ (\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\LSU|ld_data[14]~205_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~206_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~206 .lut_mask = 16'h12CC;
defparam \LSU|ld_data[14]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \LSU|ld_data[14]~207 (
// Equation(s):
// \LSU|ld_data[14]~207_combout  = (\LSU|ld_data[9]~129_combout  & ((\LSU|ld_data[14]~206_combout  & (\LSU|ld_data[14]~204_combout )) # (!\LSU|ld_data[14]~206_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][6]~regout ))))) # (!\LSU|ld_data[9]~129_combout  & 
// (((\LSU|ld_data[14]~206_combout ))))

	.dataa(\LSU|ld_data[14]~204_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][6]~regout ),
	.datac(\LSU|ld_data[9]~129_combout ),
	.datad(\LSU|ld_data[14]~206_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~207_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~207 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[14]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \LSU|ld_data[14]~208 (
// Equation(s):
// \LSU|ld_data[14]~208_combout  = (\LSU|Output_Periph|HEX|Decoder0~0_combout  & (((!\LSU|ld_data[9]~108_combout )))) # (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & ((\LSU|ld_data[9]~108_combout  & (\LSU|ld_data[14]~203_combout )) # 
// (!\LSU|ld_data[9]~108_combout  & ((\LSU|ld_data[14]~207_combout )))))

	.dataa(\LSU|ld_data[14]~203_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|ld_data[9]~108_combout ),
	.datad(\LSU|ld_data[14]~207_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~208_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~208 .lut_mask = 16'h2F2C;
defparam \LSU|ld_data[14]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector7~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector7~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\register_file|Mux41~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & 
// (((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & \register_file|Mux57~3_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datab(\register_file|Mux41~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.datad(\register_file|Mux57~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector7~0 .lut_mask = 16'hADA8;
defparam \LSU|Output_Periph|HEX|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector7~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector7~1_combout  = (\LSU|Output_Periph|HEX|Selector7~0_combout  & ((\register_file|Mux33~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|Selector7~0_combout  & 
// (((\register_file|Mux49~3_combout  & \LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\register_file|Mux33~3_combout ),
	.datab(\register_file|Mux49~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector7~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector7~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N23
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ));

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \LSU|ld_data[14]~209 (
// Equation(s):
// \LSU|ld_data[14]~209_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[14]~208_combout  & (\LSU|ld_data[14]~202_combout )) # (!\LSU|ld_data[14]~208_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][6]~regout ))))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[14]~208_combout ))))

	.dataa(\LSU|ld_data[14]~202_combout ),
	.datab(\LSU|ld_data[9]~109_combout ),
	.datac(\LSU|ld_data[14]~208_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~209_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~209 .lut_mask = 16'hBCB0;
defparam \LSU|ld_data[14]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \LSU|ld_data[14]~210 (
// Equation(s):
// \LSU|ld_data[14]~210_combout  = (!\ALU|Mux28~2_combout  & \LSU|ld_data[14]~209_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux28~2_combout ),
	.datad(\LSU|ld_data[14]~209_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~210_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~210 .lut_mask = 16'h0F00;
defparam \LSU|ld_data[14]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \LSU|ld_data[14]~211 (
// Equation(s):
// \LSU|ld_data[14]~211_combout  = (\LSU|ld_data[13]~180_combout  & ((\LSU|Output_Periph|Mux65~0_combout ) # ((!\LSU|ld_data[13]~179_combout )))) # (!\LSU|ld_data[13]~180_combout  & (((\LSU|ld_data[13]~179_combout  & \LSU|ld_data[14]~210_combout ))))

	.dataa(\LSU|ld_data[13]~180_combout ),
	.datab(\LSU|Output_Periph|Mux65~0_combout ),
	.datac(\LSU|ld_data[13]~179_combout ),
	.datad(\LSU|ld_data[14]~210_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~211_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~211 .lut_mask = 16'hDA8A;
defparam \LSU|ld_data[14]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \LSU|ld_data[14]~212 (
// Equation(s):
// \LSU|ld_data[14]~212_combout  = (\LSU|ld_data[13]~169_combout  & ((\LSU|ld_data[14]~211_combout  & (\LSU|Output_Periph|LED|o_io_ledr [14])) # (!\LSU|ld_data[14]~211_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [7]))))) # (!\LSU|ld_data[13]~169_combout  & 
// (((\LSU|ld_data[14]~211_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [14]),
	.datab(\LSU|ld_data[13]~169_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datad(\LSU|ld_data[14]~211_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~212_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~212 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[14]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \LSU|ld_data[14]~213 (
// Equation(s):
// \LSU|ld_data[14]~213_combout  = (\LSU|ld_data[9]~121_combout  & (\LSU|ld_data[9]~122_combout  & ((\LSU|Data_memory|Mux107~2_combout )))) # (!\LSU|ld_data[9]~121_combout  & (((\LSU|ld_data[14]~212_combout )) # (!\LSU|ld_data[9]~122_combout )))

	.dataa(\LSU|ld_data[9]~121_combout ),
	.datab(\LSU|ld_data[9]~122_combout ),
	.datac(\LSU|ld_data[14]~212_combout ),
	.datad(\LSU|Data_memory|Mux107~2_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~213_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~213 .lut_mask = 16'hD951;
defparam \LSU|ld_data[14]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \LSU|ld_data[14]~214 (
// Equation(s):
// \LSU|ld_data[14]~214_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[14]~213_combout  & ((\LSU|Data_memory|Mux132~0_combout ))) # (!\LSU|ld_data[14]~213_combout  & (\LSU|Data_memory|Mux132~2_combout )))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[14]~213_combout ))))

	.dataa(\LSU|ld_data[9]~104_combout ),
	.datab(\LSU|Data_memory|Mux132~2_combout ),
	.datac(\LSU|Data_memory|Mux132~0_combout ),
	.datad(\LSU|ld_data[14]~213_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~214_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~214 .lut_mask = 16'hF588;
defparam \LSU|ld_data[14]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \LSU|ld_data[14]~216 (
// Equation(s):
// \LSU|ld_data[14]~216_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~348_combout  & ((\LSU|ld_data[14]~214_combout ))) # (!\LSU|ld_data[9]~348_combout  & (\LSU|ld_data[14]~215_combout ))))

	.dataa(\LSU|ld_data[14]~215_combout ),
	.datab(\LSU|ld_data[9]~348_combout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\LSU|ld_data[14]~214_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[14]~216_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[14]~216 .lut_mask = 16'h0E02;
defparam \LSU|ld_data[14]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \WB_MUX|Mux17~0 (
// Equation(s):
// \WB_MUX|Mux17~0_combout  = (\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[14]~216_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout )))) 
// # (!\Control_Unit|WideOr3~4_combout  & (\Instruction_Memory|Mux10~0_combout ))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[14].F|S~combout ),
	.datad(\LSU|ld_data[14]~216_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux17~0 .lut_mask = 16'hEC64;
defparam \WB_MUX|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \WB_MUX|Mux17~1 (
// Equation(s):
// \WB_MUX|Mux17~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux17~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux17~0_combout  & (\MUX_operand_b|Out[14]~32_combout )) # (!\WB_MUX|Mux17~0_combout  & ((\ALU|Mux17~6_combout 
// )))))

	.dataa(\MUX_operand_b|Out[14]~32_combout ),
	.datab(\ALU|Mux17~6_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\WB_MUX|Mux17~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux17~1 .lut_mask = 16'hFA0C;
defparam \WB_MUX|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \register_file|regs~25 (
// Equation(s):
// \register_file|regs~25_combout  = (\WB_MUX|Mux17~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux17~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~25_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~25 .lut_mask = 16'hBF00;
defparam \register_file|regs~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N5
cycloneii_lcell_ff \register_file|regs[25][14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][14]~regout ));

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \register_file|Mux17~0 (
// Equation(s):
// \register_file|Mux17~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[2][14]~regout  & ((\Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[25][14]~regout  & 
// !\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[2][14]~regout ),
	.datab(\register_file|regs[25][14]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux17~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1_combout  = (\register_file|Mux18~0_combout  & ((\ALU|Adder|B_checked [13]) # ((\register_file|Mux19~0_combout  & \ALU|Adder|B_checked [12])))) # (!\register_file|Mux18~0_combout  & 
// (\register_file|Mux19~0_combout  & (\ALU|Adder|B_checked [12] & \ALU|Adder|B_checked [13])))

	.dataa(\register_file|Mux19~0_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|B_checked [13]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C [1] = (\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout  & ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~6_combout ))))

	.dataa(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1_combout ),
	.datac(\ALU|Adder|C~0_combout ),
	.datad(\ALU|Adder|CLA0|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[1] .lut_mask = 16'hEEEC;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \ALU|Mux17~4 (
// Equation(s):
// \ALU|Mux17~4_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux17~7_combout  $ (((\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C [1] & \ALU_Control|Mux2~0_combout ))))) # (!\ALU|Mux31~3_combout  & (((\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux17~7_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C [1]),
	.datad(\ALU_Control|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~4 .lut_mask = 16'h7B88;
defparam \ALU|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \ALU|Mux17~5 (
// Equation(s):
// \ALU|Mux17~5_combout  = (\ALU|Mux31~3_combout  & ((\register_file|Mux17~0_combout  $ (\ALU|Mux17~4_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[14]~32_combout  & ((\register_file|Mux17~0_combout ) # (\ALU|Mux17~4_combout ))) # 
// (!\MUX_operand_b|Out[14]~32_combout  & (\register_file|Mux17~0_combout  & \ALU|Mux17~4_combout ))))

	.dataa(\MUX_operand_b|Out[14]~32_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\register_file|Mux17~0_combout ),
	.datad(\ALU|Mux17~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~5 .lut_mask = 16'h3EE0;
defparam \ALU|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \ALU|shifter|bsr|s1[14]~41 (
// Equation(s):
// \ALU|shifter|bsr|s1[14]~41_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[15]~40_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[13]~19_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[15]~40_combout ),
	.datac(\ALU|shifter|bsr|s1[13]~19_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[14]~41 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s2[14]~9 (
// Equation(s):
// \ALU|shifter|bsr|s2[14]~9_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[18]~39_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[14]~41_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[14]~41_combout ),
	.datad(\ALU|shifter|bsr|s1[18]~39_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[14]~9 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s2[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \ALU|shifter|bsl|s2[14]~7 (
// Equation(s):
// \ALU|shifter|bsl|s2[14]~7_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[10]~16_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[14]~18_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[10]~16_combout ),
	.datad(\ALU|shifter|bsl|s1[14]~18_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[14]~7 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \ALU|shifter|bsl|s2[6]~6 (
// Equation(s):
// \ALU|shifter|bsl|s2[6]~6_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[2]~6_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[6]~14_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsl|s1[6]~14_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsl|s1[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[6]~6 .lut_mask = 16'hFC0C;
defparam \ALU|shifter|bsl|s2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \ALU|shifter|bsl|s3[14]~12 (
// Equation(s):
// \ALU|shifter|bsl|s3[14]~12_combout  = (\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsl|s2[6]~6_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsl|s2[14]~7_combout ))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsl|s2[14]~7_combout ),
	.datad(\ALU|shifter|bsl|s2[6]~6_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[14]~12 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsl|s3[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \ALU|Mux17~2 (
// Equation(s):
// \ALU|Mux17~2_combout  = (\ALU|Mux21~9_combout  & (((!\ALU|Mux21~3_combout )))) # (!\ALU|Mux21~9_combout  & ((\ALU|Mux21~3_combout  & ((\ALU|shifter|bsl|s3[14]~12_combout ))) # (!\ALU|Mux21~3_combout  & (\ALU|shifter|bsr|s3[30]~24_combout ))))

	.dataa(\ALU|shifter|bsr|s3[30]~24_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|Mux21~3_combout ),
	.datad(\ALU|shifter|bsl|s3[14]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~2 .lut_mask = 16'h3E0E;
defparam \ALU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \ALU|Mux17~3 (
// Equation(s):
// \ALU|Mux17~3_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux17~2_combout  & ((\ALU|shifter|bsr|s2[14]~9_combout ))) # (!\ALU|Mux17~2_combout  & (\ALU|shifter|bsr|s2[22]~8_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux17~2_combout ))))

	.dataa(\ALU|Mux21~2_combout ),
	.datab(\ALU|shifter|bsr|s2[22]~8_combout ),
	.datac(\ALU|shifter|bsr|s2[14]~9_combout ),
	.datad(\ALU|Mux17~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~3 .lut_mask = 16'hF588;
defparam \ALU|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \ALU|Mux17~6 (
// Equation(s):
// \ALU|Mux17~6_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux17~3_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux17~5_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux17~5_combout )))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux17~5_combout ),
	.datad(\ALU|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux17~6 .lut_mask = 16'hEAC0;
defparam \ALU|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \LSU|data_memory_en (
// Equation(s):
// \LSU|data_memory_en~combout  = (\ALU|Mux18~6_combout  & (!\ALU|Mux17~6_combout  & !\ALU|Mux16~5_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux18~6_combout ),
	.datac(\ALU|Mux17~6_combout ),
	.datad(\ALU|Mux16~5_combout ),
	.cin(gnd),
	.combout(\LSU|data_memory_en~combout ),
	.cout());
// synopsys translate_off
defparam \LSU|data_memory_en .lut_mask = 16'h000C;
defparam \LSU|data_memory_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \LSU|ld_data[9]~347 (
// Equation(s):
// \LSU|ld_data[9]~347_combout  = (\Instruction_Memory|Mux11~0_combout ) # ((\Instruction_Memory|Mux10~0_combout ) # ((\LSU|output_periph_en~combout ) # (\LSU|data_memory_en~combout )))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|data_memory_en~combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[9]~347_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[9]~347 .lut_mask = 16'hFFFE;
defparam \LSU|ld_data[9]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \LSU|Data_memory|Mux135~0 (
// Equation(s):
// \LSU|Data_memory|Mux135~0_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 )) # (!\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 )))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux135~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux135~0 .lut_mask = 16'hF3C0;
defparam \LSU|Data_memory|Mux135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneii_lcell_comb \register_file|Mux52~3 (
// Equation(s):
// \register_file|Mux52~3_combout  = (\register_file|Mux52~2_combout  & !\register_file|Mux63~6_combout )

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\register_file|Mux63~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux52~3 .lut_mask = 16'h2222;
defparam \register_file|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N31
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux52~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [11]));

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \LSU|Output_Periph|LCD|o_io_lcd[11]~1 (
// Equation(s):
// \LSU|Output_Periph|LCD|o_io_lcd[11]~1_combout  = (!\register_file|Mux63~6_combout  & ((\ALU_Control|Decoder0~2_combout  & (\register_file|Mux52~2_combout )) # (!\ALU_Control|Decoder0~2_combout  & ((\register_file|Mux32~2_combout )))))

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\ALU_Control|Decoder0~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux32~2_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LCD|o_io_lcd[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LCD|o_io_lcd[11]~1 .lut_mask = 16'h0B08;
defparam \LSU|Output_Periph|LCD|o_io_lcd[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \LSU|Output_Periph|LCD|o_io_lcd[11]~2 (
// Equation(s):
// \LSU|Output_Periph|LCD|o_io_lcd[11]~2_combout  = (\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd[11]~1_combout ))) # (!\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [11]))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [11]),
	.datad(\LSU|Output_Periph|LCD|o_io_lcd[11]~1_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LCD|o_io_lcd[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LCD|o_io_lcd[11]~2 .lut_mask = 16'hFC30;
defparam \LSU|Output_Periph|LCD|o_io_lcd[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LCD|o_io_lcd[11]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [11]));

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \LSU|ld_data[11]~154 (
// Equation(s):
// \LSU|ld_data[11]~154_combout  = (\LSU|Output_Periph|HEX|hex_io[5][3]~regout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout )))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][3]~regout ),
	.datab(vcc),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~154_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~154 .lut_mask = 16'h0AA0;
defparam \LSU|ld_data[11]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \register_file|Mux44~3 (
// Equation(s):
// \register_file|Mux44~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux44~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux44~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux44~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector3~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector3~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\register_file|Mux52~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & 
// (\register_file|Mux60~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ))))

	.dataa(\register_file|Mux60~3_combout ),
	.datab(\register_file|Mux52~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector3~0 .lut_mask = 16'hF0CA;
defparam \LSU|Output_Periph|HEX|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector3~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector3~1_combout  = (\LSU|Output_Periph|HEX|Selector3~0_combout  & ((\register_file|Mux36~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|Selector3~0_combout  & 
// (((\register_file|Mux44~3_combout  & \LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ))))

	.dataa(\register_file|Mux36~3_combout ),
	.datab(\register_file|Mux44~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector3~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector3~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N29
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][3]~regout ));

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \LSU|ld_data[11]~155 (
// Equation(s):
// \LSU|ld_data[11]~155_combout  = (\LSU|Output_Periph|HEX|hex_io[7][3]~regout  & (!\ALU|Mux31~8_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][3]~regout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~155_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~155 .lut_mask = 16'h0060;
defparam \LSU|ld_data[11]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneii_lcell_comb \register_file|Mux36~3 (
// Equation(s):
// \register_file|Mux36~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux36~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux36~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux36~3 .lut_mask = 16'h3030;
defparam \register_file|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector24~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector24~1_combout  = (\LSU|Output_Periph|HEX|Selector24~0_combout  & ((\register_file|Mux36~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout )))) # (!\LSU|Output_Periph|HEX|Selector24~0_combout  & 
// (((\register_file|Mux44~3_combout  & \LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ))))

	.dataa(\LSU|Output_Periph|HEX|Selector24~0_combout ),
	.datab(\register_file|Mux36~3_combout ),
	.datac(\register_file|Mux44~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector24~1 .lut_mask = 16'hD8AA;
defparam \LSU|Output_Periph|HEX|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N17
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][3]~regout ));

// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][3]~3 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][3]~3_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux52~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux60~2_combout )))

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\register_file|Mux60~2_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][3]~3 .lut_mask = 16'hAACC;
defparam \LSU|Output_Periph|HEX|hex_io[2][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N13
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][3]~3_combout ),
	.sdata(\register_file|Mux44~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][3]~regout ));

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \LSU|ld_data[11]~157 (
// Equation(s):
// \LSU|ld_data[11]~157_combout  = (\ALU|Mux30~6_combout  & (((\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & ((\ALU|Mux31~8_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][3]~regout ))) # (!\ALU|Mux31~8_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[1][3]~regout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][3]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][3]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~157_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~157 .lut_mask = 16'hFC0A;
defparam \LSU|ld_data[11]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \LSU|ld_data[11]~158 (
// Equation(s):
// \LSU|ld_data[11]~158_combout  = (\ALU|Mux30~6_combout  & (((!\LSU|ld_data[11]~157_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|ld_data[11]~157_combout  & (\Instruction_Memory|Mux10~0_combout  $ (\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|ld_data[11]~157_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~158_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~158 .lut_mask = 16'h06F0;
defparam \LSU|ld_data[11]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \LSU|ld_data[11]~159 (
// Equation(s):
// \LSU|ld_data[11]~159_combout  = (\LSU|ld_data[9]~129_combout  & ((\LSU|ld_data[11]~158_combout  & (\LSU|ld_data[11]~156_combout )) # (!\LSU|ld_data[11]~158_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][3]~regout ))))) # (!\LSU|ld_data[9]~129_combout  & 
// (((\LSU|ld_data[11]~158_combout ))))

	.dataa(\LSU|ld_data[11]~156_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][3]~regout ),
	.datac(\LSU|ld_data[9]~129_combout ),
	.datad(\LSU|ld_data[11]~158_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~159_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~159 .lut_mask = 16'hAFC0;
defparam \LSU|ld_data[11]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \LSU|ld_data[11]~160 (
// Equation(s):
// \LSU|ld_data[11]~160_combout  = (\LSU|ld_data[9]~108_combout  & (!\LSU|Output_Periph|HEX|Decoder0~0_combout  & (\LSU|ld_data[11]~155_combout ))) # (!\LSU|ld_data[9]~108_combout  & ((\LSU|Output_Periph|HEX|Decoder0~0_combout ) # 
// ((\LSU|ld_data[11]~159_combout ))))

	.dataa(\LSU|ld_data[9]~108_combout ),
	.datab(\LSU|Output_Periph|HEX|Decoder0~0_combout ),
	.datac(\LSU|ld_data[11]~155_combout ),
	.datad(\LSU|ld_data[11]~159_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~160_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~160 .lut_mask = 16'h7564;
defparam \LSU|ld_data[11]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \LSU|ld_data[11]~161 (
// Equation(s):
// \LSU|ld_data[11]~161_combout  = (\LSU|ld_data[9]~109_combout  & ((\LSU|ld_data[11]~160_combout  & ((\LSU|ld_data[11]~154_combout ))) # (!\LSU|ld_data[11]~160_combout  & (\LSU|Output_Periph|HEX|hex_io[6][3]~regout )))) # (!\LSU|ld_data[9]~109_combout  & 
// (((\LSU|ld_data[11]~160_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ),
	.datab(\LSU|ld_data[11]~154_combout ),
	.datac(\LSU|ld_data[9]~109_combout ),
	.datad(\LSU|ld_data[11]~160_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~161_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~161 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[11]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \LSU|ld_data[11]~162 (
// Equation(s):
// \LSU|ld_data[11]~162_combout  = (\LSU|ld_data[9]~114_combout  & ((\LSU|ld_data[9]~115_combout  & (\LSU|Output_Periph|ld_data~0_combout )) # (!\LSU|ld_data[9]~115_combout  & ((\LSU|ld_data[11]~161_combout ))))) # (!\LSU|ld_data[9]~114_combout  & 
// (\LSU|ld_data[9]~115_combout ))

	.dataa(\LSU|ld_data[9]~114_combout ),
	.datab(\LSU|ld_data[9]~115_combout ),
	.datac(\LSU|Output_Periph|ld_data~0_combout ),
	.datad(\LSU|ld_data[11]~161_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~162_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~162 .lut_mask = 16'hE6C4;
defparam \LSU|ld_data[11]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \LSU|ld_data[11]~163 (
// Equation(s):
// \LSU|ld_data[11]~163_combout  = (\LSU|ld_data[9]~99_combout  & ((\LSU|ld_data[11]~162_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [7])) # (!\LSU|ld_data[11]~162_combout  & ((\LSU|Output_Periph|LCD|o_io_lcd [11]))))) # (!\LSU|ld_data[9]~99_combout  & 
// (((\LSU|ld_data[11]~162_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.datab(\LSU|ld_data[9]~99_combout ),
	.datac(\LSU|Output_Periph|LCD|o_io_lcd [11]),
	.datad(\LSU|ld_data[11]~162_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~163_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~163 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[11]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[11]));
// synopsys translate_off
defparam \i_io_sw[11]~I .input_async_reset = "none";
defparam \i_io_sw[11]~I .input_power_up = "low";
defparam \i_io_sw[11]~I .input_register_mode = "none";
defparam \i_io_sw[11]~I .input_sync_reset = "none";
defparam \i_io_sw[11]~I .oe_async_reset = "none";
defparam \i_io_sw[11]~I .oe_power_up = "low";
defparam \i_io_sw[11]~I .oe_register_mode = "none";
defparam \i_io_sw[11]~I .oe_sync_reset = "none";
defparam \i_io_sw[11]~I .operation_mode = "input";
defparam \i_io_sw[11]~I .output_async_reset = "none";
defparam \i_io_sw[11]~I .output_power_up = "low";
defparam \i_io_sw[11]~I .output_register_mode = "none";
defparam \i_io_sw[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [11]));

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \LSU|ld_data[11]~164 (
// Equation(s):
// \LSU|ld_data[11]~164_combout  = (\LSU|ld_data[9]~105_combout  & (((\LSU|ld_data[9]~118_combout )))) # (!\LSU|ld_data[9]~105_combout  & ((\LSU|ld_data[9]~118_combout  & (\LSU|ld_data[11]~163_combout )) # (!\LSU|ld_data[9]~118_combout  & 
// ((\LSU|Input_Periph|ld_data [11])))))

	.dataa(\LSU|ld_data[9]~105_combout ),
	.datab(\LSU|ld_data[11]~163_combout ),
	.datac(\LSU|Input_Periph|ld_data [11]),
	.datad(\LSU|ld_data[9]~118_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~164_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~164 .lut_mask = 16'hEE50;
defparam \LSU|ld_data[11]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \LSU|ld_data[11]~165 (
// Equation(s):
// \LSU|ld_data[11]~165_combout  = (\LSU|ld_data[9]~106_combout  & ((\LSU|ld_data[11]~164_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [11]))) # (!\LSU|ld_data[11]~164_combout  & (\LSU|Output_Periph|LED|o_io_ledr [7])))) # (!\LSU|ld_data[9]~106_combout  & 
// (((\LSU|ld_data[11]~164_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [11]),
	.datac(\LSU|ld_data[9]~106_combout ),
	.datad(\LSU|ld_data[11]~164_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~165_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~165 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[11]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \LSU|ld_data[11]~166 (
// Equation(s):
// \LSU|ld_data[11]~166_combout  = (\LSU|ld_data[9]~122_combout  & ((\LSU|ld_data[9]~121_combout  & (\LSU|Data_memory|Mux107~2_combout )) # (!\LSU|ld_data[9]~121_combout  & ((\LSU|ld_data[11]~165_combout ))))) # (!\LSU|ld_data[9]~122_combout  & 
// (!\LSU|ld_data[9]~121_combout ))

	.dataa(\LSU|ld_data[9]~122_combout ),
	.datab(\LSU|ld_data[9]~121_combout ),
	.datac(\LSU|Data_memory|Mux107~2_combout ),
	.datad(\LSU|ld_data[11]~165_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~166_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~166 .lut_mask = 16'hB391;
defparam \LSU|ld_data[11]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \LSU|ld_data[11]~167 (
// Equation(s):
// \LSU|ld_data[11]~167_combout  = (\LSU|ld_data[9]~104_combout  & ((\LSU|ld_data[11]~166_combout  & ((\LSU|Data_memory|Mux135~0_combout ))) # (!\LSU|ld_data[11]~166_combout  & (\LSU|Data_memory|Mux135~2_combout )))) # (!\LSU|ld_data[9]~104_combout  & 
// (((\LSU|ld_data[11]~166_combout ))))

	.dataa(\LSU|Data_memory|Mux135~2_combout ),
	.datab(\LSU|ld_data[9]~104_combout ),
	.datac(\LSU|Data_memory|Mux135~0_combout ),
	.datad(\LSU|ld_data[11]~166_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~167_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~167 .lut_mask = 16'hF388;
defparam \LSU|ld_data[11]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \LSU|ld_data[11]~168 (
// Equation(s):
// \LSU|ld_data[11]~168_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[9]~347_combout  & ((\LSU|ld_data[11]~167_combout ))) # (!\LSU|ld_data[9]~347_combout  & (\LSU|Input_Periph|ld_data [7]))))

	.dataa(\LSU|Input_Periph|ld_data [7]),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[9]~347_combout ),
	.datad(\LSU|ld_data[11]~167_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[11]~168_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[11]~168 .lut_mask = 16'h3202;
defparam \LSU|ld_data[11]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \WB_MUX|Mux20~1 (
// Equation(s):
// \WB_MUX|Mux20~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux20~0_combout  & (\MUX_operand_b|Out[11]~35_combout )) # (!\WB_MUX|Mux20~0_combout  & ((\LSU|ld_data[11]~168_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux20~0_combout ))))

	.dataa(\MUX_operand_b|Out[11]~35_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\WB_MUX|Mux20~0_combout ),
	.datad(\LSU|ld_data[11]~168_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux20~1 .lut_mask = 16'hBCB0;
defparam \WB_MUX|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \register_file|regs~22 (
// Equation(s):
// \register_file|regs~22_combout  = (\WB_MUX|Mux20~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux15~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux20~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~22_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~22 .lut_mask = 16'hDF00;
defparam \register_file|regs~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \register_file|regs[26][11] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][11]~regout ));

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \register_file|Mux52~0 (
// Equation(s):
// \register_file|Mux52~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (\register_file|regs[25][11]~regout  & !\Instruction_Memory|Mux19~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux16~0_combout ),
	.datac(\register_file|regs[25][11]~regout ),
	.datad(\Instruction_Memory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux52~0 .lut_mask = 16'h00C0;
defparam \register_file|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \register_file|Mux52~2 (
// Equation(s):
// \register_file|Mux52~2_combout  = (\register_file|Mux52~1_combout  & (((\register_file|Mux52~0_combout )) # (!\register_file|Mux63~3_combout ))) # (!\register_file|Mux52~1_combout  & (\register_file|Mux63~3_combout  & (\register_file|regs[26][11]~regout 
// )))

	.dataa(\register_file|Mux52~1_combout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|regs[26][11]~regout ),
	.datad(\register_file|Mux52~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux52~2 .lut_mask = 16'hEA62;
defparam \register_file|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \MUX_operand_b|Out[11]~35 (
// Equation(s):
// \MUX_operand_b|Out[11]~35_combout  = (\register_file|Mux52~2_combout  & \MUX_operand_b|Out[21]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux52~2_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\MUX_operand_b|Out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_operand_b|Out[11]~35 .lut_mask = 16'hF000;
defparam \MUX_operand_b|Out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2_combout  = (\register_file|Mux21~0_combout  & ((\ALU|Adder|B_checked [10]) # ((\register_file|Mux22~0_combout  & \ALU|Adder|B_checked [9])))) # (!\register_file|Mux21~0_combout  & (\ALU|Adder|B_checked [10] & 
// (\register_file|Mux22~0_combout  & \ALU|Adder|B_checked [9])))

	.dataa(\register_file|Mux21~0_combout ),
	.datab(\ALU|Adder|B_checked [10]),
	.datac(\register_file|Mux22~0_combout ),
	.datad(\ALU|Adder|B_checked [9]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2 .lut_mask = 16'hE888;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout ) # ((\register_file|Mux23~0_combout  & \ALU|Adder|B_checked [8]))))

	.dataa(\register_file|Mux23~0_combout ),
	.datab(\ALU|Adder|B_checked [8]),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4 .lut_mask = 16'hF080;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [3] = \register_file|Mux20~0_combout  $ (\ALU|Adder|B_checked [11] $ (((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2_combout ) # (\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4_combout ))))

	.dataa(\register_file|Mux20~0_combout ),
	.datab(\ALU|Adder|B_checked [11]),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[3] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \ALU|Mux20~2 (
// Equation(s):
// \ALU|Mux20~2_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux20~2 .lut_mask = 16'hCB0B;
defparam \ALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \ALU|Mux20~3 (
// Equation(s):
// \ALU|Mux20~3_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux20~2_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux20~0_combout  & ((\MUX_operand_b|Out[11]~35_combout ) # (!\ALU|Mux20~2_combout ))) # (!\register_file|Mux20~0_combout  & 
// (\MUX_operand_b|Out[11]~35_combout  & !\ALU|Mux20~2_combout ))))

	.dataa(\register_file|Mux20~0_combout ),
	.datab(\MUX_operand_b|Out[11]~35_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux20~3 .lut_mask = 16'hF80E;
defparam \ALU|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s2[19]~12 (
// Equation(s):
// \ALU|shifter|bsr|s2[19]~12_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[23]~44_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[19]~45_combout ))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[19]~45_combout ),
	.datad(\ALU|shifter|bsr|s1[23]~44_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[19]~12 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s2[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \ALU|shifter|bsr|s1[11]~48 (
// Equation(s):
// \ALU|shifter|bsr|s1[11]~48_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[12]~1_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[11]~47_combout ))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[11]~47_combout ),
	.datac(\ALU|shifter|bsr|s1[12]~1_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[11]~48 .lut_mask = 16'hF0CC;
defparam \ALU|shifter|bsr|s1[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \ALU|shifter|bsr|s2[11]~13 (
// Equation(s):
// \ALU|shifter|bsr|s2[11]~13_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[15]~46_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[11]~48_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(\ALU|shifter|bsr|s1[15]~46_combout ),
	.datac(vcc),
	.datad(\ALU|shifter|bsr|s1[11]~48_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[11]~13 .lut_mask = 16'hDD88;
defparam \ALU|shifter|bsr|s2[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \ALU|shifter|bsr|s3[19]~28 (
// Equation(s):
// \ALU|shifter|bsr|s3[19]~28_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[31]~49_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[27]~43_combout )))

	.dataa(\MUX_operand_b|Out[2]~24_combout ),
	.datab(vcc),
	.datac(\ALU|shifter|bsr|s1[31]~49_combout ),
	.datad(\ALU|shifter|bsr|s1[27]~43_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[19]~28 .lut_mask = 16'hF5A0;
defparam \ALU|shifter|bsr|s3[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \ALU|shifter|bsr|s3[27]~36 (
// Equation(s):
// \ALU|shifter|bsr|s3[27]~36_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU_Control|Mux3~0_combout  & (\register_file|Mux0~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (((\ALU|shifter|bsr|s3[19]~28_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\ALU|shifter|bsr|s3[19]~28_combout ),
	.datad(\MUX_operand_b|Out[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[27]~36 .lut_mask = 16'h88F0;
defparam \ALU|shifter|bsr|s3[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \ALU|Mux20~0 (
// Equation(s):
// \ALU|Mux20~0_combout  = (\ALU|Mux21~9_combout  & (((!\ALU|Mux21~3_combout )))) # (!\ALU|Mux21~9_combout  & ((\ALU|Mux21~3_combout  & (\ALU|shifter|bsl|s3[11]~15_combout )) # (!\ALU|Mux21~3_combout  & ((\ALU|shifter|bsr|s3[27]~36_combout )))))

	.dataa(\ALU|shifter|bsl|s3[11]~15_combout ),
	.datab(\ALU|Mux21~9_combout ),
	.datac(\ALU|shifter|bsr|s3[27]~36_combout ),
	.datad(\ALU|Mux21~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux20~0 .lut_mask = 16'h22FC;
defparam \ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \ALU|Mux20~1 (
// Equation(s):
// \ALU|Mux20~1_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux20~0_combout  & ((\ALU|shifter|bsr|s2[11]~13_combout ))) # (!\ALU|Mux20~0_combout  & (\ALU|shifter|bsr|s2[19]~12_combout )))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux20~0_combout ))))

	.dataa(\ALU|Mux21~2_combout ),
	.datab(\ALU|shifter|bsr|s2[19]~12_combout ),
	.datac(\ALU|shifter|bsr|s2[11]~13_combout ),
	.datad(\ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux20~1 .lut_mask = 16'hF588;
defparam \ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \ALU|Mux20~4 (
// Equation(s):
// \ALU|Mux20~4_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux20~3_combout ) # ((\ALU|Mux16~0_combout  & \ALU|Mux20~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux16~0_combout  & ((\ALU|Mux20~1_combout ))))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|Mux20~3_combout ),
	.datad(\ALU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux20~4 .lut_mask = 16'hECA0;
defparam \ALU|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \LSU|output_periph_en~0 (
// Equation(s):
// \LSU|output_periph_en~0_combout  = (\ALU|Mux17~6_combout  & \ALU|Mux19~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux17~6_combout ),
	.datad(\ALU|Mux19~4_combout ),
	.cin(gnd),
	.combout(\LSU|output_periph_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|output_periph_en~0 .lut_mask = 16'hF000;
defparam \LSU|output_periph_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \LSU|output_periph_en (
// Equation(s):
// \LSU|output_periph_en~combout  = (!\ALU|Mux16~5_combout  & (\ALU|Mux18~6_combout  & (!\ALU|Mux20~4_combout  & \LSU|output_periph_en~0_combout )))

	.dataa(\ALU|Mux16~5_combout ),
	.datab(\ALU|Mux18~6_combout ),
	.datac(\ALU|Mux20~4_combout ),
	.datad(\LSU|output_periph_en~0_combout ),
	.cin(gnd),
	.combout(\LSU|output_periph_en~combout ),
	.cout());
// synopsys translate_off
defparam \LSU|output_periph_en .lut_mask = 16'h0400;
defparam \LSU|output_periph_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~6 (
// Equation(s):
// \LSU|Output_Periph|ld_data~6_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Instruction_Memory|Mux11~0_combout  & \LSU|Output_Periph|HEX|hex_io[4][5]~regout ))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][5]~regout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~6 .lut_mask = 16'h2200;
defparam \LSU|Output_Periph|ld_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \LSU|ld_data[29]~326 (
// Equation(s):
// \LSU|ld_data[29]~326_combout  = (\LSU|ld_data[29]~296_combout  & (((\LSU|Output_Periph|ld_data~6_combout ) # (\LSU|ld_data[29]~299_combout )))) # (!\LSU|ld_data[29]~296_combout  & (\LSU|Output_Periph|Mux0~0_combout  & ((!\LSU|ld_data[29]~299_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|ld_data[29]~296_combout ),
	.datac(\LSU|Output_Periph|ld_data~6_combout ),
	.datad(\LSU|ld_data[29]~299_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~326_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~326 .lut_mask = 16'hCCE2;
defparam \LSU|ld_data[29]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \LSU|ld_data[29]~327 (
// Equation(s):
// \LSU|ld_data[29]~327_combout  = (\LSU|ld_data[29]~326_combout  & ((\LSU|Output_Periph|ld_data~13_combout ) # ((!\LSU|ld_data[29]~299_combout )))) # (!\LSU|ld_data[29]~326_combout  & (((\LSU|Output_Periph|Mux18~1_combout  & \LSU|ld_data[29]~299_combout 
// ))))

	.dataa(\LSU|Output_Periph|ld_data~13_combout ),
	.datab(\LSU|Output_Periph|Mux18~1_combout ),
	.datac(\LSU|ld_data[29]~326_combout ),
	.datad(\LSU|ld_data[29]~299_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~327_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~327 .lut_mask = 16'hACF0;
defparam \LSU|ld_data[29]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \LSU|ld_data[29]~328 (
// Equation(s):
// \LSU|ld_data[29]~328_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[29]~327_combout ))))

	.dataa(\LSU|Output_Periph|Mux58~0_combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|output_periph_en~combout ),
	.datad(\LSU|ld_data[29]~327_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~328_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~328 .lut_mask = 16'hB0A0;
defparam \LSU|ld_data[29]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \LSU|ld_data[29]~329 (
// Equation(s):
// \LSU|ld_data[29]~329_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux133~3_combout ))) # (!\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux133~1_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux133~1_combout ),
	.datac(\LSU|Data_memory|Mux133~3_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~329_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~329 .lut_mask = 16'hF588;
defparam \LSU|ld_data[29]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \LSU|ld_data[29]~330 (
// Equation(s):
// \LSU|ld_data[29]~330_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[29]~328_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[29]~329_combout ))))

	.dataa(\LSU|ld_data[24]~298_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|ld_data[29]~328_combout ),
	.datad(\LSU|ld_data[29]~329_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[29]~330_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[29]~330 .lut_mask = 16'hA2A0;
defparam \LSU|ld_data[29]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \ALU|shifter|bsr|s3[29]~35 (
// Equation(s):
// \ALU|shifter|bsr|s3[29]~35_combout  = (\ALU|shifter|bsl|s3[0]~22_combout  & (((\ALU|shifter|bsr|s1[29]~27_combout )))) # (!\ALU|shifter|bsl|s3[0]~22_combout  & (\register_file|Mux0~0_combout  & (\ALU_Control|Mux3~0_combout )))

	.dataa(\register_file|Mux0~0_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU|shifter|bsr|s1[29]~27_combout ),
	.datad(\ALU|shifter|bsl|s3[0]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[29]~35 .lut_mask = 16'hF088;
defparam \ALU|shifter|bsr|s3[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \ALU|shifter|bsl|s0[29]~4 (
// Equation(s):
// \ALU|shifter|bsl|s0[29]~4_combout  = (\MUX_operand_b|Out[0]~20_combout  & (\register_file|Mux3~0_combout )) # (!\MUX_operand_b|Out[0]~20_combout  & ((\MUX_operand_b|Out[0]~17_combout  & (\register_file|Mux3~0_combout )) # 
// (!\MUX_operand_b|Out[0]~17_combout  & ((\register_file|Mux2~0_combout )))))

	.dataa(\register_file|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[0]~20_combout ),
	.datac(\register_file|Mux2~0_combout ),
	.datad(\MUX_operand_b|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s0[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s0[29]~4 .lut_mask = 16'hAAB8;
defparam \ALU|shifter|bsl|s0[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \ALU|Mux2~3 (
// Equation(s):
// \ALU|Mux2~3_combout  = (\ALU|shifter|bsl|s3[0]~22_combout  & (((\ALU|shifter|bsl|s0[29]~4_combout  & !\ALU|Mux29~4_combout )))) # (!\ALU|shifter|bsl|s3[0]~22_combout  & ((\ALU|shifter|bsl|s1[25]~48_combout ) # ((\ALU|Mux29~4_combout ))))

	.dataa(\ALU|shifter|bsl|s3[0]~22_combout ),
	.datab(\ALU|shifter|bsl|s1[25]~48_combout ),
	.datac(\ALU|shifter|bsl|s0[29]~4_combout ),
	.datad(\ALU|Mux29~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~3 .lut_mask = 16'h55E4;
defparam \ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \ALU|shifter|bsl|s1[21]~40 (
// Equation(s):
// \ALU|shifter|bsl|s1[21]~40_combout  = (\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsl|s1[21]~37_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsl|s1[22]~39_combout ))

	.dataa(\ALU|shifter|bsl|s1[22]~39_combout ),
	.datab(\ALU|shifter|bsl|s1[21]~37_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s1[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s1[21]~40 .lut_mask = 16'hCCAA;
defparam \ALU|shifter|bsl|s1[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s2[21]~20 (
// Equation(s):
// \ALU|shifter|bsl|s2[21]~20_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[17]~32_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[21]~40_combout )))

	.dataa(\ALU|shifter|bsl|s1[17]~32_combout ),
	.datab(\ALU|shifter|bsl|s1[21]~40_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[21]~20 .lut_mask = 16'hACAC;
defparam \ALU|shifter|bsl|s2[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \ALU|Mux2~4 (
// Equation(s):
// \ALU|Mux2~4_combout  = (\ALU|Mux29~4_combout  & ((\ALU|Mux2~3_combout  & ((\ALU|shifter|bsl|s2[21]~20_combout ))) # (!\ALU|Mux2~3_combout  & (\ALU|shifter|bsl|s0[27]~2_combout )))) # (!\ALU|Mux29~4_combout  & (((\ALU|Mux2~3_combout ))))

	.dataa(\ALU|shifter|bsl|s0[27]~2_combout ),
	.datab(\ALU|Mux29~4_combout ),
	.datac(\ALU|Mux2~3_combout ),
	.datad(\ALU|shifter|bsl|s2[21]~20_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~4 .lut_mask = 16'hF838;
defparam \ALU|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \ALU|Mux2~5 (
// Equation(s):
// \ALU|Mux2~5_combout  = (\ALU|Mux2~2_combout  & ((\ALU|Mux12~0_combout ) # ((\ALU|Mux2~4_combout )))) # (!\ALU|Mux2~2_combout  & (!\ALU|Mux12~0_combout  & (\ALU|shifter|bsr|s3[29]~35_combout )))

	.dataa(\ALU|Mux2~2_combout ),
	.datab(\ALU|Mux12~0_combout ),
	.datac(\ALU|shifter|bsr|s3[29]~35_combout ),
	.datad(\ALU|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~5 .lut_mask = 16'hBA98;
defparam \ALU|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \ALU|Mux2~9 (
// Equation(s):
// \ALU|Mux2~9_combout  = (\ALU_Control|Mux2~0_combout  & ((\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux34~2_combout  & \MUX_operand_b|Out[21]~22_combout )))) # (!\ALU_Control|Mux2~0_combout  & (\register_file|Mux34~2_combout  & 
// (\MUX_operand_b|Out[21]~22_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\register_file|Mux34~2_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~9 .lut_mask = 16'hEAC0;
defparam \ALU|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \ALU|Adder|B_checked[28] (
// Equation(s):
// \ALU|Adder|B_checked [28] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux35~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux35~2_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [28]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[28] .lut_mask = 16'hFFC0;
defparam \ALU|Adder|B_checked[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \ALU|Adder|B_checked[26] (
// Equation(s):
// \ALU|Adder|B_checked [26] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux37~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(\register_file|Mux37~2_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [26]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[26] .lut_mask = 16'hEECC;
defparam \ALU|Adder|B_checked[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout  = (\register_file|Mux5~0_combout  & ((\register_file|Mux6~0_combout ) # ((\ALU|Adder|B_checked [25])))) # (!\register_file|Mux5~0_combout  & (\ALU|Adder|B_checked [26] & 
// ((\register_file|Mux6~0_combout ) # (\ALU|Adder|B_checked [25]))))

	.dataa(\register_file|Mux5~0_combout ),
	.datab(\register_file|Mux6~0_combout ),
	.datac(\ALU|Adder|B_checked [25]),
	.datad(\ALU|Adder|B_checked [26]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0 .lut_mask = 16'hFCA8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout  & ((\register_file|Mux4~0_combout ) # (\ALU|Adder|B_checked [27])))

	.dataa(vcc),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\ALU|Adder|B_checked [27]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0 .lut_mask = 16'hFC00;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \ALU|Adder|CLA1|C~6 (
// Equation(s):
// \ALU|Adder|CLA1|C~6_combout  = (\register_file|Mux7~0_combout  & (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout  & \ALU|Adder|B_checked [24]))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ),
	.datad(\ALU|Adder|B_checked [24]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~6 .lut_mask = 16'hA000;
defparam \ALU|Adder|CLA1|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \ALU|Adder|CLA1|C~8 (
// Equation(s):
// \ALU|Adder|CLA1|C~8_combout  = (\ALU|Adder|CLA1|C~6_combout ) # ((\ALU|Adder|CLA1|C~7_combout  & ((\register_file|Mux4~0_combout ) # (\ALU|Adder|B_checked [27]))) # (!\ALU|Adder|CLA1|C~7_combout  & (\register_file|Mux4~0_combout  & \ALU|Adder|B_checked 
// [27])))

	.dataa(\ALU|Adder|CLA1|C~7_combout ),
	.datab(\register_file|Mux4~0_combout ),
	.datac(\ALU|Adder|B_checked [27]),
	.datad(\ALU|Adder|CLA1|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~8 .lut_mask = 16'hFFE8;
defparam \ALU|Adder|CLA1|C~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \ALU|Adder|CLA1|C~5 (
// Equation(s):
// \ALU|Adder|CLA1|C~5_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout  & (\ALU|Adder|CLA1|C~11_combout  & ((\register_file|Mux7~0_combout ) # (\ALU|Adder|B_checked [24]))))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\ALU|Adder|B_checked [24]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ),
	.datad(\ALU|Adder|CLA1|C~11_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~5 .lut_mask = 16'hE000;
defparam \ALU|Adder|CLA1|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \ALU|Adder|CLA1|C~9 (
// Equation(s):
// \ALU|Adder|CLA1|C~9_combout  = (\ALU|Adder|CLA1|C~8_combout ) # ((\ALU|Adder|CLA1|C~5_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout )))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ),
	.datab(\ALU|Adder|CLA1|C~8_combout ),
	.datac(\ALU|Adder|CLA1|C~5_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~9 .lut_mask = 16'hFEFC;
defparam \ALU|Adder|CLA1|C~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \ALU|Adder|CLA1|C~1 (
// Equation(s):
// \ALU|Adder|CLA1|C~1_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout  & (\ALU|Adder|CLA1|C~0_combout  & ((\register_file|Mux7~0_combout ) # (\ALU|Adder|B_checked [24]))))

	.dataa(\register_file|Mux7~0_combout ),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0_combout ),
	.datac(\ALU|Adder|CLA1|C~0_combout ),
	.datad(\ALU|Adder|B_checked [24]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|C~1 .lut_mask = 16'hC080;
defparam \ALU|Adder|CLA1|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0_combout  = (\register_file|Mux3~0_combout  & ((\ALU|Adder|B_checked [28]) # ((\ALU|Adder|CLA1|C~9_combout ) # (\ALU|Adder|CLA1|C~1_combout )))) # (!\register_file|Mux3~0_combout  & (\ALU|Adder|B_checked 
// [28] & ((\ALU|Adder|CLA1|C~9_combout ) # (\ALU|Adder|CLA1|C~1_combout ))))

	.dataa(\register_file|Mux3~0_combout ),
	.datab(\ALU|Adder|B_checked [28]),
	.datac(\ALU|Adder|CLA1|C~9_combout ),
	.datad(\ALU|Adder|CLA1|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0 .lut_mask = 16'hEEE8;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \ALU|Mux2~6 (
// Equation(s):
// \ALU|Mux2~6_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux2~9_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0_combout ))))) # (!\ALU|Mux31~3_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU|Mux2~9_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~6 .lut_mask = 16'h6AE2;
defparam \ALU|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \ALU|Mux2~7 (
// Equation(s):
// \ALU|Mux2~7_combout  = (\register_file|Mux2~0_combout  & ((\ALU|Mux31~3_combout  & ((!\ALU|Mux2~6_combout ))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[29]~54_combout ) # (\ALU|Mux2~6_combout ))))) # (!\register_file|Mux2~0_combout  & 
// (\ALU|Mux2~6_combout  & ((\MUX_operand_b|Out[29]~54_combout ) # (\ALU|Mux31~3_combout ))))

	.dataa(\MUX_operand_b|Out[29]~54_combout ),
	.datab(\register_file|Mux2~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~7 .lut_mask = 16'h3EC8;
defparam \ALU|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \ALU|Mux2~8 (
// Equation(s):
// \ALU|Mux2~8_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux2~5_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux2~7_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux2~7_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux2~5_combout ),
	.datad(\ALU|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~8 .lut_mask = 16'hECA0;
defparam \ALU|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \WB_MUX|Mux2~0 (
// Equation(s):
// \WB_MUX|Mux2~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout 
// )) # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux2~8_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC_incremented|PC_incremented|generate_64bit_adder[29].F|S~combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\ALU|Mux2~8_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux2~0 .lut_mask = 16'h4F4A;
defparam \WB_MUX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \WB_MUX|Mux2~1 (
// Equation(s):
// \WB_MUX|Mux2~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux2~0_combout  & (\MUX_operand_b|Out[29]~54_combout )) # (!\WB_MUX|Mux2~0_combout  & ((\LSU|ld_data[29]~330_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux2~0_combout ))))

	.dataa(\MUX_operand_b|Out[29]~54_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|ld_data[29]~330_combout ),
	.datad(\WB_MUX|Mux2~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux2~1 .lut_mask = 16'hBBC0;
defparam \WB_MUX|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \register_file|regs~40 (
// Equation(s):
// \register_file|regs~40_combout  = (\WB_MUX|Mux2~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux2~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~40_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~40 .lut_mask = 16'hF700;
defparam \register_file|regs~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N27
cycloneii_lcell_ff \register_file|regs[26][29] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][29]~regout ));

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \register_file|Mux34~1 (
// Equation(s):
// \register_file|Mux34~1_combout  = (\Instruction_Memory|Mux31~0_combout  & ((!\Instruction_Memory|Mux28~0_combout ))) # (!\Instruction_Memory|Mux31~0_combout  & (\register_file|regs[2][29]~regout  & \Instruction_Memory|Mux28~0_combout ))

	.dataa(\register_file|regs[2][29]~regout ),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux34~1 .lut_mask = 16'h22CC;
defparam \register_file|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \register_file|Mux34~2 (
// Equation(s):
// \register_file|Mux34~2_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux34~1_combout  & (\register_file|Mux34~0_combout )) # (!\register_file|Mux34~1_combout  & ((\register_file|regs[26][29]~regout ))))) # (!\register_file|Mux63~3_combout 
//  & (((\register_file|Mux34~1_combout ))))

	.dataa(\register_file|Mux34~0_combout ),
	.datab(\register_file|regs[26][29]~regout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux34~1_combout ),
	.cin(gnd),
	.combout(\register_file|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux34~2 .lut_mask = 16'hAFC0;
defparam \register_file|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \ALU|Adder|B_checked[29] (
// Equation(s):
// \ALU|Adder|B_checked [29] = (\ALU_Control|Mux3~0_combout ) # ((\register_file|Mux34~2_combout  & \MUX_operand_b|Out[21]~22_combout ))

	.dataa(vcc),
	.datab(\register_file|Mux34~2_combout ),
	.datac(\MUX_operand_b|Out[21]~22_combout ),
	.datad(\ALU_Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [29]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[29] .lut_mask = 16'hFFC0;
defparam \ALU|Adder|B_checked[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1_combout  = (\register_file|Mux2~0_combout  & ((\ALU|Adder|B_checked [29]) # ((\ALU|Adder|B_checked [28] & \register_file|Mux3~0_combout )))) # (!\register_file|Mux2~0_combout  & (\ALU|Adder|B_checked [28] & 
// (\register_file|Mux3~0_combout  & \ALU|Adder|B_checked [29])))

	.dataa(\ALU|Adder|B_checked [28]),
	.datab(\register_file|Mux2~0_combout ),
	.datac(\register_file|Mux3~0_combout ),
	.datad(\ALU|Adder|B_checked [29]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1 .lut_mask = 16'hEC80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout  = (\register_file|Mux3~0_combout  & (((\ALU|Adder|CLA1|C~9_combout ) # (\ALU|Adder|CLA1|C~1_combout )))) # (!\register_file|Mux3~0_combout  & (\ALU|Adder|B_checked [28] & 
// ((\ALU|Adder|CLA1|C~9_combout ) # (\ALU|Adder|CLA1|C~1_combout ))))

	.dataa(\register_file|Mux3~0_combout ),
	.datab(\ALU|Adder|B_checked [28]),
	.datac(\ALU|Adder|CLA1|C~9_combout ),
	.datad(\ALU|Adder|CLA1|C~1_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2 .lut_mask = 16'hEEE0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout  & ((\register_file|Mux2~0_combout ) # (\ALU|Adder|B_checked [29]))))

	.dataa(\register_file|Mux2~0_combout ),
	.datab(\ALU|Adder|B_checked [29]),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3 .lut_mask = 16'hFEF0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [2] = \ALU|Adder|B_checked [30] $ (\register_file|Mux1~0_combout  $ (\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Adder|B_checked [30]),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[2] .lut_mask = 16'hC33C;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \ALU|Mux1~5 (
// Equation(s):
// \ALU|Mux1~5_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|Mux31~3_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [2])))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0_combout )) # 
// (!\ALU|Mux31~3_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~5 .lut_mask = 16'hD951;
defparam \ALU|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \ALU|Mux1~6 (
// Equation(s):
// \ALU|Mux1~6_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux1~5_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[30]~55_combout  & ((\register_file|Mux1~0_combout ) # (!\ALU|Mux1~5_combout ))) # (!\MUX_operand_b|Out[30]~55_combout  & 
// (\register_file|Mux1~0_combout  & !\ALU|Mux1~5_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[30]~55_combout ),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\ALU|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~6 .lut_mask = 16'hEA54;
defparam \ALU|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \ALU|Mux1~7 (
// Equation(s):
// \ALU|Mux1~7_combout  = (\ALU|Mux1~4_combout  & ((\ALU|Mux16~0_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux1~6_combout )))) # (!\ALU|Mux1~4_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux1~6_combout ))))

	.dataa(\ALU|Mux1~4_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux1~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~7 .lut_mask = 16'hECA0;
defparam \ALU|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~7 (
// Equation(s):
// \LSU|Output_Periph|ld_data~7_combout  = (\LSU|Output_Periph|HEX|hex_io[4][6]~regout  & (!\Instruction_Memory|Mux11~0_combout  & \Instruction_Memory|Mux10~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[4][6]~regout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~7 .lut_mask = 16'h2200;
defparam \LSU|Output_Periph|ld_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~14 (
// Equation(s):
// \LSU|Output_Periph|ld_data~14_combout  = (\LSU|Output_Periph|HEX|hex_io[6][6]~regout  & (!\Instruction_Memory|Mux11~0_combout  & \Instruction_Memory|Mux10~0_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(vcc),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~14 .lut_mask = 16'h2200;
defparam \LSU|Output_Periph|ld_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[30]~331 (
// Equation(s):
// \LSU|ld_data[30]~331_combout  = (\LSU|ld_data[29]~299_combout  & (((\LSU|Output_Periph|Mux17~1_combout ) # (\LSU|ld_data[29]~296_combout )))) # (!\LSU|ld_data[29]~299_combout  & (\LSU|Output_Periph|Mux0~0_combout  & ((!\LSU|ld_data[29]~296_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|Output_Periph|Mux17~1_combout ),
	.datac(\LSU|ld_data[29]~299_combout ),
	.datad(\LSU|ld_data[29]~296_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[30]~331_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[30]~331 .lut_mask = 16'hF0CA;
defparam \LSU|ld_data[30]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \LSU|ld_data[30]~332 (
// Equation(s):
// \LSU|ld_data[30]~332_combout  = (\LSU|ld_data[29]~296_combout  & ((\LSU|ld_data[30]~331_combout  & ((\LSU|Output_Periph|ld_data~14_combout ))) # (!\LSU|ld_data[30]~331_combout  & (\LSU|Output_Periph|ld_data~7_combout )))) # (!\LSU|ld_data[29]~296_combout  
// & (((\LSU|ld_data[30]~331_combout ))))

	.dataa(\LSU|ld_data[29]~296_combout ),
	.datab(\LSU|Output_Periph|ld_data~7_combout ),
	.datac(\LSU|Output_Periph|ld_data~14_combout ),
	.datad(\LSU|ld_data[30]~331_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[30]~332_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[30]~332 .lut_mask = 16'hF588;
defparam \LSU|ld_data[30]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \LSU|ld_data[30]~333 (
// Equation(s):
// \LSU|ld_data[30]~333_combout  = (\LSU|output_periph_en~combout  & ((\LSU|Output_Periph|Mux58~0_combout ) # ((!\ALU|Mux27~8_combout  & \LSU|ld_data[30]~332_combout ))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|ld_data[30]~332_combout ),
	.datad(\LSU|Output_Periph|Mux58~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[30]~333_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[30]~333 .lut_mask = 16'hAA20;
defparam \LSU|ld_data[30]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \LSU|Data_memory|Mux132~3 (
// Equation(s):
// \LSU|Data_memory|Mux132~3_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))

	.dataa(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datab(vcc),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux132~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux132~3 .lut_mask = 16'hFA0A;
defparam \LSU|Data_memory|Mux132~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \LSU|ld_data[30]~334 (
// Equation(s):
// \LSU|ld_data[30]~334_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[24]~303_combout  & ((\LSU|Data_memory|Mux132~3_combout ))) # (!\LSU|ld_data[24]~303_combout  & (\LSU|Data_memory|Mux132~1_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[24]~303_combout ))))

	.dataa(\LSU|Data_memory|Mux132~1_combout ),
	.datab(\LSU|ld_data[19]~235_combout ),
	.datac(\LSU|Data_memory|Mux132~3_combout ),
	.datad(\LSU|ld_data[24]~303_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[30]~334_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[30]~334 .lut_mask = 16'hF388;
defparam \LSU|ld_data[30]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \LSU|ld_data[30]~335 (
// Equation(s):
// \LSU|ld_data[30]~335_combout  = (\LSU|ld_data[24]~298_combout  & ((\LSU|ld_data[30]~333_combout ) # ((!\LSU|output_periph_en~combout  & \LSU|ld_data[30]~334_combout ))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[24]~298_combout ),
	.datac(\LSU|ld_data[30]~333_combout ),
	.datad(\LSU|ld_data[30]~334_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[30]~335_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[30]~335 .lut_mask = 16'hC4C0;
defparam \LSU|ld_data[30]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \WB_MUX|Mux1~0 (
// Equation(s):
// \WB_MUX|Mux1~0_combout  = (\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[30]~335_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout )))) 
// # (!\Control_Unit|WideOr3~4_combout  & (\Instruction_Memory|Mux10~0_combout ))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[30].F|S~combout ),
	.datad(\LSU|ld_data[30]~335_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux1~0 .lut_mask = 16'hEC64;
defparam \WB_MUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \WB_MUX|Mux1~1 (
// Equation(s):
// \WB_MUX|Mux1~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux1~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux1~0_combout  & (\MUX_operand_b|Out[30]~55_combout )) # (!\WB_MUX|Mux1~0_combout  & ((\ALU|Mux1~7_combout )))))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\MUX_operand_b|Out[30]~55_combout ),
	.datac(\ALU|Mux1~7_combout ),
	.datad(\WB_MUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux1~1 .lut_mask = 16'hEE50;
defparam \WB_MUX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \register_file|regs~41 (
// Equation(s):
// \register_file|regs~41_combout  = (\WB_MUX|Mux1~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux20~0_combout )) # (!\Instruction_Memory|Mux0~0_combout )))

	.dataa(\Instruction_Memory|Mux0~0_combout ),
	.datab(\Instruction_Memory|Mux15~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux1~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~41_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~41 .lut_mask = 16'hDF00;
defparam \register_file|regs~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \register_file|regs[2][30]~feeder (
// Equation(s):
// \register_file|regs[2][30]~feeder_combout  = \register_file|regs~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~41_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][30]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N31
cycloneii_lcell_ff \register_file|regs[2][30] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][30]~regout ));

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \register_file|Mux33~1 (
// Equation(s):
// \register_file|Mux33~1_combout  = (\Instruction_Memory|Mux28~0_combout  & (!\Instruction_Memory|Mux31~0_combout  & \register_file|regs[2][30]~regout )) # (!\Instruction_Memory|Mux28~0_combout  & (\Instruction_Memory|Mux31~0_combout ))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(\Instruction_Memory|Mux31~0_combout ),
	.datac(vcc),
	.datad(\register_file|regs[2][30]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux33~1 .lut_mask = 16'h6644;
defparam \register_file|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \register_file|Mux33~0 (
// Equation(s):
// \register_file|Mux33~0_combout  = (\Instruction_Memory|Mux16~0_combout  & (!\Instruction_Memory|Mux19~0_combout  & \register_file|regs[25][30]~regout ))

	.dataa(\Instruction_Memory|Mux16~0_combout ),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(vcc),
	.datad(\register_file|regs[25][30]~regout ),
	.cin(gnd),
	.combout(\register_file|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux33~0 .lut_mask = 16'h2200;
defparam \register_file|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \register_file|Mux33~2 (
// Equation(s):
// \register_file|Mux33~2_combout  = (\register_file|Mux33~1_combout  & (((\register_file|Mux33~0_combout ) # (!\register_file|Mux63~3_combout )))) # (!\register_file|Mux33~1_combout  & (\register_file|regs[26][30]~regout  & (\register_file|Mux63~3_combout 
// )))

	.dataa(\register_file|regs[26][30]~regout ),
	.datab(\register_file|Mux33~1_combout ),
	.datac(\register_file|Mux63~3_combout ),
	.datad(\register_file|Mux33~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux33~2 .lut_mask = 16'hEC2C;
defparam \register_file|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \ALU|Adder|B_checked[30] (
// Equation(s):
// \ALU|Adder|B_checked [30] = (\ALU_Control|Mux3~0_combout ) # ((\MUX_operand_b|Out[21]~22_combout  & \register_file|Mux33~2_combout ))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\MUX_operand_b|Out[21]~22_combout ),
	.datac(vcc),
	.datad(\register_file|Mux33~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|B_checked [30]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|B_checked[30] .lut_mask = 16'hEEAA;
defparam \ALU|Adder|B_checked[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4_combout  = (\ALU|Adder|B_checked [30] & ((\register_file|Mux1~0_combout ) # ((\register_file|Mux2~0_combout  & \ALU|Adder|B_checked [29])))) # (!\ALU|Adder|B_checked [30] & (\register_file|Mux2~0_combout  & 
// (\register_file|Mux1~0_combout  & \ALU|Adder|B_checked [29])))

	.dataa(\register_file|Mux2~0_combout ),
	.datab(\ALU|Adder|B_checked [30]),
	.datac(\register_file|Mux1~0_combout ),
	.datad(\ALU|Adder|B_checked [29]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4 .lut_mask = 16'hE8C0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6_combout  = (\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout ) # ((\ALU|Adder|B_checked [28] & \register_file|Mux3~0_combout ))))

	.dataa(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5_combout ),
	.datab(\ALU|Adder|B_checked [28]),
	.datac(\register_file|Mux3~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6 .lut_mask = 16'hAA80;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [3] = \ALU|Adder|B_checked [31] $ (\register_file|Mux0~0_combout  $ (((\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4_combout ) # (\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6_combout ))))

	.dataa(\ALU|Adder|B_checked [31]),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[3] .lut_mask = 16'h9996;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \ALU|Mux0~6 (
// Equation(s):
// \ALU|Mux0~6_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [3]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|SMcomparator|less_than~0_combout )))) # (!\ALU|Mux31~3_combout  & 
// (((!\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|SMcomparator|less_than~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum [3]),
	.cin(gnd),
	.combout(\ALU|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~6 .lut_mask = 16'hCB0B;
defparam \ALU|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \ALU|Mux0~7 (
// Equation(s):
// \ALU|Mux0~7_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux0~6_combout )))) # (!\ALU|Mux31~3_combout  & ((\register_file|Mux0~0_combout  & ((\MUX_operand_b|Out[31]~28_combout ) # (!\ALU|Mux0~6_combout ))) # (!\register_file|Mux0~0_combout  & 
// (\MUX_operand_b|Out[31]~28_combout  & !\ALU|Mux0~6_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\MUX_operand_b|Out[31]~28_combout ),
	.datad(\ALU|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~7 .lut_mask = 16'hEA54;
defparam \ALU|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \ALU|Mux0~3 (
// Equation(s):
// \ALU|Mux0~3_combout  = (\ALU|Mux12~1_combout  & (((\ALU|Mux12~2_combout )))) # (!\ALU|Mux12~1_combout  & ((\ALU|Mux12~2_combout  & (\ALU|shifter|bsl|s3[15]~14_combout )) # (!\ALU|Mux12~2_combout  & ((\ALU|shifter|bsr|s3[31]~27_combout )))))

	.dataa(\ALU|shifter|bsl|s3[15]~14_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsr|s3[31]~27_combout ),
	.datad(\ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~3 .lut_mask = 16'hEE30;
defparam \ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \ALU|Mux0~4 (
// Equation(s):
// \ALU|Mux0~4_combout  = (\ALU|Mux12~1_combout  & ((\ALU|Mux0~3_combout  & ((\ALU|shifter|bsl|s2[23]~22_combout ))) # (!\ALU|Mux0~3_combout  & (\ALU|Mux0~2_combout )))) # (!\ALU|Mux12~1_combout  & (((\ALU|Mux0~3_combout ))))

	.dataa(\ALU|Mux0~2_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|Mux0~3_combout ),
	.datad(\ALU|shifter|bsl|s2[23]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~4 .lut_mask = 16'hF838;
defparam \ALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \ALU|Mux0~5 (
// Equation(s):
// \ALU|Mux0~5_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux0~4_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux12~0_combout ),
	.datac(\ALU|Mux0~4_combout ),
	.datad(\ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~5 .lut_mask = 16'hFFB0;
defparam \ALU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \ALU|Mux0~8 (
// Equation(s):
// \ALU|Mux0~8_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux0~5_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux0~7_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux0~7_combout )))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux0~7_combout ),
	.datad(\ALU|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~8 .lut_mask = 16'hEAC0;
defparam \ALU|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \WB_MUX|Mux0~0 (
// Equation(s):
// \WB_MUX|Mux0~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (!\Control_Unit|WideOr3~4_combout )) # (!\Instruction_Memory|Mux10~0_combout  & ((\Control_Unit|WideOr3~4_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout )) 
// # (!\Control_Unit|WideOr3~4_combout  & ((\ALU|Mux0~8_combout )))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[31].F|S~combout ),
	.datad(\ALU|Mux0~8_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux0~0 .lut_mask = 16'h7362;
defparam \WB_MUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \LSU|ld_data[31]~336 (
// Equation(s):
// \LSU|ld_data[31]~336_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[23]~293_combout  & ((\LSU|Data_memory|Mux107~4_combout ))) # (!\LSU|ld_data[23]~293_combout  & (\LSU|Data_memory|Mux107~1_combout )))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[23]~293_combout ))))

	.dataa(\LSU|Data_memory|Mux107~1_combout ),
	.datab(\LSU|Data_memory|Mux107~4_combout ),
	.datac(\LSU|ld_data[19]~235_combout ),
	.datad(\LSU|ld_data[23]~293_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[31]~336_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[31]~336 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[31]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \LSU|ld_data[31]~337 (
// Equation(s):
// \LSU|ld_data[31]~337_combout  = (!\Instruction_Memory|Mux23~0_combout  & (!\LSU|ld_data[19]~249_combout  & \LSU|ld_data[31]~336_combout ))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(vcc),
	.datac(\LSU|ld_data[19]~249_combout ),
	.datad(\LSU|ld_data[31]~336_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[31]~337_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[31]~337 .lut_mask = 16'h0500;
defparam \LSU|ld_data[31]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \WB_MUX|Mux0~1 (
// Equation(s):
// \WB_MUX|Mux0~1_combout  = (\Instruction_Memory|Mux10~0_combout  & ((\WB_MUX|Mux0~0_combout  & (\MUX_operand_b|Out[31]~28_combout )) # (!\WB_MUX|Mux0~0_combout  & ((\LSU|ld_data[31]~337_combout ))))) # (!\Instruction_Memory|Mux10~0_combout  & 
// (((\WB_MUX|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\MUX_operand_b|Out[31]~28_combout ),
	.datac(\WB_MUX|Mux0~0_combout ),
	.datad(\LSU|ld_data[31]~337_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux0~1 .lut_mask = 16'hDAD0;
defparam \WB_MUX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \register_file|regs~42 (
// Equation(s):
// \register_file|regs~42_combout  = (\WB_MUX|Mux0~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux0~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~42_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~42 .lut_mask = 16'hBF00;
defparam \register_file|regs~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \register_file|regs[2][31]~feeder (
// Equation(s):
// \register_file|regs[2][31]~feeder_combout  = \register_file|regs~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~42_combout ),
	.cin(gnd),
	.combout(\register_file|regs[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[2][31]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N29
cycloneii_lcell_ff \register_file|regs[2][31] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[2][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][31]~regout ));

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \register_file|Mux0~0 (
// Equation(s):
// \register_file|Mux0~0_combout  = (\Instruction_Memory|Mux20~0_combout  & (((\register_file|regs[2][31]~regout  & \Instruction_Memory|Mux23~0_combout )))) # (!\Instruction_Memory|Mux20~0_combout  & (\register_file|regs[25][31]~regout  & 
// ((!\Instruction_Memory|Mux23~0_combout ))))

	.dataa(\register_file|regs[25][31]~regout ),
	.datab(\register_file|regs[2][31]~regout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\Instruction_Memory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux0~0 .lut_mask = 16'hC00A;
defparam \register_file|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \ALU|shifter|bsr|s1[31]~49 (
// Equation(s):
// \ALU|shifter|bsr|s1[31]~49_combout  = (\register_file|Mux0~0_combout  & ((\ALU_Control|Mux3~0_combout ) # ((!\MUX_operand_b|Out[1]~58_combout  & !\MUX_operand_b|Out[0]~56_combout ))))

	.dataa(\ALU_Control|Mux3~0_combout ),
	.datab(\register_file|Mux0~0_combout ),
	.datac(\MUX_operand_b|Out[1]~58_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[31]~49 .lut_mask = 16'h888C;
defparam \ALU|shifter|bsr|s1[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \ALU|Mux15~0 (
// Equation(s):
// \ALU|Mux15~0_combout  = (!\ALU_Control|Mux2~0_combout  & (\ALU_Control|Mux3~0_combout  & (\ALU|shifter|bsr|s1[31]~49_combout  & \ALU|Mux12~0_combout )))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU_Control|Mux3~0_combout ),
	.datac(\ALU|shifter|bsr|s1[31]~49_combout ),
	.datad(\ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~0 .lut_mask = 16'h4000;
defparam \ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \ALU|shifter|bsr|s3[18]~33 (
// Equation(s):
// \ALU|shifter|bsr|s3[18]~33_combout  = (\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[26]~17_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s2[18]~14_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s2[18]~14_combout ),
	.datad(\ALU|shifter|bsr|s2[26]~17_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[18]~33 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s3[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \ALU|Mux13~0 (
// Equation(s):
// \ALU|Mux13~0_combout  = (\ALU|Mux12~1_combout  & ((\ALU|shifter|bsl|s2[18]~17_combout ) # ((\ALU|Mux12~2_combout )))) # (!\ALU|Mux12~1_combout  & (((\ALU|shifter|bsr|s3[18]~33_combout  & !\ALU|Mux12~2_combout ))))

	.dataa(\ALU|shifter|bsl|s2[18]~17_combout ),
	.datab(\ALU|Mux12~1_combout ),
	.datac(\ALU|shifter|bsr|s3[18]~33_combout ),
	.datad(\ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~0 .lut_mask = 16'hCCB8;
defparam \ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \ALU|Mux13~1 (
// Equation(s):
// \ALU|Mux13~1_combout  = (\ALU|Mux13~0_combout  & ((\ALU|shifter|bsl|s2[10]~14_combout ) # ((!\ALU|Mux12~2_combout )))) # (!\ALU|Mux13~0_combout  & (((\ALU|shifter|bsl|s3[2]~10_combout  & \ALU|Mux12~2_combout ))))

	.dataa(\ALU|shifter|bsl|s2[10]~14_combout ),
	.datab(\ALU|shifter|bsl|s3[2]~10_combout ),
	.datac(\ALU|Mux13~0_combout ),
	.datad(\ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~1 .lut_mask = 16'hACF0;
defparam \ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \ALU|Mux13~2 (
// Equation(s):
// \ALU|Mux13~2_combout  = (\ALU|Mux15~0_combout ) # ((\ALU|Mux13~1_combout  & ((\ALU_Control|Mux2~0_combout ) # (!\ALU|Mux12~0_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\ALU|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~2 .lut_mask = 16'hFDCC;
defparam \ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0_combout  = \register_file|Mux13~0_combout  $ (((\register_file|Mux45~2_combout  & \MUX_operand_b|Out[21]~22_combout )))

	.dataa(\register_file|Mux13~0_combout ),
	.datab(\register_file|Mux45~2_combout ),
	.datac(vcc),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0 .lut_mask = 16'h66AA;
defparam \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4 (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4_combout  = (\register_file|Mux14~0_combout  & ((\ALU|Adder|B_checked [17]) # ((\register_file|Mux15~0_combout  & \ALU|Adder|B_checked [16])))) # (!\register_file|Mux14~0_combout  & 
// (\register_file|Mux15~0_combout  & (\ALU|Adder|B_checked [17] & \ALU|Adder|B_checked [16])))

	.dataa(\register_file|Mux14~0_combout ),
	.datab(\register_file|Mux15~0_combout ),
	.datac(\ALU|Adder|B_checked [17]),
	.datad(\ALU|Adder|B_checked [16]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4 .lut_mask = 16'hE8A0;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[1] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C [1] = (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4_combout ) # ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout  & ((\register_file|Mux14~0_combout ) # (\ALU|Adder|B_checked [17]))))

	.dataa(\register_file|Mux14~0_combout ),
	.datab(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4_combout ),
	.datac(\ALU|Adder|B_checked [17]),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C [1]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[1] .lut_mask = 16'hFECC;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[2] (
// Equation(s):
// \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [2] = \ALU|Adder|B_checked [18] $ (\register_file|Mux13~0_combout  $ (\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C [1]))

	.dataa(\ALU|Adder|B_checked [18]),
	.datab(\register_file|Mux13~0_combout ),
	.datac(vcc),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C [1]),
	.cin(gnd),
	.combout(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [2]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[2] .lut_mask = 16'h9966;
defparam \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \ALU|Mux13~3 (
// Equation(s):
// \ALU|Mux13~3_combout  = (\ALU|Mux31~3_combout  & ((\ALU_Control|Mux2~0_combout  & ((\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [2]))) # (!\ALU_Control|Mux2~0_combout  & (\ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0_combout )))) # 
// (!\ALU|Mux31~3_combout  & (!\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0_combout ),
	.datad(\ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum [2]),
	.cin(gnd),
	.combout(\ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~3 .lut_mask = 16'hB931;
defparam \ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \ALU|Mux13~4 (
// Equation(s):
// \ALU|Mux13~4_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux13~3_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[18]~43_combout  & ((\register_file|Mux13~0_combout ) # (!\ALU|Mux13~3_combout ))) # (!\MUX_operand_b|Out[18]~43_combout  & 
// (\register_file|Mux13~0_combout  & !\ALU|Mux13~3_combout ))))

	.dataa(\MUX_operand_b|Out[18]~43_combout ),
	.datab(\register_file|Mux13~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux13~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~4 .lut_mask = 16'hF80E;
defparam \ALU|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \ALU|Mux13~5 (
// Equation(s):
// \ALU|Mux13~5_combout  = (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux13~4_combout ) # ((\ALU|Mux13~2_combout  & \ALU|Mux16~0_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux13~2_combout  & ((\ALU|Mux16~0_combout ))))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(\ALU|Mux13~2_combout ),
	.datac(\ALU|Mux13~4_combout ),
	.datad(\ALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~5 .lut_mask = 16'hECA0;
defparam \ALU|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector25~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector25~0_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout 
//  & ((\register_file|Mux45~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout  & (\register_file|Mux61~3_combout ))))

	.dataa(\register_file|Mux61~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datac(\register_file|Mux45~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[4][2]~18_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector25~0 .lut_mask = 16'hFC22;
defparam \LSU|Output_Periph|HEX|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector25~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector25~1_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & ((\LSU|Output_Periph|HEX|Selector25~0_combout  & ((\register_file|Mux37~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector25~0_combout  & 
// (\register_file|Mux53~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout  & (((\LSU|Output_Periph|HEX|Selector25~0_combout ))))

	.dataa(\register_file|Mux53~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~19_combout ),
	.datac(\register_file|Mux37~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector25~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector25~1 .lut_mask = 16'hF388;
defparam \LSU|Output_Periph|HEX|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N3
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[4][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[4][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[4][2]~regout ));

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \LSU|Output_Periph|ld_data~3 (
// Equation(s):
// \LSU|Output_Periph|ld_data~3_combout  = (\LSU|Output_Periph|HEX|hex_io[4][2]~regout  & (\Instruction_Memory|Mux10~0_combout  & !\Instruction_Memory|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\LSU|Output_Periph|HEX|hex_io[4][2]~regout ),
	.datac(\Instruction_Memory|Mux10~0_combout ),
	.datad(\Instruction_Memory|Mux11~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|ld_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|ld_data~3 .lut_mask = 16'h00C0;
defparam \LSU|Output_Periph|ld_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[18]~251 (
// Equation(s):
// \LSU|ld_data[18]~251_combout  = (\LSU|Output_Periph|HEX|hex_io[6][2]~regout  & (\LSU|ld_data[17]~238_combout  & !\ALU|Mux30~6_combout ))

	.dataa(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ),
	.datab(vcc),
	.datac(\LSU|ld_data[17]~238_combout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~251_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~251 .lut_mask = 16'h00A0;
defparam \LSU|ld_data[18]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \LSU|ld_data[18]~252 (
// Equation(s):
// \LSU|ld_data[18]~252_combout  = (\LSU|ld_data[19]~352_combout  & ((\LSU|Output_Periph|Mux21~1_combout ) # ((!\LSU|ld_data[19]~351_combout )))) # (!\LSU|ld_data[19]~352_combout  & (((\LSU|ld_data[19]~351_combout  & \LSU|ld_data[18]~251_combout ))))

	.dataa(\LSU|Output_Periph|Mux21~1_combout ),
	.datab(\LSU|ld_data[19]~352_combout ),
	.datac(\LSU|ld_data[19]~351_combout ),
	.datad(\LSU|ld_data[18]~251_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~252_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~252 .lut_mask = 16'hBC8C;
defparam \LSU|ld_data[18]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \LSU|ld_data[18]~253 (
// Equation(s):
// \LSU|ld_data[18]~253_combout  = (\LSU|ld_data[19]~237_combout  & ((\LSU|ld_data[18]~252_combout  & ((\LSU|Output_Periph|ld_data~3_combout ))) # (!\LSU|ld_data[18]~252_combout  & (\LSU|Output_Periph|HEX|hex_io[2][2]~regout )))) # 
// (!\LSU|ld_data[19]~237_combout  & (((\LSU|ld_data[18]~252_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[2][2]~regout ),
	.datab(\LSU|ld_data[19]~237_combout ),
	.datac(\LSU|Output_Periph|ld_data~3_combout ),
	.datad(\LSU|ld_data[18]~252_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~253_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~253 .lut_mask = 16'hF388;
defparam \LSU|ld_data[18]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \LSU|ld_data[18]~254 (
// Equation(s):
// \LSU|ld_data[18]~254_combout  = (\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[19]~242_combout  & ((\LSU|ld_data[18]~253_combout ))) # (!\LSU|ld_data[19]~242_combout  & (\LSU|Output_Periph|Mux0~0_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & 
// (((\LSU|ld_data[19]~242_combout ))))

	.dataa(\LSU|Output_Periph|Mux0~0_combout ),
	.datab(\LSU|ld_data[18]~253_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[19]~242_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~254_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~254 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[18]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \LSU|ld_data[18]~255 (
// Equation(s):
// \LSU|ld_data[18]~255_combout  = (\LSU|Output_Periph|comb~2_combout  & (((\LSU|ld_data[18]~254_combout )))) # (!\LSU|Output_Periph|comb~2_combout  & ((\LSU|ld_data[18]~254_combout  & (\LSU|Output_Periph|Mux65~0_combout )) # (!\LSU|ld_data[18]~254_combout  
// & ((\LSU|Mux14~0_combout )))))

	.dataa(\LSU|Output_Periph|Mux65~0_combout ),
	.datab(\LSU|Mux14~0_combout ),
	.datac(\LSU|Output_Periph|comb~2_combout ),
	.datad(\LSU|ld_data[18]~254_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~255_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~255 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[18]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \LSU|ld_data[18]~256 (
// Equation(s):
// \LSU|ld_data[18]~256_combout  = (\LSU|ld_data[19]~246_combout  & (\LSU|ld_data[19]~245_combout  & (\LSU|Data_memory|Mux162~1_combout ))) # (!\LSU|ld_data[19]~246_combout  & (((\LSU|ld_data[18]~255_combout )) # (!\LSU|ld_data[19]~245_combout )))

	.dataa(\LSU|ld_data[19]~246_combout ),
	.datab(\LSU|ld_data[19]~245_combout ),
	.datac(\LSU|Data_memory|Mux162~1_combout ),
	.datad(\LSU|ld_data[18]~255_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~256_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~256 .lut_mask = 16'hD591;
defparam \LSU|ld_data[18]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \LSU|ld_data[18]~257 (
// Equation(s):
// \LSU|ld_data[18]~257_combout  = (\LSU|ld_data[19]~235_combout  & ((\LSU|ld_data[18]~256_combout  & (\LSU|Data_memory|Mux136~2_combout )) # (!\LSU|ld_data[18]~256_combout  & ((\LSU|Data_memory|Mux136~3_combout ))))) # (!\LSU|ld_data[19]~235_combout  & 
// (((\LSU|ld_data[18]~256_combout ))))

	.dataa(\LSU|ld_data[19]~235_combout ),
	.datab(\LSU|Data_memory|Mux136~2_combout ),
	.datac(\LSU|Data_memory|Mux136~3_combout ),
	.datad(\LSU|ld_data[18]~256_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~257_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~257 .lut_mask = 16'hDDA0;
defparam \LSU|ld_data[18]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \LSU|ld_data[18]~258 (
// Equation(s):
// \LSU|ld_data[18]~258_combout  = (!\Instruction_Memory|Mux23~0_combout  & (\LSU|ld_data[18]~257_combout  & !\LSU|ld_data[19]~249_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[18]~257_combout ),
	.datad(\LSU|ld_data[19]~249_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[18]~258_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[18]~258 .lut_mask = 16'h0030;
defparam \LSU|ld_data[18]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \WB_MUX|Mux13~0 (
// Equation(s):
// \WB_MUX|Mux13~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[18]~258_combout ) # (!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout  
// & (\Control_Unit|WideOr3~4_combout )))

	.dataa(\PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[18]~258_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux13~0 .lut_mask = 16'hEC2C;
defparam \WB_MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \WB_MUX|Mux13~1 (
// Equation(s):
// \WB_MUX|Mux13~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux13~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux13~0_combout  & (\MUX_operand_b|Out[18]~43_combout )) # (!\WB_MUX|Mux13~0_combout  & ((\ALU|Mux13~5_combout 
// )))))

	.dataa(\MUX_operand_b|Out[18]~43_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\ALU|Mux13~5_combout ),
	.datad(\WB_MUX|Mux13~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux13~1 .lut_mask = 16'hEE30;
defparam \WB_MUX|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \register_file|regs~29 (
// Equation(s):
// \register_file|regs~29_combout  = (\WB_MUX|Mux13~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux13~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~29_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~29 .lut_mask = 16'hF700;
defparam \register_file|regs~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N3
cycloneii_lcell_ff \register_file|regs[25][18] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][18]~regout ));

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \register_file|Mux13~0 (
// Equation(s):
// \register_file|Mux13~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][18]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][18]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][18]~regout ),
	.datab(\register_file|regs[25][18]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux13~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \ALU|shifter|bsr|s1[18]~32 (
// Equation(s):
// \ALU|shifter|bsr|s1[18]~32_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\register_file|Mux11~0_combout ))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux13~0_combout ))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(vcc),
	.datac(\register_file|Mux13~0_combout ),
	.datad(\register_file|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[18]~32 .lut_mask = 16'hFA50;
defparam \ALU|shifter|bsr|s1[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \ALU|shifter|bsr|s1[17]~33 (
// Equation(s):
// \ALU|shifter|bsr|s1[17]~33_combout  = (\MUX_operand_b|Out[0]~56_combout  & (\ALU|shifter|bsr|s1[18]~32_combout )) # (!\MUX_operand_b|Out[0]~56_combout  & ((\ALU|shifter|bsr|s1[17]~16_combout )))

	.dataa(vcc),
	.datab(\ALU|shifter|bsr|s1[18]~32_combout ),
	.datac(\ALU|shifter|bsr|s1[17]~16_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s1[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s1[17]~33 .lut_mask = 16'hCCF0;
defparam \ALU|shifter|bsr|s1[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s2[13]~6 (
// Equation(s):
// \ALU|shifter|bsr|s2[13]~6_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[17]~33_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[13]~20_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[17]~33_combout ),
	.datad(\ALU|shifter|bsr|s1[13]~20_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[13]~6 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsr|s2[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \ALU|shifter|bsr|s2[21]~7 (
// Equation(s):
// \ALU|shifter|bsr|s2[21]~7_combout  = (\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s1[25]~29_combout ))) # (!\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsr|s1[21]~31_combout ))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsr|s1[21]~31_combout ),
	.datad(\ALU|shifter|bsr|s1[25]~29_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s2[21]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s2[21]~7 .lut_mask = 16'hFC30;
defparam \ALU|shifter|bsr|s2[21]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \ALU|shifter|bsl|s2[13]~5 (
// Equation(s):
// \ALU|shifter|bsl|s2[13]~5_combout  = (\MUX_operand_b|Out[2]~24_combout  & (\ALU|shifter|bsl|s1[9]~9_combout )) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsl|s1[13]~12_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\ALU|shifter|bsl|s1[9]~9_combout ),
	.datad(\ALU|shifter|bsl|s1[13]~12_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s2[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s2[13]~5 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s2[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \ALU|shifter|bsl|s3[13]~11 (
// Equation(s):
// \ALU|shifter|bsl|s3[13]~11_combout  = (\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsl|s2[5]~4_combout )) # (!\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsl|s2[13]~5_combout )))

	.dataa(vcc),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsl|s2[5]~4_combout ),
	.datad(\ALU|shifter|bsl|s2[13]~5_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[13]~11 .lut_mask = 16'hF3C0;
defparam \ALU|shifter|bsl|s3[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \ALU|Mux18~2 (
// Equation(s):
// \ALU|Mux18~2_combout  = (\ALU|Mux21~9_combout  & (!\ALU|Mux21~3_combout )) # (!\ALU|Mux21~9_combout  & ((\ALU|Mux21~3_combout  & ((\ALU|shifter|bsl|s3[13]~11_combout ))) # (!\ALU|Mux21~3_combout  & (\ALU|shifter|bsr|s3[29]~35_combout ))))

	.dataa(\ALU|Mux21~9_combout ),
	.datab(\ALU|Mux21~3_combout ),
	.datac(\ALU|shifter|bsr|s3[29]~35_combout ),
	.datad(\ALU|shifter|bsl|s3[13]~11_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~2 .lut_mask = 16'h7632;
defparam \ALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \ALU|Mux18~3 (
// Equation(s):
// \ALU|Mux18~3_combout  = (\ALU|Mux21~2_combout  & ((\ALU|Mux18~2_combout  & (\ALU|shifter|bsr|s2[13]~6_combout )) # (!\ALU|Mux18~2_combout  & ((\ALU|shifter|bsr|s2[21]~7_combout ))))) # (!\ALU|Mux21~2_combout  & (((\ALU|Mux18~2_combout ))))

	.dataa(\ALU|Mux21~2_combout ),
	.datab(\ALU|shifter|bsr|s2[13]~6_combout ),
	.datac(\ALU|shifter|bsr|s2[21]~7_combout ),
	.datad(\ALU|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~3 .lut_mask = 16'hDDA0;
defparam \ALU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \ALU|Mux18~7 (
// Equation(s):
// \ALU|Mux18~7_combout  = (\register_file|Mux50~2_combout  & ((\MUX_operand_b|Out[21]~22_combout ) # ((\ALU_Control|Mux2~0_combout  & \ALU_Control|Mux3~0_combout )))) # (!\register_file|Mux50~2_combout  & (\ALU_Control|Mux2~0_combout  & 
// (\ALU_Control|Mux3~0_combout )))

	.dataa(\register_file|Mux50~2_combout ),
	.datab(\ALU_Control|Mux2~0_combout ),
	.datac(\ALU_Control|Mux3~0_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~7 .lut_mask = 16'hEAC0;
defparam \ALU|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0_combout  = (\register_file|Mux19~0_combout  & ((\ALU|Adder|C~0_combout ) # ((\ALU|Adder|B_checked [12]) # (\ALU|Adder|CLA0|C~6_combout )))) # (!\register_file|Mux19~0_combout  & (\ALU|Adder|B_checked [12] & 
// ((\ALU|Adder|C~0_combout ) # (\ALU|Adder|CLA0|C~6_combout ))))

	.dataa(\ALU|Adder|C~0_combout ),
	.datab(\register_file|Mux19~0_combout ),
	.datac(\ALU|Adder|B_checked [12]),
	.datad(\ALU|Adder|CLA0|C~6_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0 .lut_mask = 16'hFCE8;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \ALU|Mux18~4 (
// Equation(s):
// \ALU|Mux18~4_combout  = (\ALU|Mux31~3_combout  & (\ALU|Mux18~7_combout  $ (((\ALU_Control|Mux2~0_combout  & \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0_combout ))))) # (!\ALU|Mux31~3_combout  & (\ALU_Control|Mux2~0_combout ))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux31~3_combout ),
	.datac(\ALU|Mux18~7_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~4 .lut_mask = 16'h6AE2;
defparam \ALU|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \ALU|Mux18~5 (
// Equation(s):
// \ALU|Mux18~5_combout  = (\register_file|Mux18~0_combout  & ((\ALU|Mux18~4_combout  & ((!\ALU|Mux31~3_combout ))) # (!\ALU|Mux18~4_combout  & ((\MUX_operand_b|Out[13]~31_combout ) # (\ALU|Mux31~3_combout ))))) # (!\register_file|Mux18~0_combout  & 
// (\ALU|Mux18~4_combout  & ((\MUX_operand_b|Out[13]~31_combout ) # (\ALU|Mux31~3_combout ))))

	.dataa(\MUX_operand_b|Out[13]~31_combout ),
	.datab(\register_file|Mux18~0_combout ),
	.datac(\ALU|Mux18~4_combout ),
	.datad(\ALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~5 .lut_mask = 16'h3CE8;
defparam \ALU|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \ALU|Mux18~6 (
// Equation(s):
// \ALU|Mux18~6_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux18~3_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux18~5_combout )))) # (!\ALU|Mux16~0_combout  & (\ALU_Control|Operation[3]~0_combout  & ((\ALU|Mux18~5_combout ))))

	.dataa(\ALU|Mux16~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux18~3_combout ),
	.datad(\ALU|Mux18~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux18~6 .lut_mask = 16'hECA0;
defparam \ALU|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \LSU|comb~0 (
// Equation(s):
// \LSU|comb~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\ALU|Mux18~6_combout  & (!\ALU|Mux17~6_combout  & !\ALU|Mux16~5_combout )))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\ALU|Mux18~6_combout ),
	.datac(\ALU|Mux17~6_combout ),
	.datad(\ALU|Mux16~5_combout ),
	.cin(gnd),
	.combout(\LSU|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|comb~0 .lut_mask = 16'h0008;
defparam \LSU|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \LSU|Data_memory|Mux136~0 (
// Equation(s):
// \LSU|Data_memory|Mux136~0_combout  = (\ALU|Mux30~6_combout  & (\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )) # (!\ALU|Mux30~6_combout  & 
// ((\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )))

	.dataa(\ALU|Mux30~6_combout ),
	.datab(vcc),
	.datac(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datad(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux136~0 .lut_mask = 16'hF5A0;
defparam \LSU|Data_memory|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneii_lcell_comb \register_file|Mux61~3 (
// Equation(s):
// \register_file|Mux61~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux61~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux61~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux61~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N15
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux61~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [2]));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[2]));
// synopsys translate_off
defparam \i_io_sw[2]~I .input_async_reset = "none";
defparam \i_io_sw[2]~I .input_power_up = "low";
defparam \i_io_sw[2]~I .input_register_mode = "none";
defparam \i_io_sw[2]~I .input_sync_reset = "none";
defparam \i_io_sw[2]~I .oe_async_reset = "none";
defparam \i_io_sw[2]~I .oe_power_up = "low";
defparam \i_io_sw[2]~I .oe_register_mode = "none";
defparam \i_io_sw[2]~I .oe_sync_reset = "none";
defparam \i_io_sw[2]~I .operation_mode = "input";
defparam \i_io_sw[2]~I .output_async_reset = "none";
defparam \i_io_sw[2]~I .output_power_up = "low";
defparam \i_io_sw[2]~I .output_register_mode = "none";
defparam \i_io_sw[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y18_N23
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [2]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [2]));

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \LSU|ld_data[2]~340 (
// Equation(s):
// \LSU|ld_data[2]~340_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux136~1_combout  & ((!\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\LSU|comb~0_combout ),
	.datac(\LSU|Data_memory|Mux136~1_combout ),
	.datad(\Instruction_Memory|Mux10~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~340_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~340 .lut_mask = 16'h1030;
defparam \LSU|ld_data[2]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \LSU|ld_data[2]~60 (
// Equation(s):
// \LSU|ld_data[2]~60_combout  = (\LSU|ld_data[2]~39_combout  & ((\LSU|output_periph_en~combout ) # ((\LSU|ld_data[2]~340_combout )))) # (!\LSU|ld_data[2]~39_combout  & (!\LSU|output_periph_en~combout  & (\LSU|Input_Periph|ld_data [2])))

	.dataa(\LSU|ld_data[2]~39_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|Input_Periph|ld_data [2]),
	.datad(\LSU|ld_data[2]~340_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~60 .lut_mask = 16'hBA98;
defparam \LSU|ld_data[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \LSU|ld_data[2]~61 (
// Equation(s):
// \LSU|ld_data[2]~61_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[2]~60_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [2]))) # (!\LSU|ld_data[2]~60_combout  & (\LSU|ld_data[2]~59_combout )))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[2]~60_combout ))))

	.dataa(\LSU|ld_data[2]~59_combout ),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [2]),
	.datac(\LSU|ld_data[2]~40_combout ),
	.datad(\LSU|ld_data[2]~60_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~61 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \LSU|ld_data[2]~62 (
// Equation(s):
// \LSU|ld_data[2]~62_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux136~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[2]~61_combout )))))

	.dataa(\LSU|ld_data[2]~43_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|Data_memory|Mux136~0_combout ),
	.datad(\LSU|ld_data[2]~61_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~62 .lut_mask = 16'h3120;
defparam \LSU|ld_data[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \WB_MUX|Mux29~0 (
// Equation(s):
// \WB_MUX|Mux29~0_combout  = (\Instruction_Memory|Mux10~0_combout  & (((\LSU|ld_data[2]~62_combout ) # (!\Control_Unit|WideOr3~4_combout )))) # (!\Instruction_Memory|Mux10~0_combout  & (!\PC|PC_out [2] & (\Control_Unit|WideOr3~4_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\PC|PC_out [2]),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[2]~62_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux29~0 .lut_mask = 16'hBA1A;
defparam \WB_MUX|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \WB_MUX|Mux29~1 (
// Equation(s):
// \WB_MUX|Mux29~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux29~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux29~0_combout  & ((\MUX_operand_b|Out[2]~24_combout ))) # (!\WB_MUX|Mux29~0_combout  & (\ALU|Mux29~3_combout 
// ))))

	.dataa(\ALU|Mux29~3_combout ),
	.datab(\MUX_operand_b|Out[2]~24_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\WB_MUX|Mux29~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux29~1 .lut_mask = 16'hFC0A;
defparam \WB_MUX|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \register_file|regs~13 (
// Equation(s):
// \register_file|regs~13_combout  = (\WB_MUX|Mux29~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~13 .lut_mask = 16'hF700;
defparam \register_file|regs~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N7
cycloneii_lcell_ff \register_file|regs[2][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][2]~regout ));

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \register_file|Mux29~0 (
// Equation(s):
// \register_file|Mux29~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][2]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][2]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\register_file|regs[2][2]~regout ),
	.datac(\register_file|regs[25][2]~regout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux29~0 .lut_mask = 16'h8850;
defparam \register_file|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7_combout  = (\ALU|Adder|B_checked [2] & ((\register_file|Mux29~0_combout ) # ((\register_file|Mux30~0_combout  & \ALU|Adder|B_checked [1])))) # (!\ALU|Adder|B_checked [2] & (\register_file|Mux30~0_combout  & 
// (\ALU|Adder|B_checked [1] & \register_file|Mux29~0_combout )))

	.dataa(\register_file|Mux30~0_combout ),
	.datab(\ALU|Adder|B_checked [1]),
	.datac(\ALU|Adder|B_checked [2]),
	.datad(\register_file|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7 .lut_mask = 16'hF880;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8 (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8_combout  = (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7_combout ) # ((\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout  & ((\ALU|Adder|B_checked [2]) # (\register_file|Mux29~0_combout ))))

	.dataa(\ALU|Adder|B_checked [2]),
	.datab(\register_file|Mux29~0_combout ),
	.datac(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4_combout ),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8 .lut_mask = 16'hFFE0;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[3] (
// Equation(s):
// \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [3] = \register_file|Mux28~0_combout  $ (\ALU|Adder|B_checked [3] $ (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8_combout ))

	.dataa(\register_file|Mux28~0_combout ),
	.datab(vcc),
	.datac(\ALU|Adder|B_checked [3]),
	.datad(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [3]),
	.cout());
// synopsys translate_off
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[3] .lut_mask = 16'hA55A;
defparam \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0 (
// Equation(s):
// \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0_combout  = \register_file|Mux28~0_combout  $ (((\MUX_operand_b|Out[3]~26_combout  & ((\MUX_operand_b|Out[4]~19_combout ) # (\MUX_operand_b|Out[21]~22_combout )))))

	.dataa(\MUX_operand_b|Out[4]~19_combout ),
	.datab(\MUX_operand_b|Out[3]~26_combout ),
	.datac(\register_file|Mux28~0_combout ),
	.datad(\MUX_operand_b|Out[21]~22_combout ),
	.cin(gnd),
	.combout(\ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0 .lut_mask = 16'h3C78;
defparam \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \ALU|Mux28~0 (
// Equation(s):
// \ALU|Mux28~0_combout  = (\ALU_Control|Mux2~0_combout  & (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [3] & (\ALU|Mux31~3_combout ))) # (!\ALU_Control|Mux2~0_combout  & (((\ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0_combout ) # (!\ALU|Mux31~3_combout 
// ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum [3]),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux28~0 .lut_mask = 16'hD585;
defparam \ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \ALU|Mux28~1 (
// Equation(s):
// \ALU|Mux28~1_combout  = (\ALU|Mux31~3_combout  & (((\ALU|Mux28~0_combout )))) # (!\ALU|Mux31~3_combout  & ((\MUX_operand_b|Out[3]~27_combout  & ((\register_file|Mux28~0_combout ) # (!\ALU|Mux28~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & 
// (\register_file|Mux28~0_combout  & !\ALU|Mux28~0_combout ))))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(\register_file|Mux28~0_combout ),
	.datac(\ALU|Mux31~3_combout ),
	.datad(\ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux28~1 .lut_mask = 16'hF80E;
defparam \ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \ALU|shifter|bsl|s3[3]~23 (
// Equation(s):
// \ALU|shifter|bsl|s3[3]~23_combout  = (\ALU|shifter|bsl|s3[0]~22_combout  & ((\MUX_operand_b|Out[1]~58_combout  & (\ALU|shifter|bsl|s0[1]~0_combout )) # (!\MUX_operand_b|Out[1]~58_combout  & ((\ALU|shifter|bsl|s1[3]~23_combout )))))

	.dataa(\MUX_operand_b|Out[1]~58_combout ),
	.datab(\ALU|shifter|bsl|s0[1]~0_combout ),
	.datac(\ALU|shifter|bsl|s1[3]~23_combout ),
	.datad(\ALU|shifter|bsl|s3[0]~22_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsl|s3[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsl|s3[3]~23 .lut_mask = 16'hD800;
defparam \ALU|shifter|bsl|s3[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \ALU|Mux28~2 (
// Equation(s):
// \ALU|Mux28~2_combout  = (\ALU_Control|Operation[3]~0_combout  & (((\ALU|Mux28~1_combout )))) # (!\ALU_Control|Operation[3]~0_combout  & (\ALU|Mux29~0_combout  & ((\ALU|shifter|bsl|s3[3]~23_combout ))))

	.dataa(\ALU|Mux29~0_combout ),
	.datab(\ALU_Control|Operation[3]~0_combout ),
	.datac(\ALU|Mux28~1_combout ),
	.datad(\ALU|shifter|bsl|s3[3]~23_combout ),
	.cin(gnd),
	.combout(\ALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux28~2 .lut_mask = 16'hE2C0;
defparam \ALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector17~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector17~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\register_file|Mux52~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & 
// (\register_file|Mux60~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ))))

	.dataa(\register_file|Mux60~3_combout ),
	.datab(\register_file|Mux52~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector17~0 .lut_mask = 16'hF0CA;
defparam \LSU|Output_Periph|HEX|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector17~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector17~1_combout  = (\LSU|Output_Periph|HEX|Selector17~0_combout  & ((\register_file|Mux36~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|Selector17~0_combout  & 
// (((\register_file|Mux44~3_combout  & \LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ))))

	.dataa(\register_file|Mux36~3_combout ),
	.datab(\register_file|Mux44~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector17~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector17~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N23
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector17~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][3]~regout ));

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \LSU|ld_data[3]~66 (
// Equation(s):
// \LSU|ld_data[3]~66_combout  = (\LSU|ld_data[3]~65_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][3]~regout ) # (!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[3]~65_combout  & (\LSU|Output_Periph|HEX|hex_io[5][3]~regout  & ((\ALU|Mux31~8_combout ))))

	.dataa(\LSU|ld_data[3]~65_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][3]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][3]~regout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~66 .lut_mask = 16'hE4AA;
defparam \LSU|ld_data[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector31~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector31~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout 
//  & ((\register_file|Mux52~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & (\register_file|Mux60~3_combout ))))

	.dataa(\register_file|Mux60~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datac(\register_file|Mux52~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector31~0 .lut_mask = 16'hFC22;
defparam \LSU|Output_Periph|HEX|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector31~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector31~1_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|Selector31~0_combout  & ((\register_file|Mux36~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector31~0_combout  & 
// (\register_file|Mux44~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|Selector31~0_combout ))))

	.dataa(\register_file|Mux44~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datac(\register_file|Mux36~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector31~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector31~1 .lut_mask = 16'hF388;
defparam \LSU|Output_Periph|HEX|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][3]~regout ));

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \LSU|ld_data[3]~63 (
// Equation(s):
// \LSU|ld_data[3]~63_combout  = (\ALU|Mux30~6_combout  & (((\LSU|Output_Periph|HEX|hex_io[2][3]~regout ) # (\ALU|Mux31~8_combout )))) # (!\ALU|Mux30~6_combout  & (\LSU|Output_Periph|HEX|hex_io[0][3]~regout  & ((!\ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[0][3]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][3]~regout ),
	.datac(\ALU|Mux30~6_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~63 .lut_mask = 16'hF0CA;
defparam \LSU|ld_data[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \LSU|ld_data[3]~64 (
// Equation(s):
// \LSU|ld_data[3]~64_combout  = (\ALU|Mux31~8_combout  & ((\LSU|ld_data[3]~63_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][3]~regout ))) # (!\LSU|ld_data[3]~63_combout  & (\LSU|Output_Periph|HEX|hex_io[1][3]~regout )))) # (!\ALU|Mux31~8_combout  & 
// (((\LSU|ld_data[3]~63_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[1][3]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][3]~regout ),
	.datac(\ALU|Mux31~8_combout ),
	.datad(\LSU|ld_data[3]~63_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~64 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N1
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux60~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [3]));

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \LSU|ld_data[3]~67 (
// Equation(s):
// \LSU|ld_data[3]~67_combout  = (\ALU|Mux27~8_combout  & ((\LSU|ld_data[2]~35_combout  & (\LSU|Output_Periph|LCD|o_io_lcd [3])) # (!\LSU|ld_data[2]~35_combout  & ((\LSU|Output_Periph|LED|o_io_ledg [3]))))) # (!\ALU|Mux27~8_combout  & 
// (((\LSU|ld_data[2]~35_combout ))))

	.dataa(\LSU|Output_Periph|LCD|o_io_lcd [3]),
	.datab(\ALU|Mux27~8_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledg [3]),
	.datad(\LSU|ld_data[2]~35_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~67 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \LSU|ld_data[3]~68 (
// Equation(s):
// \LSU|ld_data[3]~68_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[3]~67_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[3]~67_combout  & (\LSU|ld_data[3]~66_combout )) # (!\LSU|ld_data[3]~67_combout  & ((\LSU|ld_data[3]~64_combout 
// )))))

	.dataa(\LSU|ld_data[2]~34_combout ),
	.datab(\LSU|ld_data[3]~66_combout ),
	.datac(\LSU|ld_data[3]~64_combout ),
	.datad(\LSU|ld_data[3]~67_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~68 .lut_mask = 16'hEE50;
defparam \LSU|ld_data[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[3]));
// synopsys translate_off
defparam \i_io_sw[3]~I .input_async_reset = "none";
defparam \i_io_sw[3]~I .input_power_up = "low";
defparam \i_io_sw[3]~I .input_register_mode = "none";
defparam \i_io_sw[3]~I .input_sync_reset = "none";
defparam \i_io_sw[3]~I .oe_async_reset = "none";
defparam \i_io_sw[3]~I .oe_power_up = "low";
defparam \i_io_sw[3]~I .oe_register_mode = "none";
defparam \i_io_sw[3]~I .oe_sync_reset = "none";
defparam \i_io_sw[3]~I .operation_mode = "input";
defparam \i_io_sw[3]~I .output_async_reset = "none";
defparam \i_io_sw[3]~I .output_power_up = "low";
defparam \i_io_sw[3]~I .output_register_mode = "none";
defparam \i_io_sw[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N27
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [3]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [3]));

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \LSU|ld_data[3]~341 (
// Equation(s):
// \LSU|ld_data[3]~341_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux135~1_combout  & ((!\Instruction_Memory|Mux11~0_combout ) # (!\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|Data_memory|Mux135~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~341_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~341 .lut_mask = 16'h0700;
defparam \LSU|ld_data[3]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \LSU|ld_data[3]~69 (
// Equation(s):
// \LSU|ld_data[3]~69_combout  = (\LSU|output_periph_en~combout  & (\LSU|ld_data[2]~39_combout )) # (!\LSU|output_periph_en~combout  & ((\LSU|ld_data[2]~39_combout  & ((\LSU|ld_data[3]~341_combout ))) # (!\LSU|ld_data[2]~39_combout  & 
// (\LSU|Input_Periph|ld_data [3]))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[2]~39_combout ),
	.datac(\LSU|Input_Periph|ld_data [3]),
	.datad(\LSU|ld_data[3]~341_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~69 .lut_mask = 16'hDC98;
defparam \LSU|ld_data[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \LSU|ld_data[3]~70 (
// Equation(s):
// \LSU|ld_data[3]~70_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[3]~69_combout  & (\LSU|Output_Periph|LED|o_io_ledr [3])) # (!\LSU|ld_data[3]~69_combout  & ((\LSU|ld_data[3]~68_combout ))))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[3]~69_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [3]),
	.datab(\LSU|ld_data[2]~40_combout ),
	.datac(\LSU|ld_data[3]~68_combout ),
	.datad(\LSU|ld_data[3]~69_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~70 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \LSU|ld_data[3]~71 (
// Equation(s):
// \LSU|ld_data[3]~71_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux135~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[3]~70_combout )))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\LSU|ld_data[2]~43_combout ),
	.datac(\LSU|Data_memory|Mux135~0_combout ),
	.datad(\LSU|ld_data[3]~70_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[3]~71 .lut_mask = 16'h5140;
defparam \LSU|ld_data[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \WB_MUX|Mux28~0 (
// Equation(s):
// \WB_MUX|Mux28~0_combout  = (\Control_Unit|WideOr3~4_combout  & ((\Instruction_Memory|Mux10~0_combout  & ((\LSU|ld_data[3]~71_combout ))) # (!\Instruction_Memory|Mux10~0_combout  & (\PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout )))) # 
// (!\Control_Unit|WideOr3~4_combout  & (\Instruction_Memory|Mux10~0_combout ))

	.dataa(\Control_Unit|WideOr3~4_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\PC_incremented|PC_incremented|generate_64bit_adder[3].F|S~combout ),
	.datad(\LSU|ld_data[3]~71_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux28~0 .lut_mask = 16'hEC64;
defparam \WB_MUX|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \WB_MUX|Mux28~1 (
// Equation(s):
// \WB_MUX|Mux28~1_combout  = (\Control_Unit|WideOr3~4_combout  & (((\WB_MUX|Mux28~0_combout )))) # (!\Control_Unit|WideOr3~4_combout  & ((\WB_MUX|Mux28~0_combout  & (\MUX_operand_b|Out[3]~27_combout )) # (!\WB_MUX|Mux28~0_combout  & ((\ALU|Mux28~2_combout 
// )))))

	.dataa(\MUX_operand_b|Out[3]~27_combout ),
	.datab(\ALU|Mux28~2_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\WB_MUX|Mux28~0_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux28~1 .lut_mask = 16'hFA0C;
defparam \WB_MUX|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \register_file|regs~14 (
// Equation(s):
// \register_file|regs~14_combout  = (\WB_MUX|Mux28~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux0~0_combout ) # (!\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux20~0_combout ),
	.datac(\Instruction_Memory|Mux0~0_combout ),
	.datad(\WB_MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~14 .lut_mask = 16'hBF00;
defparam \register_file|regs~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N23
cycloneii_lcell_ff \register_file|regs[25][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][3]~regout ));

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \register_file|Mux28~0 (
// Equation(s):
// \register_file|Mux28~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][3]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][3]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\register_file|regs[2][3]~regout ),
	.datab(\register_file|regs[25][3]~regout ),
	.datac(\Instruction_Memory|Mux23~0_combout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux28~0 .lut_mask = 16'hA00C;
defparam \register_file|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \ALU|shifter|bsr|s3[0]~10 (
// Equation(s):
// \ALU|shifter|bsr|s3[0]~10_combout  = (\MUX_operand_b|Out[1]~58_combout  & ((\MUX_operand_b|Out[0]~56_combout  & ((\register_file|Mux28~0_combout ))) # (!\MUX_operand_b|Out[0]~56_combout  & (\register_file|Mux29~0_combout ))))

	.dataa(\register_file|Mux29~0_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\register_file|Mux28~0_combout ),
	.datad(\MUX_operand_b|Out[0]~56_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[0]~10 .lut_mask = 16'hC088;
defparam \ALU|shifter|bsr|s3[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \ALU|shifter|bsr|s3[0]~12 (
// Equation(s):
// \ALU|shifter|bsr|s3[0]~12_combout  = (\MUX_operand_b|Out[2]~24_combout  & (((\ALU|shifter|bsr|s1[4]~7_combout )))) # (!\MUX_operand_b|Out[2]~24_combout  & ((\ALU|shifter|bsr|s3[0]~11_combout ) # ((\ALU|shifter|bsr|s3[0]~10_combout ))))

	.dataa(\ALU|shifter|bsr|s3[0]~11_combout ),
	.datab(\ALU|shifter|bsr|s3[0]~10_combout ),
	.datac(\MUX_operand_b|Out[2]~24_combout ),
	.datad(\ALU|shifter|bsr|s1[4]~7_combout ),
	.cin(gnd),
	.combout(\ALU|shifter|bsr|s3[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|shifter|bsr|s3[0]~12 .lut_mask = 16'hFE0E;
defparam \ALU|shifter|bsr|s3[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \ALU|Mux31~0 (
// Equation(s):
// \ALU|Mux31~0_combout  = (!\ALU|Mux12~0_combout  & ((\MUX_operand_b|Out[3]~27_combout  & ((\ALU|shifter|bsr|s2[8]~0_combout ))) # (!\MUX_operand_b|Out[3]~27_combout  & (\ALU|shifter|bsr|s3[0]~12_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\MUX_operand_b|Out[3]~27_combout ),
	.datac(\ALU|shifter|bsr|s3[0]~12_combout ),
	.datad(\ALU|shifter|bsr|s2[8]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~0 .lut_mask = 16'h5410;
defparam \ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \ALU|Mux31~1 (
// Equation(s):
// \ALU|Mux31~1_combout  = (!\ALU_Control|Mux2~0_combout  & ((\ALU|Mux31~0_combout ) # ((\ALU|Mux12~0_combout  & \ALU|shifter|bsr|s3[16]~14_combout ))))

	.dataa(\ALU_Control|Mux2~0_combout ),
	.datab(\ALU|Mux12~0_combout ),
	.datac(\ALU|Mux31~0_combout ),
	.datad(\ALU|shifter|bsr|s3[16]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~1 .lut_mask = 16'h5450;
defparam \ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \ALU|Mux31~2 (
// Equation(s):
// \ALU|Mux31~2_combout  = (\ALU|Mux16~0_combout  & ((\ALU|Mux31~1_combout ) # ((\ALU|Mux12~1_combout  & \ALU|shifter|bsl|s3[0]~8_combout ))))

	.dataa(\ALU|Mux12~1_combout ),
	.datab(\ALU|Mux16~0_combout ),
	.datac(\ALU|shifter|bsl|s3[0]~8_combout ),
	.datad(\ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~2 .lut_mask = 16'hCC80;
defparam \ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \ALU|Mux31~8 (
// Equation(s):
// \ALU|Mux31~8_combout  = (\ALU|Mux31~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux31~7_combout ))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux31~7_combout ),
	.datad(\ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux31~8 .lut_mask = 16'hFFA0;
defparam \ALU|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \LSU|ld_data[2]~43 (
// Equation(s):
// \LSU|ld_data[2]~43_combout  = (\ALU_Control|Decoder0~0_combout  & (\ALU|Mux31~8_combout  & (\LSU|data_memory_en~combout  & !\LSU|comb~0_combout )))

	.dataa(\ALU_Control|Decoder0~0_combout ),
	.datab(\ALU|Mux31~8_combout ),
	.datac(\LSU|data_memory_en~combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[2]~43 .lut_mask = 16'h0080;
defparam \LSU|ld_data[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector47~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector47~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux62~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux54~2_combout 
// )))))

	.dataa(\register_file|Mux62~2_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux54~2_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector47~0 .lut_mask = 16'h0B08;
defparam \LSU|Output_Periph|HEX|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N23
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector47~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][1]~regout ));

// Location: LCFF_X22_Y14_N3
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux62~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][1]~regout ));

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \LSU|ld_data[1]~45 (
// Equation(s):
// \LSU|ld_data[1]~45_combout  = (\ALU|Mux31~8_combout  & (((\ALU|Mux30~6_combout )))) # (!\ALU|Mux31~8_combout  & ((\ALU|Mux30~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[2][1]~regout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Output_Periph|HEX|hex_io[0][1]~regout ))))

	.dataa(\ALU|Mux31~8_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[0][1]~regout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[2][1]~regout ),
	.datad(\ALU|Mux30~6_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~45 .lut_mask = 16'hFA44;
defparam \LSU|ld_data[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \LSU|ld_data[1]~46 (
// Equation(s):
// \LSU|ld_data[1]~46_combout  = (\LSU|ld_data[1]~45_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~regout ) # ((!\ALU|Mux31~8_combout )))) # (!\LSU|ld_data[1]~45_combout  & (((\LSU|Output_Periph|HEX|hex_io[1][1]~regout  & \ALU|Mux31~8_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~regout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[1][1]~regout ),
	.datac(\LSU|ld_data[1]~45_combout ),
	.datad(\ALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~46 .lut_mask = 16'hACF0;
defparam \LSU|ld_data[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N15
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux62~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [1]));

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \LSU|ld_data[1]~49 (
// Equation(s):
// \LSU|ld_data[1]~49_combout  = (\LSU|ld_data[2]~35_combout  & (((\LSU|Output_Periph|LCD|o_io_lcd [1]) # (!\ALU|Mux27~8_combout )))) # (!\LSU|ld_data[2]~35_combout  & (\LSU|Output_Periph|LED|o_io_ledg [1] & ((\ALU|Mux27~8_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledg [1]),
	.datab(\LSU|Output_Periph|LCD|o_io_lcd [1]),
	.datac(\LSU|ld_data[2]~35_combout ),
	.datad(\ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~49 .lut_mask = 16'hCAF0;
defparam \LSU|ld_data[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \LSU|ld_data[1]~50 (
// Equation(s):
// \LSU|ld_data[1]~50_combout  = (\LSU|ld_data[2]~34_combout  & (((\LSU|ld_data[1]~49_combout )))) # (!\LSU|ld_data[2]~34_combout  & ((\LSU|ld_data[1]~49_combout  & (\LSU|ld_data[1]~48_combout )) # (!\LSU|ld_data[1]~49_combout  & ((\LSU|ld_data[1]~46_combout 
// )))))

	.dataa(\LSU|ld_data[1]~48_combout ),
	.datab(\LSU|ld_data[1]~46_combout ),
	.datac(\LSU|ld_data[2]~34_combout ),
	.datad(\LSU|ld_data[1]~49_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~50 .lut_mask = 16'hFA0C;
defparam \LSU|ld_data[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[1]));
// synopsys translate_off
defparam \i_io_sw[1]~I .input_async_reset = "none";
defparam \i_io_sw[1]~I .input_power_up = "low";
defparam \i_io_sw[1]~I .input_register_mode = "none";
defparam \i_io_sw[1]~I .input_sync_reset = "none";
defparam \i_io_sw[1]~I .oe_async_reset = "none";
defparam \i_io_sw[1]~I .oe_power_up = "low";
defparam \i_io_sw[1]~I .oe_register_mode = "none";
defparam \i_io_sw[1]~I .oe_sync_reset = "none";
defparam \i_io_sw[1]~I .operation_mode = "input";
defparam \i_io_sw[1]~I .output_async_reset = "none";
defparam \i_io_sw[1]~I .output_power_up = "low";
defparam \i_io_sw[1]~I .output_register_mode = "none";
defparam \i_io_sw[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X23_Y18_N7
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [1]));

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \LSU|ld_data[1]~339 (
// Equation(s):
// \LSU|ld_data[1]~339_combout  = (\LSU|Data_memory|Mux137~1_combout  & (!\LSU|comb~0_combout  & ((!\Instruction_Memory|Mux10~0_combout ) # (!\Instruction_Memory|Mux11~0_combout ))))

	.dataa(\Instruction_Memory|Mux11~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\LSU|Data_memory|Mux137~1_combout ),
	.datad(\LSU|comb~0_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~339_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~339 .lut_mask = 16'h0070;
defparam \LSU|ld_data[1]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \LSU|ld_data[1]~51 (
// Equation(s):
// \LSU|ld_data[1]~51_combout  = (\LSU|output_periph_en~combout  & (\LSU|ld_data[2]~39_combout )) # (!\LSU|output_periph_en~combout  & ((\LSU|ld_data[2]~39_combout  & ((\LSU|ld_data[1]~339_combout ))) # (!\LSU|ld_data[2]~39_combout  & 
// (\LSU|Input_Periph|ld_data [1]))))

	.dataa(\LSU|output_periph_en~combout ),
	.datab(\LSU|ld_data[2]~39_combout ),
	.datac(\LSU|Input_Periph|ld_data [1]),
	.datad(\LSU|ld_data[1]~339_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~51 .lut_mask = 16'hDC98;
defparam \LSU|ld_data[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \LSU|ld_data[1]~52 (
// Equation(s):
// \LSU|ld_data[1]~52_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[1]~51_combout  & (\LSU|Output_Periph|LED|o_io_ledr [1])) # (!\LSU|ld_data[1]~51_combout  & ((\LSU|ld_data[1]~50_combout ))))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[1]~51_combout ))))

	.dataa(\LSU|Output_Periph|LED|o_io_ledr [1]),
	.datab(\LSU|ld_data[2]~40_combout ),
	.datac(\LSU|ld_data[1]~50_combout ),
	.datad(\LSU|ld_data[1]~51_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~52 .lut_mask = 16'hBBC0;
defparam \LSU|ld_data[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \LSU|ld_data[1]~53 (
// Equation(s):
// \LSU|ld_data[1]~53_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux137~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[1]~52_combout )))))

	.dataa(\LSU|Data_memory|Mux137~0_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|ld_data[2]~43_combout ),
	.datad(\LSU|ld_data[1]~52_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[1]~53 .lut_mask = 16'h2320;
defparam \LSU|ld_data[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \WB_MUX|Mux30~1 (
// Equation(s):
// \WB_MUX|Mux30~1_combout  = (\WB_MUX|Mux30~0_combout ) # ((\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & \LSU|ld_data[1]~53_combout )))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Control_Unit|WideOr3~4_combout ),
	.datac(\WB_MUX|Mux30~0_combout ),
	.datad(\LSU|ld_data[1]~53_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux30~1 .lut_mask = 16'hF8F0;
defparam \WB_MUX|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \register_file|regs~12 (
// Equation(s):
// \register_file|regs~12_combout  = (\WB_MUX|Mux30~1_combout  & ((\Instruction_Memory|Mux15~0_combout ) # ((!\Instruction_Memory|Mux20~0_combout ) # (!\Instruction_Memory|Mux0~0_combout ))))

	.dataa(\Instruction_Memory|Mux15~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux20~0_combout ),
	.datad(\WB_MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~12 .lut_mask = 16'hBF00;
defparam \register_file|regs~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N9
cycloneii_lcell_ff \register_file|regs[2][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][1]~regout ));

// Location: LCFF_X28_Y16_N3
cycloneii_lcell_ff \register_file|regs[25][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][1]~regout ));

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \register_file|Mux30~0 (
// Equation(s):
// \register_file|Mux30~0_combout  = (\Instruction_Memory|Mux23~0_combout  & (\register_file|regs[2][1]~regout  & ((\Instruction_Memory|Mux20~0_combout )))) # (!\Instruction_Memory|Mux23~0_combout  & (((\register_file|regs[25][1]~regout  & 
// !\Instruction_Memory|Mux20~0_combout ))))

	.dataa(\Instruction_Memory|Mux23~0_combout ),
	.datab(\register_file|regs[2][1]~regout ),
	.datac(\register_file|regs[25][1]~regout ),
	.datad(\Instruction_Memory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux30~0 .lut_mask = 16'h8850;
defparam \register_file|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \ALU|Mux30~4 (
// Equation(s):
// \ALU|Mux30~4_combout  = (\MUX_operand_b|Out[1]~58_combout  & (\ALU|Mux31~3_combout  $ (((\ALU_Control|Mux2~0_combout ) # (\register_file|Mux30~0_combout ))))) # (!\MUX_operand_b|Out[1]~58_combout  & (\register_file|Mux30~0_combout  & (\ALU|Mux31~3_combout 
//  $ (\ALU_Control|Mux2~0_combout ))))

	.dataa(\ALU|Mux31~3_combout ),
	.datab(\MUX_operand_b|Out[1]~58_combout ),
	.datac(\ALU_Control|Mux2~0_combout ),
	.datad(\register_file|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~4 .lut_mask = 16'h5648;
defparam \ALU|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \ALU|Mux30~3 (
// Equation(s):
// \ALU|Mux30~3_combout  = (!\ALU|Mux31~5_combout  & (\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout  $ (\ALU|Adder|B_checked [1] $ (\register_file|Mux30~0_combout ))))

	.dataa(\ALU|Mux31~5_combout ),
	.datab(\ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0_combout ),
	.datac(\ALU|Adder|B_checked [1]),
	.datad(\register_file|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~3 .lut_mask = 16'h4114;
defparam \ALU|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \ALU|Mux30~5 (
// Equation(s):
// \ALU|Mux30~5_combout  = (\ALU|Mux30~3_combout ) # ((\ALU|Mux31~5_combout  & \ALU|Mux30~4_combout ))

	.dataa(\ALU|Mux31~5_combout ),
	.datab(\ALU|Mux30~4_combout ),
	.datac(\ALU|Mux30~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~5 .lut_mask = 16'hF8F8;
defparam \ALU|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \ALU|Mux30~6 (
// Equation(s):
// \ALU|Mux30~6_combout  = (\ALU|Mux30~2_combout ) # ((\ALU_Control|Operation[3]~0_combout  & \ALU|Mux30~5_combout ))

	.dataa(\ALU_Control|Operation[3]~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux30~5_combout ),
	.datad(\ALU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux30~6 .lut_mask = 16'hFFA0;
defparam \ALU|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \LSU|Data_memory|Mux138~0 (
// Equation(s):
// \LSU|Data_memory|Mux138~0_combout  = (\ALU|Mux30~6_combout  & ((\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))) # (!\ALU|Mux30~6_combout  & 
// (\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))

	.dataa(vcc),
	.datab(\ALU|Mux30~6_combout ),
	.datac(\LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\LSU|Data_memory|Mux138~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Data_memory|Mux138~0 .lut_mask = 16'hFC30;
defparam \LSU|Data_memory|Mux138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[0]~feeder (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[0]~feeder_combout  = \register_file|Mux63~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux63~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[0]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|LED|o_io_ledr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [0]));

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_io_sw[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_io_sw~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_io_sw[0]));
// synopsys translate_off
defparam \i_io_sw[0]~I .input_async_reset = "none";
defparam \i_io_sw[0]~I .input_power_up = "low";
defparam \i_io_sw[0]~I .input_register_mode = "none";
defparam \i_io_sw[0]~I .input_sync_reset = "none";
defparam \i_io_sw[0]~I .oe_async_reset = "none";
defparam \i_io_sw[0]~I .oe_power_up = "low";
defparam \i_io_sw[0]~I .oe_register_mode = "none";
defparam \i_io_sw[0]~I .oe_sync_reset = "none";
defparam \i_io_sw[0]~I .operation_mode = "input";
defparam \i_io_sw[0]~I .output_async_reset = "none";
defparam \i_io_sw[0]~I .output_power_up = "low";
defparam \i_io_sw[0]~I .output_register_mode = "none";
defparam \i_io_sw[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y18_N1
cycloneii_lcell_ff \LSU|Input_Periph|ld_data[0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i_io_sw~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Input_Periph|ld_data [0]));

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \LSU|ld_data[0]~338 (
// Equation(s):
// \LSU|ld_data[0]~338_combout  = (!\LSU|comb~0_combout  & (\LSU|Data_memory|Mux138~1_combout  & ((!\Instruction_Memory|Mux11~0_combout ) # (!\Instruction_Memory|Mux10~0_combout ))))

	.dataa(\Instruction_Memory|Mux10~0_combout ),
	.datab(\Instruction_Memory|Mux11~0_combout ),
	.datac(\LSU|comb~0_combout ),
	.datad(\LSU|Data_memory|Mux138~1_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~338_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~338 .lut_mask = 16'h0700;
defparam \LSU|ld_data[0]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \LSU|ld_data[0]~41 (
// Equation(s):
// \LSU|ld_data[0]~41_combout  = (\LSU|ld_data[2]~39_combout  & ((\LSU|output_periph_en~combout ) # ((\LSU|ld_data[0]~338_combout )))) # (!\LSU|ld_data[2]~39_combout  & (!\LSU|output_periph_en~combout  & (\LSU|Input_Periph|ld_data [0])))

	.dataa(\LSU|ld_data[2]~39_combout ),
	.datab(\LSU|output_periph_en~combout ),
	.datac(\LSU|Input_Periph|ld_data [0]),
	.datad(\LSU|ld_data[0]~338_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~41 .lut_mask = 16'hBA98;
defparam \LSU|ld_data[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \LSU|ld_data[0]~42 (
// Equation(s):
// \LSU|ld_data[0]~42_combout  = (\LSU|ld_data[2]~40_combout  & ((\LSU|ld_data[0]~41_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [0]))) # (!\LSU|ld_data[0]~41_combout  & (\LSU|ld_data[0]~37_combout )))) # (!\LSU|ld_data[2]~40_combout  & 
// (((\LSU|ld_data[0]~41_combout ))))

	.dataa(\LSU|ld_data[0]~37_combout ),
	.datab(\LSU|Output_Periph|LED|o_io_ledr [0]),
	.datac(\LSU|ld_data[2]~40_combout ),
	.datad(\LSU|ld_data[0]~41_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~42 .lut_mask = 16'hCFA0;
defparam \LSU|ld_data[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \LSU|ld_data[0]~44 (
// Equation(s):
// \LSU|ld_data[0]~44_combout  = (!\Instruction_Memory|Mux23~0_combout  & ((\LSU|ld_data[2]~43_combout  & (\LSU|Data_memory|Mux138~0_combout )) # (!\LSU|ld_data[2]~43_combout  & ((\LSU|ld_data[0]~42_combout )))))

	.dataa(\LSU|ld_data[2]~43_combout ),
	.datab(\Instruction_Memory|Mux23~0_combout ),
	.datac(\LSU|Data_memory|Mux138~0_combout ),
	.datad(\LSU|ld_data[0]~42_combout ),
	.cin(gnd),
	.combout(\LSU|ld_data[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|ld_data[0]~44 .lut_mask = 16'h3120;
defparam \LSU|ld_data[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \WB_MUX|Mux31~1 (
// Equation(s):
// \WB_MUX|Mux31~1_combout  = (\WB_MUX|Mux31~0_combout ) # ((\Instruction_Memory|Mux10~0_combout  & (\Control_Unit|WideOr3~4_combout  & \LSU|ld_data[0]~44_combout )))

	.dataa(\WB_MUX|Mux31~0_combout ),
	.datab(\Instruction_Memory|Mux10~0_combout ),
	.datac(\Control_Unit|WideOr3~4_combout ),
	.datad(\LSU|ld_data[0]~44_combout ),
	.cin(gnd),
	.combout(\WB_MUX|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MUX|Mux31~1 .lut_mask = 16'hEAAA;
defparam \WB_MUX|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \register_file|regs~10 (
// Equation(s):
// \register_file|regs~10_combout  = (\WB_MUX|Mux31~1_combout  & (((\Instruction_Memory|Mux15~0_combout ) # (!\Instruction_Memory|Mux0~0_combout )) # (!\Instruction_Memory|Mux20~0_combout )))

	.dataa(\Instruction_Memory|Mux20~0_combout ),
	.datab(\Instruction_Memory|Mux0~0_combout ),
	.datac(\Instruction_Memory|Mux15~0_combout ),
	.datad(\WB_MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\register_file|regs~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs~10 .lut_mask = 16'hF700;
defparam \register_file|regs~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N5
cycloneii_lcell_ff \register_file|regs[2][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[2][0]~regout ));

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \register_file|Mux63~4 (
// Equation(s):
// \register_file|Mux63~4_combout  = (\Instruction_Memory|Mux28~0_combout  & (\register_file|regs[2][0]~regout  & !\Instruction_Memory|Mux31~0_combout )) # (!\Instruction_Memory|Mux28~0_combout  & ((\Instruction_Memory|Mux31~0_combout )))

	.dataa(\Instruction_Memory|Mux28~0_combout ),
	.datab(vcc),
	.datac(\register_file|regs[2][0]~regout ),
	.datad(\Instruction_Memory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~4 .lut_mask = 16'h55A0;
defparam \register_file|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \register_file|Mux63~2 (
// Equation(s):
// \register_file|Mux63~2_combout  = (!\Instruction_Memory|Mux19~0_combout  & (\register_file|regs[25][0]~regout  & \Instruction_Memory|Mux16~0_combout ))

	.dataa(vcc),
	.datab(\Instruction_Memory|Mux19~0_combout ),
	.datac(\register_file|regs[25][0]~regout ),
	.datad(\Instruction_Memory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\register_file|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~2 .lut_mask = 16'h3000;
defparam \register_file|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \register_file|Mux63~5 (
// Equation(s):
// \register_file|Mux63~5_combout  = (\register_file|Mux63~3_combout  & ((\register_file|Mux63~4_combout  & ((\register_file|Mux63~2_combout ))) # (!\register_file|Mux63~4_combout  & (\register_file|regs[26][0]~regout )))) # (!\register_file|Mux63~3_combout  
// & (((\register_file|Mux63~4_combout ))))

	.dataa(\register_file|regs[26][0]~regout ),
	.datab(\register_file|Mux63~3_combout ),
	.datac(\register_file|Mux63~4_combout ),
	.datad(\register_file|Mux63~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~5 .lut_mask = 16'hF838;
defparam \register_file|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \register_file|Mux63~7 (
// Equation(s):
// \register_file|Mux63~7_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux63~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux63~5_combout ),
	.cin(gnd),
	.combout(\register_file|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux63~7 .lut_mask = 16'h0F00;
defparam \register_file|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux63~7_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [0]));

// Location: LCFF_X23_Y14_N1
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux61~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [2]));

// Location: LCFF_X23_Y14_N7
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux60~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [3]));

// Location: LCFF_X23_Y14_N31
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux58~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [5]));

// Location: LCFF_X25_Y12_N25
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux55~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [8]));

// Location: LCFF_X24_Y19_N3
cycloneii_lcell_ff \LSU|Output_Periph|LCD|o_io_lcd[10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux53~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LCD|o_io_lcd[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LCD|o_io_lcd [10]));

// Location: LCFF_X23_Y14_N19
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux63~7_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [0]));

// Location: LCFF_X23_Y14_N17
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux62~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [1]));

// Location: LCFF_X23_Y14_N27
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledg[2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux61~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledg [2]));

// Location: LCFF_X23_Y18_N17
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux62~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [1]));

// Location: LCFF_X27_Y14_N5
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux60~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [3]));

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[4]~feeder (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[4]~feeder_combout  = \register_file|Mux59~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux59~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[4]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|LED|o_io_ledr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N21
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [4]));

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[5]~feeder (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[5]~feeder_combout  = \register_file|Mux58~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux58~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[5]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|LED|o_io_ledr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N13
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [5]));

// Location: LCFF_X23_Y19_N5
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux55~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [8]));

// Location: LCFF_X23_Y19_N3
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux54~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [9]));

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[10] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux53~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [10]));

// Location: LCCOMB_X23_Y12_N8
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[12]~feeder (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[12]~feeder_combout  = \register_file|Mux51~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux51~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[12]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|LED|o_io_ledr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N9
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [12]));

// Location: LCFF_X23_Y12_N27
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[14] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux49~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [14]));

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \LSU|Output_Periph|LED|o_io_ledr[16]~3 (
// Equation(s):
// \LSU|Output_Periph|LED|o_io_ledr[16]~3_combout  = (\ALU_Control|Decoder0~2_combout  & (((\LSU|Output_Periph|LED|o_io_ledr [16])))) # (!\ALU_Control|Decoder0~2_combout  & ((\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout  & (\register_file|Mux47~3_combout 
// )) # (!\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout  & ((\LSU|Output_Periph|LED|o_io_ledr [16])))))

	.dataa(\register_file|Mux47~3_combout ),
	.datab(\ALU_Control|Decoder0~2_combout ),
	.datac(\LSU|Output_Periph|LED|o_io_ledr [16]),
	.datad(\LSU|Output_Periph|LED|o_io_ledr[16]~4_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|LED|o_io_ledr[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|LED|o_io_ledr[16]~3 .lut_mask = 16'hE2F0;
defparam \LSU|Output_Periph|LED|o_io_ledr[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N11
cycloneii_lcell_ff \LSU|Output_Periph|LED|o_io_ledr[16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|LED|o_io_ledr[16]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|LED|o_io_ledr [16]));

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[0][0]~feeder (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[0][0]~feeder_combout  = \register_file|Mux63~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux63~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[0][0]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|HEX|hex_io[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][0]~regout ));

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[0][2]~feeder (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[0][2]~feeder_combout  = \register_file|Mux61~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|Mux61~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[0][2]~feeder .lut_mask = 16'hFF00;
defparam \LSU|Output_Periph|HEX|hex_io[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N29
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][2]~regout ));

// Location: LCFF_X22_Y14_N31
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux60~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][3]~regout ));

// Location: LCFF_X22_Y14_N21
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[0][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|Mux59~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LSU|Output_Periph|HEX|hex_io[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[0][4]~regout ));

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector48~2 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector48~2_combout  = (\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux63~7_combout )) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (((\register_file|Mux55~2_combout  & !\register_file|Mux63~6_combout 
// ))))

	.dataa(\register_file|Mux63~7_combout ),
	.datab(\register_file|Mux55~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector48~2 .lut_mask = 16'hAA0C;
defparam \LSU|Output_Periph|HEX|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N21
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector48~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][0]~regout ));

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector46~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector46~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux61~2_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux53~2_combout 
// ))))

	.dataa(\register_file|Mux53~2_combout ),
	.datab(\register_file|Mux61~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector46~0 .lut_mask = 16'h0C0A;
defparam \LSU|Output_Periph|HEX|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N25
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector46~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][2]~regout ));

// Location: LCCOMB_X28_Y12_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector45~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector45~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux60~2_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux52~2_combout 
// ))))

	.dataa(\register_file|Mux52~2_combout ),
	.datab(\register_file|Mux60~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector45~0 .lut_mask = 16'h0C0A;
defparam \LSU|Output_Periph|HEX|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N31
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector45~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][3]~regout ));

// Location: LCCOMB_X28_Y12_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector43~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector43~0_combout  = (!\register_file|Mux63~6_combout  & ((\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & (\register_file|Mux58~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout  & ((\register_file|Mux50~2_combout 
// )))))

	.dataa(\register_file|Mux58~2_combout ),
	.datab(\register_file|Mux50~2_combout ),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[1][5]~8_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector43~0 .lut_mask = 16'h0A0C;
defparam \LSU|Output_Periph|HEX|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N7
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[1][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector43~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[1][5]~regout ));

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][0]~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][0]~0_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux55~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux63~7_combout )))

	.dataa(\register_file|Mux55~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.datac(vcc),
	.datad(\register_file|Mux63~7_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~0 .lut_mask = 16'hBB88;
defparam \LSU|Output_Periph|HEX|hex_io[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][0]~0_combout ),
	.sdata(\register_file|Mux47~3_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][0]~regout ));

// Location: LCCOMB_X28_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|hex_io[2][2]~2 (
// Equation(s):
// \LSU|Output_Periph|HEX|hex_io[2][2]~2_combout  = (\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & (\register_file|Mux53~2_combout )) # (!\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout  & ((\register_file|Mux61~2_combout )))

	.dataa(\register_file|Mux53~2_combout ),
	.datab(\register_file|Mux61~2_combout ),
	.datac(vcc),
	.datad(\LSU|Output_Periph|HEX|hex_io[2][0]~10_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|hex_io[2][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|hex_io[2][2]~2 .lut_mask = 16'hAACC;
defparam \LSU|Output_Periph|HEX|hex_io[2][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N15
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[2][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|hex_io[2][2]~2_combout ),
	.sdata(\register_file|Mux45~2_combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(\register_file|Mux63~6_combout ),
	.sload(\LSU|Output_Periph|HEX|hex_io[2][0]~11_combout ),
	.ena(\LSU|Output_Periph|HEX|hex_io[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[2][2]~regout ));

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector34~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector34~1_combout  = (\LSU|Output_Periph|HEX|Selector34~0_combout  & (((\register_file|Mux39~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout )))) # (!\LSU|Output_Periph|HEX|Selector34~0_combout  & 
// (\register_file|Mux55~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ))))

	.dataa(\LSU|Output_Periph|HEX|Selector34~0_combout ),
	.datab(\register_file|Mux55~3_combout ),
	.datac(\register_file|Mux39~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector34~1 .lut_mask = 16'hE4AA;
defparam \LSU|Output_Periph|HEX|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector34~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][0]~regout ));

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector33~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector33~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\register_file|Mux54~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & 
// (((\register_file|Mux62~3_combout  & !\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ))))

	.dataa(\register_file|Mux54~3_combout ),
	.datab(\register_file|Mux62~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector33~0 .lut_mask = 16'hF0AC;
defparam \LSU|Output_Periph|HEX|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector33~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector33~1_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|Selector33~0_combout  & ((\register_file|Mux38~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector33~0_combout  & 
// (\register_file|Mux46~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & (((\LSU|Output_Periph|HEX|Selector33~0_combout ))))

	.dataa(\register_file|Mux46~3_combout ),
	.datab(\register_file|Mux38~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector33~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector33~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][1] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector33~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][1]~regout ));

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector32~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector32~0_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & ((\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ) # ((\register_file|Mux45~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout  & 
// (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\register_file|Mux61~3_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[3][1]~14_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux45~3_combout ),
	.datad(\register_file|Mux61~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector32~0 .lut_mask = 16'hB9A8;
defparam \LSU|Output_Periph|HEX|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector32~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector32~1_combout  = (\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & ((\LSU|Output_Periph|HEX|Selector32~0_combout  & (\register_file|Mux37~3_combout )) # (!\LSU|Output_Periph|HEX|Selector32~0_combout  & 
// ((\register_file|Mux53~3_combout ))))) # (!\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout  & (((\LSU|Output_Periph|HEX|Selector32~0_combout ))))

	.dataa(\register_file|Mux37~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[3][1]~15_combout ),
	.datac(\register_file|Mux53~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector32~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector32~1 .lut_mask = 16'hBBC0;
defparam \LSU|Output_Periph|HEX|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N17
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[3][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector32~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[3][2]~regout ));

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector20~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector20~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & ((\register_file|Mux47~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & 
// (((\register_file|Mux63~7_combout  & !\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.datab(\register_file|Mux47~3_combout ),
	.datac(\register_file|Mux63~7_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector20~0 .lut_mask = 16'hAAD8;
defparam \LSU|Output_Periph|HEX|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector20~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector20~1_combout  = (\LSU|Output_Periph|HEX|Selector20~0_combout  & (((\register_file|Mux39~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout )))) # (!\LSU|Output_Periph|HEX|Selector20~0_combout  & 
// (\register_file|Mux55~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ))))

	.dataa(\register_file|Mux55~3_combout ),
	.datab(\LSU|Output_Periph|HEX|Selector20~0_combout ),
	.datac(\register_file|Mux39~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector20~1 .lut_mask = 16'hE2CC;
defparam \LSU|Output_Periph|HEX|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N19
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][0]~regout ));

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector18~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector18~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout 
//  & ((\register_file|Mux45~3_combout ))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & (\register_file|Mux61~3_combout ))))

	.dataa(\register_file|Mux61~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datac(\register_file|Mux45~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector18~0 .lut_mask = 16'hFC22;
defparam \LSU|Output_Periph|HEX|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector18~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector18~1_combout  = (\LSU|Output_Periph|HEX|Selector18~0_combout  & (((\register_file|Mux37~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout )))) # (!\LSU|Output_Periph|HEX|Selector18~0_combout  & 
// (\register_file|Mux53~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ))))

	.dataa(\register_file|Mux53~3_combout ),
	.datab(\LSU|Output_Periph|HEX|Selector18~0_combout ),
	.datac(\register_file|Mux37~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector18~1 .lut_mask = 16'hE2CC;
defparam \LSU|Output_Periph|HEX|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N25
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][2]~regout ));

// Location: LCCOMB_X22_Y13_N20
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector16~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector16~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout 
//  & (\register_file|Mux43~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & ((\register_file|Mux59~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datab(\register_file|Mux43~3_combout ),
	.datac(\register_file|Mux59~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector16~0 .lut_mask = 16'hEE50;
defparam \LSU|Output_Periph|HEX|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector16~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector16~1_combout  = (\LSU|Output_Periph|HEX|Selector16~0_combout  & (((\register_file|Mux35~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout )))) # (!\LSU|Output_Periph|HEX|Selector16~0_combout  & 
// (\register_file|Mux51~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ))))

	.dataa(\register_file|Mux51~3_combout ),
	.datab(\register_file|Mux35~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector16~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector16~1 .lut_mask = 16'hCAF0;
defparam \LSU|Output_Periph|HEX|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N7
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][4]~regout ));

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector15~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector15~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\register_file|Mux50~3_combout ) # (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & 
// (\register_file|Mux58~3_combout  & ((!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ))))

	.dataa(\register_file|Mux58~3_combout ),
	.datab(\register_file|Mux50~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector15~0 .lut_mask = 16'hF0CA;
defparam \LSU|Output_Periph|HEX|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector15~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector15~1_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & ((\LSU|Output_Periph|HEX|Selector15~0_combout  & ((\register_file|Mux34~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector15~0_combout  & 
// (\register_file|Mux42~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & (((\LSU|Output_Periph|HEX|Selector15~0_combout ))))

	.dataa(\register_file|Mux42~3_combout ),
	.datab(\register_file|Mux34~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector15~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector15~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N29
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector15~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][5]~regout ));

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector14~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector14~0_combout  = (\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & (((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout  & ((\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout 
//  & (\register_file|Mux41~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout  & ((\register_file|Mux57~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.datab(\register_file|Mux41~3_combout ),
	.datac(\register_file|Mux57~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~22_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector14~0 .lut_mask = 16'hEE50;
defparam \LSU|Output_Periph|HEX|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector14~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector14~1_combout  = (\LSU|Output_Periph|HEX|Selector14~0_combout  & ((\register_file|Mux33~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout )))) # (!\LSU|Output_Periph|HEX|Selector14~0_combout  & 
// (((\register_file|Mux49~3_combout  & \LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ))))

	.dataa(\register_file|Mux33~3_combout ),
	.datab(\register_file|Mux49~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector14~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[5][6]~23_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector14~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N13
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[5][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[5][6]~regout ));

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector13~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector13~1_combout  = (\LSU|Output_Periph|HEX|Selector13~0_combout  & (((\register_file|Mux39~3_combout ) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|Selector13~0_combout  & 
// (\register_file|Mux55~3_combout  & ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\LSU|Output_Periph|HEX|Selector13~0_combout ),
	.datab(\register_file|Mux55~3_combout ),
	.datac(\register_file|Mux39~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector13~1 .lut_mask = 16'hE4AA;
defparam \LSU|Output_Periph|HEX|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N3
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector13~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][0]~regout ));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector11~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector11~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\register_file|Mux45~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & 
// (((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & \register_file|Mux61~3_combout ))))

	.dataa(\register_file|Mux45~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.datad(\register_file|Mux61~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector11~0 .lut_mask = 16'hCBC8;
defparam \LSU|Output_Periph|HEX|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector11~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector11~1_combout  = (\LSU|Output_Periph|HEX|Selector11~0_combout  & ((\register_file|Mux37~3_combout ) # ((!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout )))) # (!\LSU|Output_Periph|HEX|Selector11~0_combout  & 
// (((\register_file|Mux53~3_combout  & \LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ))))

	.dataa(\register_file|Mux37~3_combout ),
	.datab(\register_file|Mux53~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector11~0_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector11~1 .lut_mask = 16'hACF0;
defparam \LSU|Output_Periph|HEX|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N7
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector11~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ));

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector10~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector10~0_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & (((\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ) # (\register_file|Mux52~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout  & 
// (\register_file|Mux60~3_combout  & (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout )))

	.dataa(\register_file|Mux60~3_combout ),
	.datab(\LSU|Output_Periph|HEX|hex_io[6][0]~27_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datad(\register_file|Mux52~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector10~0 .lut_mask = 16'hCEC2;
defparam \LSU|Output_Periph|HEX|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector10~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector10~1_combout  = (\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & ((\LSU|Output_Periph|HEX|Selector10~0_combout  & (\register_file|Mux36~3_combout )) # (!\LSU|Output_Periph|HEX|Selector10~0_combout  & 
// ((\register_file|Mux44~3_combout ))))) # (!\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout  & (((\LSU|Output_Periph|HEX|Selector10~0_combout ))))

	.dataa(\register_file|Mux36~3_combout ),
	.datab(\register_file|Mux44~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[6][0]~26_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector10~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector10~1 .lut_mask = 16'hAFC0;
defparam \LSU|Output_Periph|HEX|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N7
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[6][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[6][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ));

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector6~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector6~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  
// & (\register_file|Mux47~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & ((\register_file|Mux63~7_combout )))))

	.dataa(\register_file|Mux47~3_combout ),
	.datab(\register_file|Mux63~7_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector6~0 .lut_mask = 16'hFA0C;
defparam \LSU|Output_Periph|HEX|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector6~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector6~1_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|Selector6~0_combout  & ((\register_file|Mux39~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector6~0_combout  & 
// (\register_file|Mux55~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|Selector6~0_combout ))))

	.dataa(\register_file|Mux55~3_combout ),
	.datab(\register_file|Mux39~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector6~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector6~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N15
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][0]~regout ));

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector4~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector4~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  
// & (\register_file|Mux45~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & ((\register_file|Mux61~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datab(\register_file|Mux45~3_combout ),
	.datac(\register_file|Mux61~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector4~0 .lut_mask = 16'hEE50;
defparam \LSU|Output_Periph|HEX|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector4~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector4~1_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|Selector4~0_combout  & ((\register_file|Mux37~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector4~0_combout  & 
// (\register_file|Mux53~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|Selector4~0_combout ))))

	.dataa(\register_file|Mux53~3_combout ),
	.datab(\register_file|Mux37~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector4~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector4~1 .lut_mask = 16'hCFA0;
defparam \LSU|Output_Periph|HEX|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N19
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][2] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][2]~regout ));

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \register_file|Mux42~3 (
// Equation(s):
// \register_file|Mux42~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux42~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\register_file|Mux63~6_combout ),
	.datad(\register_file|Mux42~2_combout ),
	.cin(gnd),
	.combout(\register_file|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux42~3 .lut_mask = 16'h0F00;
defparam \register_file|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector1~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector1~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\register_file|Mux50~3_combout ) # ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & 
// (((\register_file|Mux58~3_combout  & !\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datab(\register_file|Mux50~3_combout ),
	.datac(\register_file|Mux58~3_combout ),
	.datad(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector1~0 .lut_mask = 16'hAAD8;
defparam \LSU|Output_Periph|HEX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector1~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector1~1_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & ((\LSU|Output_Periph|HEX|Selector1~0_combout  & ((\register_file|Mux34~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector1~0_combout  & 
// (\register_file|Mux42~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & (((\LSU|Output_Periph|HEX|Selector1~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.datab(\register_file|Mux42~3_combout ),
	.datac(\LSU|Output_Periph|HEX|Selector1~0_combout ),
	.datad(\register_file|Mux34~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector1~1 .lut_mask = 16'hF858;
defparam \LSU|Output_Periph|HEX|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N5
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][5]~regout ));

// Location: LCCOMB_X23_Y12_N22
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector0~0 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector0~0_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  
// & (\register_file|Mux41~3_combout )) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout  & ((\register_file|Mux57~3_combout )))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datab(\register_file|Mux41~3_combout ),
	.datac(\LSU|Output_Periph|HEX|hex_io[7][5]~30_combout ),
	.datad(\register_file|Mux57~3_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector0~0 .lut_mask = 16'hE5E0;
defparam \LSU|Output_Periph|HEX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \LSU|Output_Periph|HEX|Selector0~1 (
// Equation(s):
// \LSU|Output_Periph|HEX|Selector0~1_combout  = (\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & ((\LSU|Output_Periph|HEX|Selector0~0_combout  & ((\register_file|Mux33~3_combout ))) # (!\LSU|Output_Periph|HEX|Selector0~0_combout  & 
// (\register_file|Mux49~3_combout )))) # (!\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout  & (((\LSU|Output_Periph|HEX|Selector0~0_combout ))))

	.dataa(\LSU|Output_Periph|HEX|hex_io[7][5]~31_combout ),
	.datab(\register_file|Mux49~3_combout ),
	.datac(\register_file|Mux33~3_combout ),
	.datad(\LSU|Output_Periph|HEX|Selector0~0_combout ),
	.cin(gnd),
	.combout(\LSU|Output_Periph|HEX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LSU|Output_Periph|HEX|Selector0~1 .lut_mask = 16'hF588;
defparam \LSU|Output_Periph|HEX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \LSU|Output_Periph|HEX|hex_io[7][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\LSU|Output_Periph|HEX|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LSU|Output_Periph|HEX|hex_io[7][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LSU|Output_Periph|HEX|hex_io[7][6]~regout ));

// Location: LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \register_file|Mux32~3 (
// Equation(s):
// \register_file|Mux32~3_combout  = (!\register_file|Mux63~6_combout  & \register_file|Mux32~2_combout )

	.dataa(vcc),
	.datab(\register_file|Mux63~6_combout ),
	.datac(\register_file|Mux32~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|Mux32~3 .lut_mask = 16'h3030;
defparam \register_file|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N9
cycloneii_lcell_ff \PC|PC_out[9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[9].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [9]));

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S (
// Equation(s):
// \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout  = \PC|PC_out [18] $ (\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout )

	.dataa(\PC|PC_out [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout ),
	.cout());
// synopsys translate_off
defparam \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S .lut_mask = 16'h55AA;
defparam \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N11
cycloneii_lcell_ff \PC|PC_out[18] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_incremented|PC_incremented|generate_64bit_adder[18].F|S~combout ),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [18]));

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \PC|PC_out[23]~feeder (
// Equation(s):
// \PC|PC_out[23]~feeder_combout  = \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_incremented|PC_incremented|generate_64bit_adder[23].F|S~combout ),
	.cin(gnd),
	.combout(\PC|PC_out[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC_out[23]~feeder .lut_mask = 16'hFF00;
defparam \PC|PC_out[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N21
cycloneii_lcell_ff \PC|PC_out[23] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\PC|PC_out[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PC_out [23]));

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \Instruction_Memory|Mux28~1 (
// Equation(s):
// \Instruction_Memory|Mux28~1_combout  = (\PC|PC_out [3] & (!\PC|PC_out [5] & (!\PC|PC_out [2] & \PC|PC_out [4])))

	.dataa(\PC|PC_out [3]),
	.datab(\PC|PC_out [5]),
	.datac(\PC|PC_out [2]),
	.datad(\PC|PC_out [4]),
	.cin(gnd),
	.combout(\Instruction_Memory|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Memory|Mux28~1 .lut_mask = 16'h0200;
defparam \Instruction_Memory|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \register_file|regs[26][0] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][0]~regout ));

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \register_file|regs[26][3] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][3]~regout ));

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \register_file|regs[26][4] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][4]~regout ));

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \register_file|regs[26][5]~feeder (
// Equation(s):
// \register_file|regs[26][5]~feeder_combout  = \register_file|regs~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~16_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][5]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N17
cycloneii_lcell_ff \register_file|regs[26][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][5]~regout ));

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \register_file|regs[26][7]~feeder (
// Equation(s):
// \register_file|regs[26][7]~feeder_combout  = \register_file|regs~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~18_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][7]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N29
cycloneii_lcell_ff \register_file|regs[26][7] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][7]~regout ));

// Location: LCFF_X23_Y20_N11
cycloneii_lcell_ff \register_file|regs[26][8] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][8]~regout ));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \register_file|regs[26][15]~feeder (
// Equation(s):
// \register_file|regs[26][15]~feeder_combout  = \register_file|regs~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~26_combout ),
	.cin(gnd),
	.combout(\register_file|regs[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[26][15]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N25
cycloneii_lcell_ff \register_file|regs[26][15] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[26][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][15]~regout ));

// Location: LCFF_X21_Y20_N17
cycloneii_lcell_ff \register_file|regs[26][16] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][16]~regout ));

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \register_file|regs[26][17] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][17]~regout ));

// Location: LCFF_X24_Y14_N31
cycloneii_lcell_ff \register_file|regs[26][25] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][25]~regout ));

// Location: LCFF_X24_Y14_N27
cycloneii_lcell_ff \register_file|regs[26][27] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][27]~regout ));

// Location: LCFF_X27_Y15_N31
cycloneii_lcell_ff \register_file|regs[26][28] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][28]~regout ));

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \register_file|regs[26][30] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][30]~regout ));

// Location: LCFF_X22_Y21_N31
cycloneii_lcell_ff \register_file|regs[26][31] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_Unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[26][31]~regout ));

// Location: LCFF_X28_Y15_N15
cycloneii_lcell_ff \register_file|regs[25][5] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][5]~regout ));

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \register_file|regs[25][6] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][6]~regout ));

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \register_file|regs[25][9] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][9]~regout ));

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \register_file|regs[25][12] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][12]~regout ));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \register_file|regs[25][20]~feeder (
// Equation(s):
// \register_file|regs[25][20]~feeder_combout  = \register_file|regs~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~31_combout ),
	.cin(gnd),
	.combout(\register_file|regs[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][20]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N13
cycloneii_lcell_ff \register_file|regs[25][20] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[25][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][20]~regout ));

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \register_file|regs[25][21] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][21]~regout ));

// Location: LCFF_X29_Y19_N23
cycloneii_lcell_ff \register_file|regs[25][26] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][26]~regout ));

// Location: LCCOMB_X29_Y14_N10
cycloneii_lcell_comb \register_file|regs[25][27]~feeder (
// Equation(s):
// \register_file|regs[25][27]~feeder_combout  = \register_file|regs~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register_file|regs~38_combout ),
	.cin(gnd),
	.combout(\register_file|regs[25][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_file|regs[25][27]~feeder .lut_mask = 16'hFF00;
defparam \register_file|regs[25][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N11
cycloneii_lcell_ff \register_file|regs[25][27] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(\register_file|regs[25][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][27]~regout ));

// Location: LCFF_X23_Y21_N13
cycloneii_lcell_ff \register_file|regs[25][31] (
	.clk(\clock_divier|dff1|q~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\register_file|regs~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_file|regs[25][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file|regs[25][31]~regout ));

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[0]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[0]));
// synopsys translate_off
defparam \o_io_lcd[0]~I .input_async_reset = "none";
defparam \o_io_lcd[0]~I .input_power_up = "low";
defparam \o_io_lcd[0]~I .input_register_mode = "none";
defparam \o_io_lcd[0]~I .input_sync_reset = "none";
defparam \o_io_lcd[0]~I .oe_async_reset = "none";
defparam \o_io_lcd[0]~I .oe_power_up = "low";
defparam \o_io_lcd[0]~I .oe_register_mode = "none";
defparam \o_io_lcd[0]~I .oe_sync_reset = "none";
defparam \o_io_lcd[0]~I .operation_mode = "output";
defparam \o_io_lcd[0]~I .output_async_reset = "none";
defparam \o_io_lcd[0]~I .output_power_up = "low";
defparam \o_io_lcd[0]~I .output_register_mode = "none";
defparam \o_io_lcd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[1]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[1]));
// synopsys translate_off
defparam \o_io_lcd[1]~I .input_async_reset = "none";
defparam \o_io_lcd[1]~I .input_power_up = "low";
defparam \o_io_lcd[1]~I .input_register_mode = "none";
defparam \o_io_lcd[1]~I .input_sync_reset = "none";
defparam \o_io_lcd[1]~I .oe_async_reset = "none";
defparam \o_io_lcd[1]~I .oe_power_up = "low";
defparam \o_io_lcd[1]~I .oe_register_mode = "none";
defparam \o_io_lcd[1]~I .oe_sync_reset = "none";
defparam \o_io_lcd[1]~I .operation_mode = "output";
defparam \o_io_lcd[1]~I .output_async_reset = "none";
defparam \o_io_lcd[1]~I .output_power_up = "low";
defparam \o_io_lcd[1]~I .output_register_mode = "none";
defparam \o_io_lcd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[2]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[2]));
// synopsys translate_off
defparam \o_io_lcd[2]~I .input_async_reset = "none";
defparam \o_io_lcd[2]~I .input_power_up = "low";
defparam \o_io_lcd[2]~I .input_register_mode = "none";
defparam \o_io_lcd[2]~I .input_sync_reset = "none";
defparam \o_io_lcd[2]~I .oe_async_reset = "none";
defparam \o_io_lcd[2]~I .oe_power_up = "low";
defparam \o_io_lcd[2]~I .oe_register_mode = "none";
defparam \o_io_lcd[2]~I .oe_sync_reset = "none";
defparam \o_io_lcd[2]~I .operation_mode = "output";
defparam \o_io_lcd[2]~I .output_async_reset = "none";
defparam \o_io_lcd[2]~I .output_power_up = "low";
defparam \o_io_lcd[2]~I .output_register_mode = "none";
defparam \o_io_lcd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[3]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[3]));
// synopsys translate_off
defparam \o_io_lcd[3]~I .input_async_reset = "none";
defparam \o_io_lcd[3]~I .input_power_up = "low";
defparam \o_io_lcd[3]~I .input_register_mode = "none";
defparam \o_io_lcd[3]~I .input_sync_reset = "none";
defparam \o_io_lcd[3]~I .oe_async_reset = "none";
defparam \o_io_lcd[3]~I .oe_power_up = "low";
defparam \o_io_lcd[3]~I .oe_register_mode = "none";
defparam \o_io_lcd[3]~I .oe_sync_reset = "none";
defparam \o_io_lcd[3]~I .operation_mode = "output";
defparam \o_io_lcd[3]~I .output_async_reset = "none";
defparam \o_io_lcd[3]~I .output_power_up = "low";
defparam \o_io_lcd[3]~I .output_register_mode = "none";
defparam \o_io_lcd[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[4]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[4]));
// synopsys translate_off
defparam \o_io_lcd[4]~I .input_async_reset = "none";
defparam \o_io_lcd[4]~I .input_power_up = "low";
defparam \o_io_lcd[4]~I .input_register_mode = "none";
defparam \o_io_lcd[4]~I .input_sync_reset = "none";
defparam \o_io_lcd[4]~I .oe_async_reset = "none";
defparam \o_io_lcd[4]~I .oe_power_up = "low";
defparam \o_io_lcd[4]~I .oe_register_mode = "none";
defparam \o_io_lcd[4]~I .oe_sync_reset = "none";
defparam \o_io_lcd[4]~I .operation_mode = "output";
defparam \o_io_lcd[4]~I .output_async_reset = "none";
defparam \o_io_lcd[4]~I .output_power_up = "low";
defparam \o_io_lcd[4]~I .output_register_mode = "none";
defparam \o_io_lcd[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[5]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[5]));
// synopsys translate_off
defparam \o_io_lcd[5]~I .input_async_reset = "none";
defparam \o_io_lcd[5]~I .input_power_up = "low";
defparam \o_io_lcd[5]~I .input_register_mode = "none";
defparam \o_io_lcd[5]~I .input_sync_reset = "none";
defparam \o_io_lcd[5]~I .oe_async_reset = "none";
defparam \o_io_lcd[5]~I .oe_power_up = "low";
defparam \o_io_lcd[5]~I .oe_register_mode = "none";
defparam \o_io_lcd[5]~I .oe_sync_reset = "none";
defparam \o_io_lcd[5]~I .operation_mode = "output";
defparam \o_io_lcd[5]~I .output_async_reset = "none";
defparam \o_io_lcd[5]~I .output_power_up = "low";
defparam \o_io_lcd[5]~I .output_register_mode = "none";
defparam \o_io_lcd[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[6]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[6]));
// synopsys translate_off
defparam \o_io_lcd[6]~I .input_async_reset = "none";
defparam \o_io_lcd[6]~I .input_power_up = "low";
defparam \o_io_lcd[6]~I .input_register_mode = "none";
defparam \o_io_lcd[6]~I .input_sync_reset = "none";
defparam \o_io_lcd[6]~I .oe_async_reset = "none";
defparam \o_io_lcd[6]~I .oe_power_up = "low";
defparam \o_io_lcd[6]~I .oe_register_mode = "none";
defparam \o_io_lcd[6]~I .oe_sync_reset = "none";
defparam \o_io_lcd[6]~I .operation_mode = "output";
defparam \o_io_lcd[6]~I .output_async_reset = "none";
defparam \o_io_lcd[6]~I .output_power_up = "low";
defparam \o_io_lcd[6]~I .output_register_mode = "none";
defparam \o_io_lcd[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[7]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[7]));
// synopsys translate_off
defparam \o_io_lcd[7]~I .input_async_reset = "none";
defparam \o_io_lcd[7]~I .input_power_up = "low";
defparam \o_io_lcd[7]~I .input_register_mode = "none";
defparam \o_io_lcd[7]~I .input_sync_reset = "none";
defparam \o_io_lcd[7]~I .oe_async_reset = "none";
defparam \o_io_lcd[7]~I .oe_power_up = "low";
defparam \o_io_lcd[7]~I .oe_register_mode = "none";
defparam \o_io_lcd[7]~I .oe_sync_reset = "none";
defparam \o_io_lcd[7]~I .operation_mode = "output";
defparam \o_io_lcd[7]~I .output_async_reset = "none";
defparam \o_io_lcd[7]~I .output_power_up = "low";
defparam \o_io_lcd[7]~I .output_register_mode = "none";
defparam \o_io_lcd[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[8]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[8]));
// synopsys translate_off
defparam \o_io_lcd[8]~I .input_async_reset = "none";
defparam \o_io_lcd[8]~I .input_power_up = "low";
defparam \o_io_lcd[8]~I .input_register_mode = "none";
defparam \o_io_lcd[8]~I .input_sync_reset = "none";
defparam \o_io_lcd[8]~I .oe_async_reset = "none";
defparam \o_io_lcd[8]~I .oe_power_up = "low";
defparam \o_io_lcd[8]~I .oe_register_mode = "none";
defparam \o_io_lcd[8]~I .oe_sync_reset = "none";
defparam \o_io_lcd[8]~I .operation_mode = "output";
defparam \o_io_lcd[8]~I .output_async_reset = "none";
defparam \o_io_lcd[8]~I .output_power_up = "low";
defparam \o_io_lcd[8]~I .output_register_mode = "none";
defparam \o_io_lcd[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[9]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[9]));
// synopsys translate_off
defparam \o_io_lcd[9]~I .input_async_reset = "none";
defparam \o_io_lcd[9]~I .input_power_up = "low";
defparam \o_io_lcd[9]~I .input_register_mode = "none";
defparam \o_io_lcd[9]~I .input_sync_reset = "none";
defparam \o_io_lcd[9]~I .oe_async_reset = "none";
defparam \o_io_lcd[9]~I .oe_power_up = "low";
defparam \o_io_lcd[9]~I .oe_register_mode = "none";
defparam \o_io_lcd[9]~I .oe_sync_reset = "none";
defparam \o_io_lcd[9]~I .operation_mode = "output";
defparam \o_io_lcd[9]~I .output_async_reset = "none";
defparam \o_io_lcd[9]~I .output_power_up = "low";
defparam \o_io_lcd[9]~I .output_register_mode = "none";
defparam \o_io_lcd[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[10]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[10]));
// synopsys translate_off
defparam \o_io_lcd[10]~I .input_async_reset = "none";
defparam \o_io_lcd[10]~I .input_power_up = "low";
defparam \o_io_lcd[10]~I .input_register_mode = "none";
defparam \o_io_lcd[10]~I .input_sync_reset = "none";
defparam \o_io_lcd[10]~I .oe_async_reset = "none";
defparam \o_io_lcd[10]~I .oe_power_up = "low";
defparam \o_io_lcd[10]~I .oe_register_mode = "none";
defparam \o_io_lcd[10]~I .oe_sync_reset = "none";
defparam \o_io_lcd[10]~I .operation_mode = "output";
defparam \o_io_lcd[10]~I .output_async_reset = "none";
defparam \o_io_lcd[10]~I .output_power_up = "low";
defparam \o_io_lcd[10]~I .output_register_mode = "none";
defparam \o_io_lcd[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_lcd[11]~I (
	.datain(\LSU|Output_Periph|LCD|o_io_lcd [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_lcd[11]));
// synopsys translate_off
defparam \o_io_lcd[11]~I .input_async_reset = "none";
defparam \o_io_lcd[11]~I .input_power_up = "low";
defparam \o_io_lcd[11]~I .input_register_mode = "none";
defparam \o_io_lcd[11]~I .input_sync_reset = "none";
defparam \o_io_lcd[11]~I .oe_async_reset = "none";
defparam \o_io_lcd[11]~I .oe_power_up = "low";
defparam \o_io_lcd[11]~I .oe_register_mode = "none";
defparam \o_io_lcd[11]~I .oe_sync_reset = "none";
defparam \o_io_lcd[11]~I .operation_mode = "output";
defparam \o_io_lcd[11]~I .output_async_reset = "none";
defparam \o_io_lcd[11]~I .output_power_up = "low";
defparam \o_io_lcd[11]~I .output_register_mode = "none";
defparam \o_io_lcd[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[0]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[0]));
// synopsys translate_off
defparam \o_io_ledg[0]~I .input_async_reset = "none";
defparam \o_io_ledg[0]~I .input_power_up = "low";
defparam \o_io_ledg[0]~I .input_register_mode = "none";
defparam \o_io_ledg[0]~I .input_sync_reset = "none";
defparam \o_io_ledg[0]~I .oe_async_reset = "none";
defparam \o_io_ledg[0]~I .oe_power_up = "low";
defparam \o_io_ledg[0]~I .oe_register_mode = "none";
defparam \o_io_ledg[0]~I .oe_sync_reset = "none";
defparam \o_io_ledg[0]~I .operation_mode = "output";
defparam \o_io_ledg[0]~I .output_async_reset = "none";
defparam \o_io_ledg[0]~I .output_power_up = "low";
defparam \o_io_ledg[0]~I .output_register_mode = "none";
defparam \o_io_ledg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[1]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[1]));
// synopsys translate_off
defparam \o_io_ledg[1]~I .input_async_reset = "none";
defparam \o_io_ledg[1]~I .input_power_up = "low";
defparam \o_io_ledg[1]~I .input_register_mode = "none";
defparam \o_io_ledg[1]~I .input_sync_reset = "none";
defparam \o_io_ledg[1]~I .oe_async_reset = "none";
defparam \o_io_ledg[1]~I .oe_power_up = "low";
defparam \o_io_ledg[1]~I .oe_register_mode = "none";
defparam \o_io_ledg[1]~I .oe_sync_reset = "none";
defparam \o_io_ledg[1]~I .operation_mode = "output";
defparam \o_io_ledg[1]~I .output_async_reset = "none";
defparam \o_io_ledg[1]~I .output_power_up = "low";
defparam \o_io_ledg[1]~I .output_register_mode = "none";
defparam \o_io_ledg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[2]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[2]));
// synopsys translate_off
defparam \o_io_ledg[2]~I .input_async_reset = "none";
defparam \o_io_ledg[2]~I .input_power_up = "low";
defparam \o_io_ledg[2]~I .input_register_mode = "none";
defparam \o_io_ledg[2]~I .input_sync_reset = "none";
defparam \o_io_ledg[2]~I .oe_async_reset = "none";
defparam \o_io_ledg[2]~I .oe_power_up = "low";
defparam \o_io_ledg[2]~I .oe_register_mode = "none";
defparam \o_io_ledg[2]~I .oe_sync_reset = "none";
defparam \o_io_ledg[2]~I .operation_mode = "output";
defparam \o_io_ledg[2]~I .output_async_reset = "none";
defparam \o_io_ledg[2]~I .output_power_up = "low";
defparam \o_io_ledg[2]~I .output_register_mode = "none";
defparam \o_io_ledg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[3]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[3]));
// synopsys translate_off
defparam \o_io_ledg[3]~I .input_async_reset = "none";
defparam \o_io_ledg[3]~I .input_power_up = "low";
defparam \o_io_ledg[3]~I .input_register_mode = "none";
defparam \o_io_ledg[3]~I .input_sync_reset = "none";
defparam \o_io_ledg[3]~I .oe_async_reset = "none";
defparam \o_io_ledg[3]~I .oe_power_up = "low";
defparam \o_io_ledg[3]~I .oe_register_mode = "none";
defparam \o_io_ledg[3]~I .oe_sync_reset = "none";
defparam \o_io_ledg[3]~I .operation_mode = "output";
defparam \o_io_ledg[3]~I .output_async_reset = "none";
defparam \o_io_ledg[3]~I .output_power_up = "low";
defparam \o_io_ledg[3]~I .output_register_mode = "none";
defparam \o_io_ledg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[4]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[4]));
// synopsys translate_off
defparam \o_io_ledg[4]~I .input_async_reset = "none";
defparam \o_io_ledg[4]~I .input_power_up = "low";
defparam \o_io_ledg[4]~I .input_register_mode = "none";
defparam \o_io_ledg[4]~I .input_sync_reset = "none";
defparam \o_io_ledg[4]~I .oe_async_reset = "none";
defparam \o_io_ledg[4]~I .oe_power_up = "low";
defparam \o_io_ledg[4]~I .oe_register_mode = "none";
defparam \o_io_ledg[4]~I .oe_sync_reset = "none";
defparam \o_io_ledg[4]~I .operation_mode = "output";
defparam \o_io_ledg[4]~I .output_async_reset = "none";
defparam \o_io_ledg[4]~I .output_power_up = "low";
defparam \o_io_ledg[4]~I .output_register_mode = "none";
defparam \o_io_ledg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[5]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[5]));
// synopsys translate_off
defparam \o_io_ledg[5]~I .input_async_reset = "none";
defparam \o_io_ledg[5]~I .input_power_up = "low";
defparam \o_io_ledg[5]~I .input_register_mode = "none";
defparam \o_io_ledg[5]~I .input_sync_reset = "none";
defparam \o_io_ledg[5]~I .oe_async_reset = "none";
defparam \o_io_ledg[5]~I .oe_power_up = "low";
defparam \o_io_ledg[5]~I .oe_register_mode = "none";
defparam \o_io_ledg[5]~I .oe_sync_reset = "none";
defparam \o_io_ledg[5]~I .operation_mode = "output";
defparam \o_io_ledg[5]~I .output_async_reset = "none";
defparam \o_io_ledg[5]~I .output_power_up = "low";
defparam \o_io_ledg[5]~I .output_register_mode = "none";
defparam \o_io_ledg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[6]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[6]));
// synopsys translate_off
defparam \o_io_ledg[6]~I .input_async_reset = "none";
defparam \o_io_ledg[6]~I .input_power_up = "low";
defparam \o_io_ledg[6]~I .input_register_mode = "none";
defparam \o_io_ledg[6]~I .input_sync_reset = "none";
defparam \o_io_ledg[6]~I .oe_async_reset = "none";
defparam \o_io_ledg[6]~I .oe_power_up = "low";
defparam \o_io_ledg[6]~I .oe_register_mode = "none";
defparam \o_io_ledg[6]~I .oe_sync_reset = "none";
defparam \o_io_ledg[6]~I .operation_mode = "output";
defparam \o_io_ledg[6]~I .output_async_reset = "none";
defparam \o_io_ledg[6]~I .output_power_up = "low";
defparam \o_io_ledg[6]~I .output_register_mode = "none";
defparam \o_io_ledg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledg[7]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledg[7]));
// synopsys translate_off
defparam \o_io_ledg[7]~I .input_async_reset = "none";
defparam \o_io_ledg[7]~I .input_power_up = "low";
defparam \o_io_ledg[7]~I .input_register_mode = "none";
defparam \o_io_ledg[7]~I .input_sync_reset = "none";
defparam \o_io_ledg[7]~I .oe_async_reset = "none";
defparam \o_io_ledg[7]~I .oe_power_up = "low";
defparam \o_io_ledg[7]~I .oe_register_mode = "none";
defparam \o_io_ledg[7]~I .oe_sync_reset = "none";
defparam \o_io_ledg[7]~I .operation_mode = "output";
defparam \o_io_ledg[7]~I .output_async_reset = "none";
defparam \o_io_ledg[7]~I .output_power_up = "low";
defparam \o_io_ledg[7]~I .output_register_mode = "none";
defparam \o_io_ledg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[0]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[0]));
// synopsys translate_off
defparam \o_io_ledr[0]~I .input_async_reset = "none";
defparam \o_io_ledr[0]~I .input_power_up = "low";
defparam \o_io_ledr[0]~I .input_register_mode = "none";
defparam \o_io_ledr[0]~I .input_sync_reset = "none";
defparam \o_io_ledr[0]~I .oe_async_reset = "none";
defparam \o_io_ledr[0]~I .oe_power_up = "low";
defparam \o_io_ledr[0]~I .oe_register_mode = "none";
defparam \o_io_ledr[0]~I .oe_sync_reset = "none";
defparam \o_io_ledr[0]~I .operation_mode = "output";
defparam \o_io_ledr[0]~I .output_async_reset = "none";
defparam \o_io_ledr[0]~I .output_power_up = "low";
defparam \o_io_ledr[0]~I .output_register_mode = "none";
defparam \o_io_ledr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[1]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[1]));
// synopsys translate_off
defparam \o_io_ledr[1]~I .input_async_reset = "none";
defparam \o_io_ledr[1]~I .input_power_up = "low";
defparam \o_io_ledr[1]~I .input_register_mode = "none";
defparam \o_io_ledr[1]~I .input_sync_reset = "none";
defparam \o_io_ledr[1]~I .oe_async_reset = "none";
defparam \o_io_ledr[1]~I .oe_power_up = "low";
defparam \o_io_ledr[1]~I .oe_register_mode = "none";
defparam \o_io_ledr[1]~I .oe_sync_reset = "none";
defparam \o_io_ledr[1]~I .operation_mode = "output";
defparam \o_io_ledr[1]~I .output_async_reset = "none";
defparam \o_io_ledr[1]~I .output_power_up = "low";
defparam \o_io_ledr[1]~I .output_register_mode = "none";
defparam \o_io_ledr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[2]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[2]));
// synopsys translate_off
defparam \o_io_ledr[2]~I .input_async_reset = "none";
defparam \o_io_ledr[2]~I .input_power_up = "low";
defparam \o_io_ledr[2]~I .input_register_mode = "none";
defparam \o_io_ledr[2]~I .input_sync_reset = "none";
defparam \o_io_ledr[2]~I .oe_async_reset = "none";
defparam \o_io_ledr[2]~I .oe_power_up = "low";
defparam \o_io_ledr[2]~I .oe_register_mode = "none";
defparam \o_io_ledr[2]~I .oe_sync_reset = "none";
defparam \o_io_ledr[2]~I .operation_mode = "output";
defparam \o_io_ledr[2]~I .output_async_reset = "none";
defparam \o_io_ledr[2]~I .output_power_up = "low";
defparam \o_io_ledr[2]~I .output_register_mode = "none";
defparam \o_io_ledr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[3]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[3]));
// synopsys translate_off
defparam \o_io_ledr[3]~I .input_async_reset = "none";
defparam \o_io_ledr[3]~I .input_power_up = "low";
defparam \o_io_ledr[3]~I .input_register_mode = "none";
defparam \o_io_ledr[3]~I .input_sync_reset = "none";
defparam \o_io_ledr[3]~I .oe_async_reset = "none";
defparam \o_io_ledr[3]~I .oe_power_up = "low";
defparam \o_io_ledr[3]~I .oe_register_mode = "none";
defparam \o_io_ledr[3]~I .oe_sync_reset = "none";
defparam \o_io_ledr[3]~I .operation_mode = "output";
defparam \o_io_ledr[3]~I .output_async_reset = "none";
defparam \o_io_ledr[3]~I .output_power_up = "low";
defparam \o_io_ledr[3]~I .output_register_mode = "none";
defparam \o_io_ledr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[4]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[4]));
// synopsys translate_off
defparam \o_io_ledr[4]~I .input_async_reset = "none";
defparam \o_io_ledr[4]~I .input_power_up = "low";
defparam \o_io_ledr[4]~I .input_register_mode = "none";
defparam \o_io_ledr[4]~I .input_sync_reset = "none";
defparam \o_io_ledr[4]~I .oe_async_reset = "none";
defparam \o_io_ledr[4]~I .oe_power_up = "low";
defparam \o_io_ledr[4]~I .oe_register_mode = "none";
defparam \o_io_ledr[4]~I .oe_sync_reset = "none";
defparam \o_io_ledr[4]~I .operation_mode = "output";
defparam \o_io_ledr[4]~I .output_async_reset = "none";
defparam \o_io_ledr[4]~I .output_power_up = "low";
defparam \o_io_ledr[4]~I .output_register_mode = "none";
defparam \o_io_ledr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[5]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[5]));
// synopsys translate_off
defparam \o_io_ledr[5]~I .input_async_reset = "none";
defparam \o_io_ledr[5]~I .input_power_up = "low";
defparam \o_io_ledr[5]~I .input_register_mode = "none";
defparam \o_io_ledr[5]~I .input_sync_reset = "none";
defparam \o_io_ledr[5]~I .oe_async_reset = "none";
defparam \o_io_ledr[5]~I .oe_power_up = "low";
defparam \o_io_ledr[5]~I .oe_register_mode = "none";
defparam \o_io_ledr[5]~I .oe_sync_reset = "none";
defparam \o_io_ledr[5]~I .operation_mode = "output";
defparam \o_io_ledr[5]~I .output_async_reset = "none";
defparam \o_io_ledr[5]~I .output_power_up = "low";
defparam \o_io_ledr[5]~I .output_register_mode = "none";
defparam \o_io_ledr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[6]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[6]));
// synopsys translate_off
defparam \o_io_ledr[6]~I .input_async_reset = "none";
defparam \o_io_ledr[6]~I .input_power_up = "low";
defparam \o_io_ledr[6]~I .input_register_mode = "none";
defparam \o_io_ledr[6]~I .input_sync_reset = "none";
defparam \o_io_ledr[6]~I .oe_async_reset = "none";
defparam \o_io_ledr[6]~I .oe_power_up = "low";
defparam \o_io_ledr[6]~I .oe_register_mode = "none";
defparam \o_io_ledr[6]~I .oe_sync_reset = "none";
defparam \o_io_ledr[6]~I .operation_mode = "output";
defparam \o_io_ledr[6]~I .output_async_reset = "none";
defparam \o_io_ledr[6]~I .output_power_up = "low";
defparam \o_io_ledr[6]~I .output_register_mode = "none";
defparam \o_io_ledr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[7]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[7]));
// synopsys translate_off
defparam \o_io_ledr[7]~I .input_async_reset = "none";
defparam \o_io_ledr[7]~I .input_power_up = "low";
defparam \o_io_ledr[7]~I .input_register_mode = "none";
defparam \o_io_ledr[7]~I .input_sync_reset = "none";
defparam \o_io_ledr[7]~I .oe_async_reset = "none";
defparam \o_io_ledr[7]~I .oe_power_up = "low";
defparam \o_io_ledr[7]~I .oe_register_mode = "none";
defparam \o_io_ledr[7]~I .oe_sync_reset = "none";
defparam \o_io_ledr[7]~I .operation_mode = "output";
defparam \o_io_ledr[7]~I .output_async_reset = "none";
defparam \o_io_ledr[7]~I .output_power_up = "low";
defparam \o_io_ledr[7]~I .output_register_mode = "none";
defparam \o_io_ledr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[8]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[8]));
// synopsys translate_off
defparam \o_io_ledr[8]~I .input_async_reset = "none";
defparam \o_io_ledr[8]~I .input_power_up = "low";
defparam \o_io_ledr[8]~I .input_register_mode = "none";
defparam \o_io_ledr[8]~I .input_sync_reset = "none";
defparam \o_io_ledr[8]~I .oe_async_reset = "none";
defparam \o_io_ledr[8]~I .oe_power_up = "low";
defparam \o_io_ledr[8]~I .oe_register_mode = "none";
defparam \o_io_ledr[8]~I .oe_sync_reset = "none";
defparam \o_io_ledr[8]~I .operation_mode = "output";
defparam \o_io_ledr[8]~I .output_async_reset = "none";
defparam \o_io_ledr[8]~I .output_power_up = "low";
defparam \o_io_ledr[8]~I .output_register_mode = "none";
defparam \o_io_ledr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[9]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[9]));
// synopsys translate_off
defparam \o_io_ledr[9]~I .input_async_reset = "none";
defparam \o_io_ledr[9]~I .input_power_up = "low";
defparam \o_io_ledr[9]~I .input_register_mode = "none";
defparam \o_io_ledr[9]~I .input_sync_reset = "none";
defparam \o_io_ledr[9]~I .oe_async_reset = "none";
defparam \o_io_ledr[9]~I .oe_power_up = "low";
defparam \o_io_ledr[9]~I .oe_register_mode = "none";
defparam \o_io_ledr[9]~I .oe_sync_reset = "none";
defparam \o_io_ledr[9]~I .operation_mode = "output";
defparam \o_io_ledr[9]~I .output_async_reset = "none";
defparam \o_io_ledr[9]~I .output_power_up = "low";
defparam \o_io_ledr[9]~I .output_register_mode = "none";
defparam \o_io_ledr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[10]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[10]));
// synopsys translate_off
defparam \o_io_ledr[10]~I .input_async_reset = "none";
defparam \o_io_ledr[10]~I .input_power_up = "low";
defparam \o_io_ledr[10]~I .input_register_mode = "none";
defparam \o_io_ledr[10]~I .input_sync_reset = "none";
defparam \o_io_ledr[10]~I .oe_async_reset = "none";
defparam \o_io_ledr[10]~I .oe_power_up = "low";
defparam \o_io_ledr[10]~I .oe_register_mode = "none";
defparam \o_io_ledr[10]~I .oe_sync_reset = "none";
defparam \o_io_ledr[10]~I .operation_mode = "output";
defparam \o_io_ledr[10]~I .output_async_reset = "none";
defparam \o_io_ledr[10]~I .output_power_up = "low";
defparam \o_io_ledr[10]~I .output_register_mode = "none";
defparam \o_io_ledr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[11]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[11]));
// synopsys translate_off
defparam \o_io_ledr[11]~I .input_async_reset = "none";
defparam \o_io_ledr[11]~I .input_power_up = "low";
defparam \o_io_ledr[11]~I .input_register_mode = "none";
defparam \o_io_ledr[11]~I .input_sync_reset = "none";
defparam \o_io_ledr[11]~I .oe_async_reset = "none";
defparam \o_io_ledr[11]~I .oe_power_up = "low";
defparam \o_io_ledr[11]~I .oe_register_mode = "none";
defparam \o_io_ledr[11]~I .oe_sync_reset = "none";
defparam \o_io_ledr[11]~I .operation_mode = "output";
defparam \o_io_ledr[11]~I .output_async_reset = "none";
defparam \o_io_ledr[11]~I .output_power_up = "low";
defparam \o_io_ledr[11]~I .output_register_mode = "none";
defparam \o_io_ledr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[12]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[12]));
// synopsys translate_off
defparam \o_io_ledr[12]~I .input_async_reset = "none";
defparam \o_io_ledr[12]~I .input_power_up = "low";
defparam \o_io_ledr[12]~I .input_register_mode = "none";
defparam \o_io_ledr[12]~I .input_sync_reset = "none";
defparam \o_io_ledr[12]~I .oe_async_reset = "none";
defparam \o_io_ledr[12]~I .oe_power_up = "low";
defparam \o_io_ledr[12]~I .oe_register_mode = "none";
defparam \o_io_ledr[12]~I .oe_sync_reset = "none";
defparam \o_io_ledr[12]~I .operation_mode = "output";
defparam \o_io_ledr[12]~I .output_async_reset = "none";
defparam \o_io_ledr[12]~I .output_power_up = "low";
defparam \o_io_ledr[12]~I .output_register_mode = "none";
defparam \o_io_ledr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[13]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[13]));
// synopsys translate_off
defparam \o_io_ledr[13]~I .input_async_reset = "none";
defparam \o_io_ledr[13]~I .input_power_up = "low";
defparam \o_io_ledr[13]~I .input_register_mode = "none";
defparam \o_io_ledr[13]~I .input_sync_reset = "none";
defparam \o_io_ledr[13]~I .oe_async_reset = "none";
defparam \o_io_ledr[13]~I .oe_power_up = "low";
defparam \o_io_ledr[13]~I .oe_register_mode = "none";
defparam \o_io_ledr[13]~I .oe_sync_reset = "none";
defparam \o_io_ledr[13]~I .operation_mode = "output";
defparam \o_io_ledr[13]~I .output_async_reset = "none";
defparam \o_io_ledr[13]~I .output_power_up = "low";
defparam \o_io_ledr[13]~I .output_register_mode = "none";
defparam \o_io_ledr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[14]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[14]));
// synopsys translate_off
defparam \o_io_ledr[14]~I .input_async_reset = "none";
defparam \o_io_ledr[14]~I .input_power_up = "low";
defparam \o_io_ledr[14]~I .input_register_mode = "none";
defparam \o_io_ledr[14]~I .input_sync_reset = "none";
defparam \o_io_ledr[14]~I .oe_async_reset = "none";
defparam \o_io_ledr[14]~I .oe_power_up = "low";
defparam \o_io_ledr[14]~I .oe_register_mode = "none";
defparam \o_io_ledr[14]~I .oe_sync_reset = "none";
defparam \o_io_ledr[14]~I .operation_mode = "output";
defparam \o_io_ledr[14]~I .output_async_reset = "none";
defparam \o_io_ledr[14]~I .output_power_up = "low";
defparam \o_io_ledr[14]~I .output_register_mode = "none";
defparam \o_io_ledr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[15]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[15]));
// synopsys translate_off
defparam \o_io_ledr[15]~I .input_async_reset = "none";
defparam \o_io_ledr[15]~I .input_power_up = "low";
defparam \o_io_ledr[15]~I .input_register_mode = "none";
defparam \o_io_ledr[15]~I .input_sync_reset = "none";
defparam \o_io_ledr[15]~I .oe_async_reset = "none";
defparam \o_io_ledr[15]~I .oe_power_up = "low";
defparam \o_io_ledr[15]~I .oe_register_mode = "none";
defparam \o_io_ledr[15]~I .oe_sync_reset = "none";
defparam \o_io_ledr[15]~I .operation_mode = "output";
defparam \o_io_ledr[15]~I .output_async_reset = "none";
defparam \o_io_ledr[15]~I .output_power_up = "low";
defparam \o_io_ledr[15]~I .output_register_mode = "none";
defparam \o_io_ledr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_ledr[16]~I (
	.datain(\LSU|Output_Periph|LED|o_io_ledr [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_ledr[16]));
// synopsys translate_off
defparam \o_io_ledr[16]~I .input_async_reset = "none";
defparam \o_io_ledr[16]~I .input_power_up = "low";
defparam \o_io_ledr[16]~I .input_register_mode = "none";
defparam \o_io_ledr[16]~I .input_sync_reset = "none";
defparam \o_io_ledr[16]~I .oe_async_reset = "none";
defparam \o_io_ledr[16]~I .oe_power_up = "low";
defparam \o_io_ledr[16]~I .oe_register_mode = "none";
defparam \o_io_ledr[16]~I .oe_sync_reset = "none";
defparam \o_io_ledr[16]~I .operation_mode = "output";
defparam \o_io_ledr[16]~I .output_async_reset = "none";
defparam \o_io_ledr[16]~I .output_power_up = "low";
defparam \o_io_ledr[16]~I .output_register_mode = "none";
defparam \o_io_ledr[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[0]));
// synopsys translate_off
defparam \o_io_hex0[0]~I .input_async_reset = "none";
defparam \o_io_hex0[0]~I .input_power_up = "low";
defparam \o_io_hex0[0]~I .input_register_mode = "none";
defparam \o_io_hex0[0]~I .input_sync_reset = "none";
defparam \o_io_hex0[0]~I .oe_async_reset = "none";
defparam \o_io_hex0[0]~I .oe_power_up = "low";
defparam \o_io_hex0[0]~I .oe_register_mode = "none";
defparam \o_io_hex0[0]~I .oe_sync_reset = "none";
defparam \o_io_hex0[0]~I .operation_mode = "output";
defparam \o_io_hex0[0]~I .output_async_reset = "none";
defparam \o_io_hex0[0]~I .output_power_up = "low";
defparam \o_io_hex0[0]~I .output_register_mode = "none";
defparam \o_io_hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[1]));
// synopsys translate_off
defparam \o_io_hex0[1]~I .input_async_reset = "none";
defparam \o_io_hex0[1]~I .input_power_up = "low";
defparam \o_io_hex0[1]~I .input_register_mode = "none";
defparam \o_io_hex0[1]~I .input_sync_reset = "none";
defparam \o_io_hex0[1]~I .oe_async_reset = "none";
defparam \o_io_hex0[1]~I .oe_power_up = "low";
defparam \o_io_hex0[1]~I .oe_register_mode = "none";
defparam \o_io_hex0[1]~I .oe_sync_reset = "none";
defparam \o_io_hex0[1]~I .operation_mode = "output";
defparam \o_io_hex0[1]~I .output_async_reset = "none";
defparam \o_io_hex0[1]~I .output_power_up = "low";
defparam \o_io_hex0[1]~I .output_register_mode = "none";
defparam \o_io_hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[2]));
// synopsys translate_off
defparam \o_io_hex0[2]~I .input_async_reset = "none";
defparam \o_io_hex0[2]~I .input_power_up = "low";
defparam \o_io_hex0[2]~I .input_register_mode = "none";
defparam \o_io_hex0[2]~I .input_sync_reset = "none";
defparam \o_io_hex0[2]~I .oe_async_reset = "none";
defparam \o_io_hex0[2]~I .oe_power_up = "low";
defparam \o_io_hex0[2]~I .oe_register_mode = "none";
defparam \o_io_hex0[2]~I .oe_sync_reset = "none";
defparam \o_io_hex0[2]~I .operation_mode = "output";
defparam \o_io_hex0[2]~I .output_async_reset = "none";
defparam \o_io_hex0[2]~I .output_power_up = "low";
defparam \o_io_hex0[2]~I .output_register_mode = "none";
defparam \o_io_hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[3]));
// synopsys translate_off
defparam \o_io_hex0[3]~I .input_async_reset = "none";
defparam \o_io_hex0[3]~I .input_power_up = "low";
defparam \o_io_hex0[3]~I .input_register_mode = "none";
defparam \o_io_hex0[3]~I .input_sync_reset = "none";
defparam \o_io_hex0[3]~I .oe_async_reset = "none";
defparam \o_io_hex0[3]~I .oe_power_up = "low";
defparam \o_io_hex0[3]~I .oe_register_mode = "none";
defparam \o_io_hex0[3]~I .oe_sync_reset = "none";
defparam \o_io_hex0[3]~I .operation_mode = "output";
defparam \o_io_hex0[3]~I .output_async_reset = "none";
defparam \o_io_hex0[3]~I .output_power_up = "low";
defparam \o_io_hex0[3]~I .output_register_mode = "none";
defparam \o_io_hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[4]));
// synopsys translate_off
defparam \o_io_hex0[4]~I .input_async_reset = "none";
defparam \o_io_hex0[4]~I .input_power_up = "low";
defparam \o_io_hex0[4]~I .input_register_mode = "none";
defparam \o_io_hex0[4]~I .input_sync_reset = "none";
defparam \o_io_hex0[4]~I .oe_async_reset = "none";
defparam \o_io_hex0[4]~I .oe_power_up = "low";
defparam \o_io_hex0[4]~I .oe_register_mode = "none";
defparam \o_io_hex0[4]~I .oe_sync_reset = "none";
defparam \o_io_hex0[4]~I .operation_mode = "output";
defparam \o_io_hex0[4]~I .output_async_reset = "none";
defparam \o_io_hex0[4]~I .output_power_up = "low";
defparam \o_io_hex0[4]~I .output_register_mode = "none";
defparam \o_io_hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[5]));
// synopsys translate_off
defparam \o_io_hex0[5]~I .input_async_reset = "none";
defparam \o_io_hex0[5]~I .input_power_up = "low";
defparam \o_io_hex0[5]~I .input_register_mode = "none";
defparam \o_io_hex0[5]~I .input_sync_reset = "none";
defparam \o_io_hex0[5]~I .oe_async_reset = "none";
defparam \o_io_hex0[5]~I .oe_power_up = "low";
defparam \o_io_hex0[5]~I .oe_register_mode = "none";
defparam \o_io_hex0[5]~I .oe_sync_reset = "none";
defparam \o_io_hex0[5]~I .operation_mode = "output";
defparam \o_io_hex0[5]~I .output_async_reset = "none";
defparam \o_io_hex0[5]~I .output_power_up = "low";
defparam \o_io_hex0[5]~I .output_register_mode = "none";
defparam \o_io_hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex0[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[0][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex0[6]));
// synopsys translate_off
defparam \o_io_hex0[6]~I .input_async_reset = "none";
defparam \o_io_hex0[6]~I .input_power_up = "low";
defparam \o_io_hex0[6]~I .input_register_mode = "none";
defparam \o_io_hex0[6]~I .input_sync_reset = "none";
defparam \o_io_hex0[6]~I .oe_async_reset = "none";
defparam \o_io_hex0[6]~I .oe_power_up = "low";
defparam \o_io_hex0[6]~I .oe_register_mode = "none";
defparam \o_io_hex0[6]~I .oe_sync_reset = "none";
defparam \o_io_hex0[6]~I .operation_mode = "output";
defparam \o_io_hex0[6]~I .output_async_reset = "none";
defparam \o_io_hex0[6]~I .output_power_up = "low";
defparam \o_io_hex0[6]~I .output_register_mode = "none";
defparam \o_io_hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[0]));
// synopsys translate_off
defparam \o_io_hex1[0]~I .input_async_reset = "none";
defparam \o_io_hex1[0]~I .input_power_up = "low";
defparam \o_io_hex1[0]~I .input_register_mode = "none";
defparam \o_io_hex1[0]~I .input_sync_reset = "none";
defparam \o_io_hex1[0]~I .oe_async_reset = "none";
defparam \o_io_hex1[0]~I .oe_power_up = "low";
defparam \o_io_hex1[0]~I .oe_register_mode = "none";
defparam \o_io_hex1[0]~I .oe_sync_reset = "none";
defparam \o_io_hex1[0]~I .operation_mode = "output";
defparam \o_io_hex1[0]~I .output_async_reset = "none";
defparam \o_io_hex1[0]~I .output_power_up = "low";
defparam \o_io_hex1[0]~I .output_register_mode = "none";
defparam \o_io_hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[1]));
// synopsys translate_off
defparam \o_io_hex1[1]~I .input_async_reset = "none";
defparam \o_io_hex1[1]~I .input_power_up = "low";
defparam \o_io_hex1[1]~I .input_register_mode = "none";
defparam \o_io_hex1[1]~I .input_sync_reset = "none";
defparam \o_io_hex1[1]~I .oe_async_reset = "none";
defparam \o_io_hex1[1]~I .oe_power_up = "low";
defparam \o_io_hex1[1]~I .oe_register_mode = "none";
defparam \o_io_hex1[1]~I .oe_sync_reset = "none";
defparam \o_io_hex1[1]~I .operation_mode = "output";
defparam \o_io_hex1[1]~I .output_async_reset = "none";
defparam \o_io_hex1[1]~I .output_power_up = "low";
defparam \o_io_hex1[1]~I .output_register_mode = "none";
defparam \o_io_hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[2]));
// synopsys translate_off
defparam \o_io_hex1[2]~I .input_async_reset = "none";
defparam \o_io_hex1[2]~I .input_power_up = "low";
defparam \o_io_hex1[2]~I .input_register_mode = "none";
defparam \o_io_hex1[2]~I .input_sync_reset = "none";
defparam \o_io_hex1[2]~I .oe_async_reset = "none";
defparam \o_io_hex1[2]~I .oe_power_up = "low";
defparam \o_io_hex1[2]~I .oe_register_mode = "none";
defparam \o_io_hex1[2]~I .oe_sync_reset = "none";
defparam \o_io_hex1[2]~I .operation_mode = "output";
defparam \o_io_hex1[2]~I .output_async_reset = "none";
defparam \o_io_hex1[2]~I .output_power_up = "low";
defparam \o_io_hex1[2]~I .output_register_mode = "none";
defparam \o_io_hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[3]));
// synopsys translate_off
defparam \o_io_hex1[3]~I .input_async_reset = "none";
defparam \o_io_hex1[3]~I .input_power_up = "low";
defparam \o_io_hex1[3]~I .input_register_mode = "none";
defparam \o_io_hex1[3]~I .input_sync_reset = "none";
defparam \o_io_hex1[3]~I .oe_async_reset = "none";
defparam \o_io_hex1[3]~I .oe_power_up = "low";
defparam \o_io_hex1[3]~I .oe_register_mode = "none";
defparam \o_io_hex1[3]~I .oe_sync_reset = "none";
defparam \o_io_hex1[3]~I .operation_mode = "output";
defparam \o_io_hex1[3]~I .output_async_reset = "none";
defparam \o_io_hex1[3]~I .output_power_up = "low";
defparam \o_io_hex1[3]~I .output_register_mode = "none";
defparam \o_io_hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[4]));
// synopsys translate_off
defparam \o_io_hex1[4]~I .input_async_reset = "none";
defparam \o_io_hex1[4]~I .input_power_up = "low";
defparam \o_io_hex1[4]~I .input_register_mode = "none";
defparam \o_io_hex1[4]~I .input_sync_reset = "none";
defparam \o_io_hex1[4]~I .oe_async_reset = "none";
defparam \o_io_hex1[4]~I .oe_power_up = "low";
defparam \o_io_hex1[4]~I .oe_register_mode = "none";
defparam \o_io_hex1[4]~I .oe_sync_reset = "none";
defparam \o_io_hex1[4]~I .operation_mode = "output";
defparam \o_io_hex1[4]~I .output_async_reset = "none";
defparam \o_io_hex1[4]~I .output_power_up = "low";
defparam \o_io_hex1[4]~I .output_register_mode = "none";
defparam \o_io_hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[5]));
// synopsys translate_off
defparam \o_io_hex1[5]~I .input_async_reset = "none";
defparam \o_io_hex1[5]~I .input_power_up = "low";
defparam \o_io_hex1[5]~I .input_register_mode = "none";
defparam \o_io_hex1[5]~I .input_sync_reset = "none";
defparam \o_io_hex1[5]~I .oe_async_reset = "none";
defparam \o_io_hex1[5]~I .oe_power_up = "low";
defparam \o_io_hex1[5]~I .oe_register_mode = "none";
defparam \o_io_hex1[5]~I .oe_sync_reset = "none";
defparam \o_io_hex1[5]~I .operation_mode = "output";
defparam \o_io_hex1[5]~I .output_async_reset = "none";
defparam \o_io_hex1[5]~I .output_power_up = "low";
defparam \o_io_hex1[5]~I .output_register_mode = "none";
defparam \o_io_hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex1[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[1][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex1[6]));
// synopsys translate_off
defparam \o_io_hex1[6]~I .input_async_reset = "none";
defparam \o_io_hex1[6]~I .input_power_up = "low";
defparam \o_io_hex1[6]~I .input_register_mode = "none";
defparam \o_io_hex1[6]~I .input_sync_reset = "none";
defparam \o_io_hex1[6]~I .oe_async_reset = "none";
defparam \o_io_hex1[6]~I .oe_power_up = "low";
defparam \o_io_hex1[6]~I .oe_register_mode = "none";
defparam \o_io_hex1[6]~I .oe_sync_reset = "none";
defparam \o_io_hex1[6]~I .operation_mode = "output";
defparam \o_io_hex1[6]~I .output_async_reset = "none";
defparam \o_io_hex1[6]~I .output_power_up = "low";
defparam \o_io_hex1[6]~I .output_register_mode = "none";
defparam \o_io_hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[0]));
// synopsys translate_off
defparam \o_io_hex2[0]~I .input_async_reset = "none";
defparam \o_io_hex2[0]~I .input_power_up = "low";
defparam \o_io_hex2[0]~I .input_register_mode = "none";
defparam \o_io_hex2[0]~I .input_sync_reset = "none";
defparam \o_io_hex2[0]~I .oe_async_reset = "none";
defparam \o_io_hex2[0]~I .oe_power_up = "low";
defparam \o_io_hex2[0]~I .oe_register_mode = "none";
defparam \o_io_hex2[0]~I .oe_sync_reset = "none";
defparam \o_io_hex2[0]~I .operation_mode = "output";
defparam \o_io_hex2[0]~I .output_async_reset = "none";
defparam \o_io_hex2[0]~I .output_power_up = "low";
defparam \o_io_hex2[0]~I .output_register_mode = "none";
defparam \o_io_hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[1]));
// synopsys translate_off
defparam \o_io_hex2[1]~I .input_async_reset = "none";
defparam \o_io_hex2[1]~I .input_power_up = "low";
defparam \o_io_hex2[1]~I .input_register_mode = "none";
defparam \o_io_hex2[1]~I .input_sync_reset = "none";
defparam \o_io_hex2[1]~I .oe_async_reset = "none";
defparam \o_io_hex2[1]~I .oe_power_up = "low";
defparam \o_io_hex2[1]~I .oe_register_mode = "none";
defparam \o_io_hex2[1]~I .oe_sync_reset = "none";
defparam \o_io_hex2[1]~I .operation_mode = "output";
defparam \o_io_hex2[1]~I .output_async_reset = "none";
defparam \o_io_hex2[1]~I .output_power_up = "low";
defparam \o_io_hex2[1]~I .output_register_mode = "none";
defparam \o_io_hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[2]));
// synopsys translate_off
defparam \o_io_hex2[2]~I .input_async_reset = "none";
defparam \o_io_hex2[2]~I .input_power_up = "low";
defparam \o_io_hex2[2]~I .input_register_mode = "none";
defparam \o_io_hex2[2]~I .input_sync_reset = "none";
defparam \o_io_hex2[2]~I .oe_async_reset = "none";
defparam \o_io_hex2[2]~I .oe_power_up = "low";
defparam \o_io_hex2[2]~I .oe_register_mode = "none";
defparam \o_io_hex2[2]~I .oe_sync_reset = "none";
defparam \o_io_hex2[2]~I .operation_mode = "output";
defparam \o_io_hex2[2]~I .output_async_reset = "none";
defparam \o_io_hex2[2]~I .output_power_up = "low";
defparam \o_io_hex2[2]~I .output_register_mode = "none";
defparam \o_io_hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[3]));
// synopsys translate_off
defparam \o_io_hex2[3]~I .input_async_reset = "none";
defparam \o_io_hex2[3]~I .input_power_up = "low";
defparam \o_io_hex2[3]~I .input_register_mode = "none";
defparam \o_io_hex2[3]~I .input_sync_reset = "none";
defparam \o_io_hex2[3]~I .oe_async_reset = "none";
defparam \o_io_hex2[3]~I .oe_power_up = "low";
defparam \o_io_hex2[3]~I .oe_register_mode = "none";
defparam \o_io_hex2[3]~I .oe_sync_reset = "none";
defparam \o_io_hex2[3]~I .operation_mode = "output";
defparam \o_io_hex2[3]~I .output_async_reset = "none";
defparam \o_io_hex2[3]~I .output_power_up = "low";
defparam \o_io_hex2[3]~I .output_register_mode = "none";
defparam \o_io_hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[4]));
// synopsys translate_off
defparam \o_io_hex2[4]~I .input_async_reset = "none";
defparam \o_io_hex2[4]~I .input_power_up = "low";
defparam \o_io_hex2[4]~I .input_register_mode = "none";
defparam \o_io_hex2[4]~I .input_sync_reset = "none";
defparam \o_io_hex2[4]~I .oe_async_reset = "none";
defparam \o_io_hex2[4]~I .oe_power_up = "low";
defparam \o_io_hex2[4]~I .oe_register_mode = "none";
defparam \o_io_hex2[4]~I .oe_sync_reset = "none";
defparam \o_io_hex2[4]~I .operation_mode = "output";
defparam \o_io_hex2[4]~I .output_async_reset = "none";
defparam \o_io_hex2[4]~I .output_power_up = "low";
defparam \o_io_hex2[4]~I .output_register_mode = "none";
defparam \o_io_hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[5]));
// synopsys translate_off
defparam \o_io_hex2[5]~I .input_async_reset = "none";
defparam \o_io_hex2[5]~I .input_power_up = "low";
defparam \o_io_hex2[5]~I .input_register_mode = "none";
defparam \o_io_hex2[5]~I .input_sync_reset = "none";
defparam \o_io_hex2[5]~I .oe_async_reset = "none";
defparam \o_io_hex2[5]~I .oe_power_up = "low";
defparam \o_io_hex2[5]~I .oe_register_mode = "none";
defparam \o_io_hex2[5]~I .oe_sync_reset = "none";
defparam \o_io_hex2[5]~I .operation_mode = "output";
defparam \o_io_hex2[5]~I .output_async_reset = "none";
defparam \o_io_hex2[5]~I .output_power_up = "low";
defparam \o_io_hex2[5]~I .output_register_mode = "none";
defparam \o_io_hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex2[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[2][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex2[6]));
// synopsys translate_off
defparam \o_io_hex2[6]~I .input_async_reset = "none";
defparam \o_io_hex2[6]~I .input_power_up = "low";
defparam \o_io_hex2[6]~I .input_register_mode = "none";
defparam \o_io_hex2[6]~I .input_sync_reset = "none";
defparam \o_io_hex2[6]~I .oe_async_reset = "none";
defparam \o_io_hex2[6]~I .oe_power_up = "low";
defparam \o_io_hex2[6]~I .oe_register_mode = "none";
defparam \o_io_hex2[6]~I .oe_sync_reset = "none";
defparam \o_io_hex2[6]~I .operation_mode = "output";
defparam \o_io_hex2[6]~I .output_async_reset = "none";
defparam \o_io_hex2[6]~I .output_power_up = "low";
defparam \o_io_hex2[6]~I .output_register_mode = "none";
defparam \o_io_hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[0]));
// synopsys translate_off
defparam \o_io_hex3[0]~I .input_async_reset = "none";
defparam \o_io_hex3[0]~I .input_power_up = "low";
defparam \o_io_hex3[0]~I .input_register_mode = "none";
defparam \o_io_hex3[0]~I .input_sync_reset = "none";
defparam \o_io_hex3[0]~I .oe_async_reset = "none";
defparam \o_io_hex3[0]~I .oe_power_up = "low";
defparam \o_io_hex3[0]~I .oe_register_mode = "none";
defparam \o_io_hex3[0]~I .oe_sync_reset = "none";
defparam \o_io_hex3[0]~I .operation_mode = "output";
defparam \o_io_hex3[0]~I .output_async_reset = "none";
defparam \o_io_hex3[0]~I .output_power_up = "low";
defparam \o_io_hex3[0]~I .output_register_mode = "none";
defparam \o_io_hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[1]));
// synopsys translate_off
defparam \o_io_hex3[1]~I .input_async_reset = "none";
defparam \o_io_hex3[1]~I .input_power_up = "low";
defparam \o_io_hex3[1]~I .input_register_mode = "none";
defparam \o_io_hex3[1]~I .input_sync_reset = "none";
defparam \o_io_hex3[1]~I .oe_async_reset = "none";
defparam \o_io_hex3[1]~I .oe_power_up = "low";
defparam \o_io_hex3[1]~I .oe_register_mode = "none";
defparam \o_io_hex3[1]~I .oe_sync_reset = "none";
defparam \o_io_hex3[1]~I .operation_mode = "output";
defparam \o_io_hex3[1]~I .output_async_reset = "none";
defparam \o_io_hex3[1]~I .output_power_up = "low";
defparam \o_io_hex3[1]~I .output_register_mode = "none";
defparam \o_io_hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[2]));
// synopsys translate_off
defparam \o_io_hex3[2]~I .input_async_reset = "none";
defparam \o_io_hex3[2]~I .input_power_up = "low";
defparam \o_io_hex3[2]~I .input_register_mode = "none";
defparam \o_io_hex3[2]~I .input_sync_reset = "none";
defparam \o_io_hex3[2]~I .oe_async_reset = "none";
defparam \o_io_hex3[2]~I .oe_power_up = "low";
defparam \o_io_hex3[2]~I .oe_register_mode = "none";
defparam \o_io_hex3[2]~I .oe_sync_reset = "none";
defparam \o_io_hex3[2]~I .operation_mode = "output";
defparam \o_io_hex3[2]~I .output_async_reset = "none";
defparam \o_io_hex3[2]~I .output_power_up = "low";
defparam \o_io_hex3[2]~I .output_register_mode = "none";
defparam \o_io_hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[3]));
// synopsys translate_off
defparam \o_io_hex3[3]~I .input_async_reset = "none";
defparam \o_io_hex3[3]~I .input_power_up = "low";
defparam \o_io_hex3[3]~I .input_register_mode = "none";
defparam \o_io_hex3[3]~I .input_sync_reset = "none";
defparam \o_io_hex3[3]~I .oe_async_reset = "none";
defparam \o_io_hex3[3]~I .oe_power_up = "low";
defparam \o_io_hex3[3]~I .oe_register_mode = "none";
defparam \o_io_hex3[3]~I .oe_sync_reset = "none";
defparam \o_io_hex3[3]~I .operation_mode = "output";
defparam \o_io_hex3[3]~I .output_async_reset = "none";
defparam \o_io_hex3[3]~I .output_power_up = "low";
defparam \o_io_hex3[3]~I .output_register_mode = "none";
defparam \o_io_hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[4]));
// synopsys translate_off
defparam \o_io_hex3[4]~I .input_async_reset = "none";
defparam \o_io_hex3[4]~I .input_power_up = "low";
defparam \o_io_hex3[4]~I .input_register_mode = "none";
defparam \o_io_hex3[4]~I .input_sync_reset = "none";
defparam \o_io_hex3[4]~I .oe_async_reset = "none";
defparam \o_io_hex3[4]~I .oe_power_up = "low";
defparam \o_io_hex3[4]~I .oe_register_mode = "none";
defparam \o_io_hex3[4]~I .oe_sync_reset = "none";
defparam \o_io_hex3[4]~I .operation_mode = "output";
defparam \o_io_hex3[4]~I .output_async_reset = "none";
defparam \o_io_hex3[4]~I .output_power_up = "low";
defparam \o_io_hex3[4]~I .output_register_mode = "none";
defparam \o_io_hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[5]));
// synopsys translate_off
defparam \o_io_hex3[5]~I .input_async_reset = "none";
defparam \o_io_hex3[5]~I .input_power_up = "low";
defparam \o_io_hex3[5]~I .input_register_mode = "none";
defparam \o_io_hex3[5]~I .input_sync_reset = "none";
defparam \o_io_hex3[5]~I .oe_async_reset = "none";
defparam \o_io_hex3[5]~I .oe_power_up = "low";
defparam \o_io_hex3[5]~I .oe_register_mode = "none";
defparam \o_io_hex3[5]~I .oe_sync_reset = "none";
defparam \o_io_hex3[5]~I .operation_mode = "output";
defparam \o_io_hex3[5]~I .output_async_reset = "none";
defparam \o_io_hex3[5]~I .output_power_up = "low";
defparam \o_io_hex3[5]~I .output_register_mode = "none";
defparam \o_io_hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex3[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[3][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex3[6]));
// synopsys translate_off
defparam \o_io_hex3[6]~I .input_async_reset = "none";
defparam \o_io_hex3[6]~I .input_power_up = "low";
defparam \o_io_hex3[6]~I .input_register_mode = "none";
defparam \o_io_hex3[6]~I .input_sync_reset = "none";
defparam \o_io_hex3[6]~I .oe_async_reset = "none";
defparam \o_io_hex3[6]~I .oe_power_up = "low";
defparam \o_io_hex3[6]~I .oe_register_mode = "none";
defparam \o_io_hex3[6]~I .oe_sync_reset = "none";
defparam \o_io_hex3[6]~I .operation_mode = "output";
defparam \o_io_hex3[6]~I .output_async_reset = "none";
defparam \o_io_hex3[6]~I .output_power_up = "low";
defparam \o_io_hex3[6]~I .output_register_mode = "none";
defparam \o_io_hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[0]));
// synopsys translate_off
defparam \o_io_hex4[0]~I .input_async_reset = "none";
defparam \o_io_hex4[0]~I .input_power_up = "low";
defparam \o_io_hex4[0]~I .input_register_mode = "none";
defparam \o_io_hex4[0]~I .input_sync_reset = "none";
defparam \o_io_hex4[0]~I .oe_async_reset = "none";
defparam \o_io_hex4[0]~I .oe_power_up = "low";
defparam \o_io_hex4[0]~I .oe_register_mode = "none";
defparam \o_io_hex4[0]~I .oe_sync_reset = "none";
defparam \o_io_hex4[0]~I .operation_mode = "output";
defparam \o_io_hex4[0]~I .output_async_reset = "none";
defparam \o_io_hex4[0]~I .output_power_up = "low";
defparam \o_io_hex4[0]~I .output_register_mode = "none";
defparam \o_io_hex4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[1]));
// synopsys translate_off
defparam \o_io_hex4[1]~I .input_async_reset = "none";
defparam \o_io_hex4[1]~I .input_power_up = "low";
defparam \o_io_hex4[1]~I .input_register_mode = "none";
defparam \o_io_hex4[1]~I .input_sync_reset = "none";
defparam \o_io_hex4[1]~I .oe_async_reset = "none";
defparam \o_io_hex4[1]~I .oe_power_up = "low";
defparam \o_io_hex4[1]~I .oe_register_mode = "none";
defparam \o_io_hex4[1]~I .oe_sync_reset = "none";
defparam \o_io_hex4[1]~I .operation_mode = "output";
defparam \o_io_hex4[1]~I .output_async_reset = "none";
defparam \o_io_hex4[1]~I .output_power_up = "low";
defparam \o_io_hex4[1]~I .output_register_mode = "none";
defparam \o_io_hex4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[2]));
// synopsys translate_off
defparam \o_io_hex4[2]~I .input_async_reset = "none";
defparam \o_io_hex4[2]~I .input_power_up = "low";
defparam \o_io_hex4[2]~I .input_register_mode = "none";
defparam \o_io_hex4[2]~I .input_sync_reset = "none";
defparam \o_io_hex4[2]~I .oe_async_reset = "none";
defparam \o_io_hex4[2]~I .oe_power_up = "low";
defparam \o_io_hex4[2]~I .oe_register_mode = "none";
defparam \o_io_hex4[2]~I .oe_sync_reset = "none";
defparam \o_io_hex4[2]~I .operation_mode = "output";
defparam \o_io_hex4[2]~I .output_async_reset = "none";
defparam \o_io_hex4[2]~I .output_power_up = "low";
defparam \o_io_hex4[2]~I .output_register_mode = "none";
defparam \o_io_hex4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[3]));
// synopsys translate_off
defparam \o_io_hex4[3]~I .input_async_reset = "none";
defparam \o_io_hex4[3]~I .input_power_up = "low";
defparam \o_io_hex4[3]~I .input_register_mode = "none";
defparam \o_io_hex4[3]~I .input_sync_reset = "none";
defparam \o_io_hex4[3]~I .oe_async_reset = "none";
defparam \o_io_hex4[3]~I .oe_power_up = "low";
defparam \o_io_hex4[3]~I .oe_register_mode = "none";
defparam \o_io_hex4[3]~I .oe_sync_reset = "none";
defparam \o_io_hex4[3]~I .operation_mode = "output";
defparam \o_io_hex4[3]~I .output_async_reset = "none";
defparam \o_io_hex4[3]~I .output_power_up = "low";
defparam \o_io_hex4[3]~I .output_register_mode = "none";
defparam \o_io_hex4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[4]));
// synopsys translate_off
defparam \o_io_hex4[4]~I .input_async_reset = "none";
defparam \o_io_hex4[4]~I .input_power_up = "low";
defparam \o_io_hex4[4]~I .input_register_mode = "none";
defparam \o_io_hex4[4]~I .input_sync_reset = "none";
defparam \o_io_hex4[4]~I .oe_async_reset = "none";
defparam \o_io_hex4[4]~I .oe_power_up = "low";
defparam \o_io_hex4[4]~I .oe_register_mode = "none";
defparam \o_io_hex4[4]~I .oe_sync_reset = "none";
defparam \o_io_hex4[4]~I .operation_mode = "output";
defparam \o_io_hex4[4]~I .output_async_reset = "none";
defparam \o_io_hex4[4]~I .output_power_up = "low";
defparam \o_io_hex4[4]~I .output_register_mode = "none";
defparam \o_io_hex4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[5]));
// synopsys translate_off
defparam \o_io_hex4[5]~I .input_async_reset = "none";
defparam \o_io_hex4[5]~I .input_power_up = "low";
defparam \o_io_hex4[5]~I .input_register_mode = "none";
defparam \o_io_hex4[5]~I .input_sync_reset = "none";
defparam \o_io_hex4[5]~I .oe_async_reset = "none";
defparam \o_io_hex4[5]~I .oe_power_up = "low";
defparam \o_io_hex4[5]~I .oe_register_mode = "none";
defparam \o_io_hex4[5]~I .oe_sync_reset = "none";
defparam \o_io_hex4[5]~I .operation_mode = "output";
defparam \o_io_hex4[5]~I .output_async_reset = "none";
defparam \o_io_hex4[5]~I .output_power_up = "low";
defparam \o_io_hex4[5]~I .output_register_mode = "none";
defparam \o_io_hex4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex4[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[4][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex4[6]));
// synopsys translate_off
defparam \o_io_hex4[6]~I .input_async_reset = "none";
defparam \o_io_hex4[6]~I .input_power_up = "low";
defparam \o_io_hex4[6]~I .input_register_mode = "none";
defparam \o_io_hex4[6]~I .input_sync_reset = "none";
defparam \o_io_hex4[6]~I .oe_async_reset = "none";
defparam \o_io_hex4[6]~I .oe_power_up = "low";
defparam \o_io_hex4[6]~I .oe_register_mode = "none";
defparam \o_io_hex4[6]~I .oe_sync_reset = "none";
defparam \o_io_hex4[6]~I .operation_mode = "output";
defparam \o_io_hex4[6]~I .output_async_reset = "none";
defparam \o_io_hex4[6]~I .output_power_up = "low";
defparam \o_io_hex4[6]~I .output_register_mode = "none";
defparam \o_io_hex4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[0]));
// synopsys translate_off
defparam \o_io_hex5[0]~I .input_async_reset = "none";
defparam \o_io_hex5[0]~I .input_power_up = "low";
defparam \o_io_hex5[0]~I .input_register_mode = "none";
defparam \o_io_hex5[0]~I .input_sync_reset = "none";
defparam \o_io_hex5[0]~I .oe_async_reset = "none";
defparam \o_io_hex5[0]~I .oe_power_up = "low";
defparam \o_io_hex5[0]~I .oe_register_mode = "none";
defparam \o_io_hex5[0]~I .oe_sync_reset = "none";
defparam \o_io_hex5[0]~I .operation_mode = "output";
defparam \o_io_hex5[0]~I .output_async_reset = "none";
defparam \o_io_hex5[0]~I .output_power_up = "low";
defparam \o_io_hex5[0]~I .output_register_mode = "none";
defparam \o_io_hex5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[1]));
// synopsys translate_off
defparam \o_io_hex5[1]~I .input_async_reset = "none";
defparam \o_io_hex5[1]~I .input_power_up = "low";
defparam \o_io_hex5[1]~I .input_register_mode = "none";
defparam \o_io_hex5[1]~I .input_sync_reset = "none";
defparam \o_io_hex5[1]~I .oe_async_reset = "none";
defparam \o_io_hex5[1]~I .oe_power_up = "low";
defparam \o_io_hex5[1]~I .oe_register_mode = "none";
defparam \o_io_hex5[1]~I .oe_sync_reset = "none";
defparam \o_io_hex5[1]~I .operation_mode = "output";
defparam \o_io_hex5[1]~I .output_async_reset = "none";
defparam \o_io_hex5[1]~I .output_power_up = "low";
defparam \o_io_hex5[1]~I .output_register_mode = "none";
defparam \o_io_hex5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[2]));
// synopsys translate_off
defparam \o_io_hex5[2]~I .input_async_reset = "none";
defparam \o_io_hex5[2]~I .input_power_up = "low";
defparam \o_io_hex5[2]~I .input_register_mode = "none";
defparam \o_io_hex5[2]~I .input_sync_reset = "none";
defparam \o_io_hex5[2]~I .oe_async_reset = "none";
defparam \o_io_hex5[2]~I .oe_power_up = "low";
defparam \o_io_hex5[2]~I .oe_register_mode = "none";
defparam \o_io_hex5[2]~I .oe_sync_reset = "none";
defparam \o_io_hex5[2]~I .operation_mode = "output";
defparam \o_io_hex5[2]~I .output_async_reset = "none";
defparam \o_io_hex5[2]~I .output_power_up = "low";
defparam \o_io_hex5[2]~I .output_register_mode = "none";
defparam \o_io_hex5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[3]));
// synopsys translate_off
defparam \o_io_hex5[3]~I .input_async_reset = "none";
defparam \o_io_hex5[3]~I .input_power_up = "low";
defparam \o_io_hex5[3]~I .input_register_mode = "none";
defparam \o_io_hex5[3]~I .input_sync_reset = "none";
defparam \o_io_hex5[3]~I .oe_async_reset = "none";
defparam \o_io_hex5[3]~I .oe_power_up = "low";
defparam \o_io_hex5[3]~I .oe_register_mode = "none";
defparam \o_io_hex5[3]~I .oe_sync_reset = "none";
defparam \o_io_hex5[3]~I .operation_mode = "output";
defparam \o_io_hex5[3]~I .output_async_reset = "none";
defparam \o_io_hex5[3]~I .output_power_up = "low";
defparam \o_io_hex5[3]~I .output_register_mode = "none";
defparam \o_io_hex5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[4]));
// synopsys translate_off
defparam \o_io_hex5[4]~I .input_async_reset = "none";
defparam \o_io_hex5[4]~I .input_power_up = "low";
defparam \o_io_hex5[4]~I .input_register_mode = "none";
defparam \o_io_hex5[4]~I .input_sync_reset = "none";
defparam \o_io_hex5[4]~I .oe_async_reset = "none";
defparam \o_io_hex5[4]~I .oe_power_up = "low";
defparam \o_io_hex5[4]~I .oe_register_mode = "none";
defparam \o_io_hex5[4]~I .oe_sync_reset = "none";
defparam \o_io_hex5[4]~I .operation_mode = "output";
defparam \o_io_hex5[4]~I .output_async_reset = "none";
defparam \o_io_hex5[4]~I .output_power_up = "low";
defparam \o_io_hex5[4]~I .output_register_mode = "none";
defparam \o_io_hex5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[5]));
// synopsys translate_off
defparam \o_io_hex5[5]~I .input_async_reset = "none";
defparam \o_io_hex5[5]~I .input_power_up = "low";
defparam \o_io_hex5[5]~I .input_register_mode = "none";
defparam \o_io_hex5[5]~I .input_sync_reset = "none";
defparam \o_io_hex5[5]~I .oe_async_reset = "none";
defparam \o_io_hex5[5]~I .oe_power_up = "low";
defparam \o_io_hex5[5]~I .oe_register_mode = "none";
defparam \o_io_hex5[5]~I .oe_sync_reset = "none";
defparam \o_io_hex5[5]~I .operation_mode = "output";
defparam \o_io_hex5[5]~I .output_async_reset = "none";
defparam \o_io_hex5[5]~I .output_power_up = "low";
defparam \o_io_hex5[5]~I .output_register_mode = "none";
defparam \o_io_hex5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex5[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[5][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex5[6]));
// synopsys translate_off
defparam \o_io_hex5[6]~I .input_async_reset = "none";
defparam \o_io_hex5[6]~I .input_power_up = "low";
defparam \o_io_hex5[6]~I .input_register_mode = "none";
defparam \o_io_hex5[6]~I .input_sync_reset = "none";
defparam \o_io_hex5[6]~I .oe_async_reset = "none";
defparam \o_io_hex5[6]~I .oe_power_up = "low";
defparam \o_io_hex5[6]~I .oe_register_mode = "none";
defparam \o_io_hex5[6]~I .oe_sync_reset = "none";
defparam \o_io_hex5[6]~I .operation_mode = "output";
defparam \o_io_hex5[6]~I .output_async_reset = "none";
defparam \o_io_hex5[6]~I .output_power_up = "low";
defparam \o_io_hex5[6]~I .output_register_mode = "none";
defparam \o_io_hex5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[0]));
// synopsys translate_off
defparam \o_io_hex6[0]~I .input_async_reset = "none";
defparam \o_io_hex6[0]~I .input_power_up = "low";
defparam \o_io_hex6[0]~I .input_register_mode = "none";
defparam \o_io_hex6[0]~I .input_sync_reset = "none";
defparam \o_io_hex6[0]~I .oe_async_reset = "none";
defparam \o_io_hex6[0]~I .oe_power_up = "low";
defparam \o_io_hex6[0]~I .oe_register_mode = "none";
defparam \o_io_hex6[0]~I .oe_sync_reset = "none";
defparam \o_io_hex6[0]~I .operation_mode = "output";
defparam \o_io_hex6[0]~I .output_async_reset = "none";
defparam \o_io_hex6[0]~I .output_power_up = "low";
defparam \o_io_hex6[0]~I .output_register_mode = "none";
defparam \o_io_hex6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[1]));
// synopsys translate_off
defparam \o_io_hex6[1]~I .input_async_reset = "none";
defparam \o_io_hex6[1]~I .input_power_up = "low";
defparam \o_io_hex6[1]~I .input_register_mode = "none";
defparam \o_io_hex6[1]~I .input_sync_reset = "none";
defparam \o_io_hex6[1]~I .oe_async_reset = "none";
defparam \o_io_hex6[1]~I .oe_power_up = "low";
defparam \o_io_hex6[1]~I .oe_register_mode = "none";
defparam \o_io_hex6[1]~I .oe_sync_reset = "none";
defparam \o_io_hex6[1]~I .operation_mode = "output";
defparam \o_io_hex6[1]~I .output_async_reset = "none";
defparam \o_io_hex6[1]~I .output_power_up = "low";
defparam \o_io_hex6[1]~I .output_register_mode = "none";
defparam \o_io_hex6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[2]));
// synopsys translate_off
defparam \o_io_hex6[2]~I .input_async_reset = "none";
defparam \o_io_hex6[2]~I .input_power_up = "low";
defparam \o_io_hex6[2]~I .input_register_mode = "none";
defparam \o_io_hex6[2]~I .input_sync_reset = "none";
defparam \o_io_hex6[2]~I .oe_async_reset = "none";
defparam \o_io_hex6[2]~I .oe_power_up = "low";
defparam \o_io_hex6[2]~I .oe_register_mode = "none";
defparam \o_io_hex6[2]~I .oe_sync_reset = "none";
defparam \o_io_hex6[2]~I .operation_mode = "output";
defparam \o_io_hex6[2]~I .output_async_reset = "none";
defparam \o_io_hex6[2]~I .output_power_up = "low";
defparam \o_io_hex6[2]~I .output_register_mode = "none";
defparam \o_io_hex6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[3]));
// synopsys translate_off
defparam \o_io_hex6[3]~I .input_async_reset = "none";
defparam \o_io_hex6[3]~I .input_power_up = "low";
defparam \o_io_hex6[3]~I .input_register_mode = "none";
defparam \o_io_hex6[3]~I .input_sync_reset = "none";
defparam \o_io_hex6[3]~I .oe_async_reset = "none";
defparam \o_io_hex6[3]~I .oe_power_up = "low";
defparam \o_io_hex6[3]~I .oe_register_mode = "none";
defparam \o_io_hex6[3]~I .oe_sync_reset = "none";
defparam \o_io_hex6[3]~I .operation_mode = "output";
defparam \o_io_hex6[3]~I .output_async_reset = "none";
defparam \o_io_hex6[3]~I .output_power_up = "low";
defparam \o_io_hex6[3]~I .output_register_mode = "none";
defparam \o_io_hex6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[4]));
// synopsys translate_off
defparam \o_io_hex6[4]~I .input_async_reset = "none";
defparam \o_io_hex6[4]~I .input_power_up = "low";
defparam \o_io_hex6[4]~I .input_register_mode = "none";
defparam \o_io_hex6[4]~I .input_sync_reset = "none";
defparam \o_io_hex6[4]~I .oe_async_reset = "none";
defparam \o_io_hex6[4]~I .oe_power_up = "low";
defparam \o_io_hex6[4]~I .oe_register_mode = "none";
defparam \o_io_hex6[4]~I .oe_sync_reset = "none";
defparam \o_io_hex6[4]~I .operation_mode = "output";
defparam \o_io_hex6[4]~I .output_async_reset = "none";
defparam \o_io_hex6[4]~I .output_power_up = "low";
defparam \o_io_hex6[4]~I .output_register_mode = "none";
defparam \o_io_hex6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[5]));
// synopsys translate_off
defparam \o_io_hex6[5]~I .input_async_reset = "none";
defparam \o_io_hex6[5]~I .input_power_up = "low";
defparam \o_io_hex6[5]~I .input_register_mode = "none";
defparam \o_io_hex6[5]~I .input_sync_reset = "none";
defparam \o_io_hex6[5]~I .oe_async_reset = "none";
defparam \o_io_hex6[5]~I .oe_power_up = "low";
defparam \o_io_hex6[5]~I .oe_register_mode = "none";
defparam \o_io_hex6[5]~I .oe_sync_reset = "none";
defparam \o_io_hex6[5]~I .operation_mode = "output";
defparam \o_io_hex6[5]~I .output_async_reset = "none";
defparam \o_io_hex6[5]~I .output_power_up = "low";
defparam \o_io_hex6[5]~I .output_register_mode = "none";
defparam \o_io_hex6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex6[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[6][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex6[6]));
// synopsys translate_off
defparam \o_io_hex6[6]~I .input_async_reset = "none";
defparam \o_io_hex6[6]~I .input_power_up = "low";
defparam \o_io_hex6[6]~I .input_register_mode = "none";
defparam \o_io_hex6[6]~I .input_sync_reset = "none";
defparam \o_io_hex6[6]~I .oe_async_reset = "none";
defparam \o_io_hex6[6]~I .oe_power_up = "low";
defparam \o_io_hex6[6]~I .oe_register_mode = "none";
defparam \o_io_hex6[6]~I .oe_sync_reset = "none";
defparam \o_io_hex6[6]~I .operation_mode = "output";
defparam \o_io_hex6[6]~I .output_async_reset = "none";
defparam \o_io_hex6[6]~I .output_power_up = "low";
defparam \o_io_hex6[6]~I .output_register_mode = "none";
defparam \o_io_hex6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[0]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[0]));
// synopsys translate_off
defparam \o_io_hex7[0]~I .input_async_reset = "none";
defparam \o_io_hex7[0]~I .input_power_up = "low";
defparam \o_io_hex7[0]~I .input_register_mode = "none";
defparam \o_io_hex7[0]~I .input_sync_reset = "none";
defparam \o_io_hex7[0]~I .oe_async_reset = "none";
defparam \o_io_hex7[0]~I .oe_power_up = "low";
defparam \o_io_hex7[0]~I .oe_register_mode = "none";
defparam \o_io_hex7[0]~I .oe_sync_reset = "none";
defparam \o_io_hex7[0]~I .operation_mode = "output";
defparam \o_io_hex7[0]~I .output_async_reset = "none";
defparam \o_io_hex7[0]~I .output_power_up = "low";
defparam \o_io_hex7[0]~I .output_register_mode = "none";
defparam \o_io_hex7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[1]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[1]));
// synopsys translate_off
defparam \o_io_hex7[1]~I .input_async_reset = "none";
defparam \o_io_hex7[1]~I .input_power_up = "low";
defparam \o_io_hex7[1]~I .input_register_mode = "none";
defparam \o_io_hex7[1]~I .input_sync_reset = "none";
defparam \o_io_hex7[1]~I .oe_async_reset = "none";
defparam \o_io_hex7[1]~I .oe_power_up = "low";
defparam \o_io_hex7[1]~I .oe_register_mode = "none";
defparam \o_io_hex7[1]~I .oe_sync_reset = "none";
defparam \o_io_hex7[1]~I .operation_mode = "output";
defparam \o_io_hex7[1]~I .output_async_reset = "none";
defparam \o_io_hex7[1]~I .output_power_up = "low";
defparam \o_io_hex7[1]~I .output_register_mode = "none";
defparam \o_io_hex7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[2]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[2]));
// synopsys translate_off
defparam \o_io_hex7[2]~I .input_async_reset = "none";
defparam \o_io_hex7[2]~I .input_power_up = "low";
defparam \o_io_hex7[2]~I .input_register_mode = "none";
defparam \o_io_hex7[2]~I .input_sync_reset = "none";
defparam \o_io_hex7[2]~I .oe_async_reset = "none";
defparam \o_io_hex7[2]~I .oe_power_up = "low";
defparam \o_io_hex7[2]~I .oe_register_mode = "none";
defparam \o_io_hex7[2]~I .oe_sync_reset = "none";
defparam \o_io_hex7[2]~I .operation_mode = "output";
defparam \o_io_hex7[2]~I .output_async_reset = "none";
defparam \o_io_hex7[2]~I .output_power_up = "low";
defparam \o_io_hex7[2]~I .output_register_mode = "none";
defparam \o_io_hex7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[3]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[3]));
// synopsys translate_off
defparam \o_io_hex7[3]~I .input_async_reset = "none";
defparam \o_io_hex7[3]~I .input_power_up = "low";
defparam \o_io_hex7[3]~I .input_register_mode = "none";
defparam \o_io_hex7[3]~I .input_sync_reset = "none";
defparam \o_io_hex7[3]~I .oe_async_reset = "none";
defparam \o_io_hex7[3]~I .oe_power_up = "low";
defparam \o_io_hex7[3]~I .oe_register_mode = "none";
defparam \o_io_hex7[3]~I .oe_sync_reset = "none";
defparam \o_io_hex7[3]~I .operation_mode = "output";
defparam \o_io_hex7[3]~I .output_async_reset = "none";
defparam \o_io_hex7[3]~I .output_power_up = "low";
defparam \o_io_hex7[3]~I .output_register_mode = "none";
defparam \o_io_hex7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[4]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[4]));
// synopsys translate_off
defparam \o_io_hex7[4]~I .input_async_reset = "none";
defparam \o_io_hex7[4]~I .input_power_up = "low";
defparam \o_io_hex7[4]~I .input_register_mode = "none";
defparam \o_io_hex7[4]~I .input_sync_reset = "none";
defparam \o_io_hex7[4]~I .oe_async_reset = "none";
defparam \o_io_hex7[4]~I .oe_power_up = "low";
defparam \o_io_hex7[4]~I .oe_register_mode = "none";
defparam \o_io_hex7[4]~I .oe_sync_reset = "none";
defparam \o_io_hex7[4]~I .operation_mode = "output";
defparam \o_io_hex7[4]~I .output_async_reset = "none";
defparam \o_io_hex7[4]~I .output_power_up = "low";
defparam \o_io_hex7[4]~I .output_register_mode = "none";
defparam \o_io_hex7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[5]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[5]));
// synopsys translate_off
defparam \o_io_hex7[5]~I .input_async_reset = "none";
defparam \o_io_hex7[5]~I .input_power_up = "low";
defparam \o_io_hex7[5]~I .input_register_mode = "none";
defparam \o_io_hex7[5]~I .input_sync_reset = "none";
defparam \o_io_hex7[5]~I .oe_async_reset = "none";
defparam \o_io_hex7[5]~I .oe_power_up = "low";
defparam \o_io_hex7[5]~I .oe_register_mode = "none";
defparam \o_io_hex7[5]~I .oe_sync_reset = "none";
defparam \o_io_hex7[5]~I .operation_mode = "output";
defparam \o_io_hex7[5]~I .output_async_reset = "none";
defparam \o_io_hex7[5]~I .output_power_up = "low";
defparam \o_io_hex7[5]~I .output_register_mode = "none";
defparam \o_io_hex7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_io_hex7[6]~I (
	.datain(\LSU|Output_Periph|HEX|hex_io[7][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_io_hex7[6]));
// synopsys translate_off
defparam \o_io_hex7[6]~I .input_async_reset = "none";
defparam \o_io_hex7[6]~I .input_power_up = "low";
defparam \o_io_hex7[6]~I .input_register_mode = "none";
defparam \o_io_hex7[6]~I .input_sync_reset = "none";
defparam \o_io_hex7[6]~I .oe_async_reset = "none";
defparam \o_io_hex7[6]~I .oe_power_up = "low";
defparam \o_io_hex7[6]~I .oe_register_mode = "none";
defparam \o_io_hex7[6]~I .oe_sync_reset = "none";
defparam \o_io_hex7[6]~I .operation_mode = "output";
defparam \o_io_hex7[6]~I .output_async_reset = "none";
defparam \o_io_hex7[6]~I .output_power_up = "low";
defparam \o_io_hex7[6]~I .output_register_mode = "none";
defparam \o_io_hex7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[0]~I (
	.datain(\register_file|Mux31~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[0]));
// synopsys translate_off
defparam \rs1_data[0]~I .input_async_reset = "none";
defparam \rs1_data[0]~I .input_power_up = "low";
defparam \rs1_data[0]~I .input_register_mode = "none";
defparam \rs1_data[0]~I .input_sync_reset = "none";
defparam \rs1_data[0]~I .oe_async_reset = "none";
defparam \rs1_data[0]~I .oe_power_up = "low";
defparam \rs1_data[0]~I .oe_register_mode = "none";
defparam \rs1_data[0]~I .oe_sync_reset = "none";
defparam \rs1_data[0]~I .operation_mode = "output";
defparam \rs1_data[0]~I .output_async_reset = "none";
defparam \rs1_data[0]~I .output_power_up = "low";
defparam \rs1_data[0]~I .output_register_mode = "none";
defparam \rs1_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[1]~I (
	.datain(\register_file|Mux30~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[1]));
// synopsys translate_off
defparam \rs1_data[1]~I .input_async_reset = "none";
defparam \rs1_data[1]~I .input_power_up = "low";
defparam \rs1_data[1]~I .input_register_mode = "none";
defparam \rs1_data[1]~I .input_sync_reset = "none";
defparam \rs1_data[1]~I .oe_async_reset = "none";
defparam \rs1_data[1]~I .oe_power_up = "low";
defparam \rs1_data[1]~I .oe_register_mode = "none";
defparam \rs1_data[1]~I .oe_sync_reset = "none";
defparam \rs1_data[1]~I .operation_mode = "output";
defparam \rs1_data[1]~I .output_async_reset = "none";
defparam \rs1_data[1]~I .output_power_up = "low";
defparam \rs1_data[1]~I .output_register_mode = "none";
defparam \rs1_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[2]~I (
	.datain(\register_file|Mux29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[2]));
// synopsys translate_off
defparam \rs1_data[2]~I .input_async_reset = "none";
defparam \rs1_data[2]~I .input_power_up = "low";
defparam \rs1_data[2]~I .input_register_mode = "none";
defparam \rs1_data[2]~I .input_sync_reset = "none";
defparam \rs1_data[2]~I .oe_async_reset = "none";
defparam \rs1_data[2]~I .oe_power_up = "low";
defparam \rs1_data[2]~I .oe_register_mode = "none";
defparam \rs1_data[2]~I .oe_sync_reset = "none";
defparam \rs1_data[2]~I .operation_mode = "output";
defparam \rs1_data[2]~I .output_async_reset = "none";
defparam \rs1_data[2]~I .output_power_up = "low";
defparam \rs1_data[2]~I .output_register_mode = "none";
defparam \rs1_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[3]~I (
	.datain(\register_file|Mux28~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[3]));
// synopsys translate_off
defparam \rs1_data[3]~I .input_async_reset = "none";
defparam \rs1_data[3]~I .input_power_up = "low";
defparam \rs1_data[3]~I .input_register_mode = "none";
defparam \rs1_data[3]~I .input_sync_reset = "none";
defparam \rs1_data[3]~I .oe_async_reset = "none";
defparam \rs1_data[3]~I .oe_power_up = "low";
defparam \rs1_data[3]~I .oe_register_mode = "none";
defparam \rs1_data[3]~I .oe_sync_reset = "none";
defparam \rs1_data[3]~I .operation_mode = "output";
defparam \rs1_data[3]~I .output_async_reset = "none";
defparam \rs1_data[3]~I .output_power_up = "low";
defparam \rs1_data[3]~I .output_register_mode = "none";
defparam \rs1_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[4]~I (
	.datain(\register_file|Mux27~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[4]));
// synopsys translate_off
defparam \rs1_data[4]~I .input_async_reset = "none";
defparam \rs1_data[4]~I .input_power_up = "low";
defparam \rs1_data[4]~I .input_register_mode = "none";
defparam \rs1_data[4]~I .input_sync_reset = "none";
defparam \rs1_data[4]~I .oe_async_reset = "none";
defparam \rs1_data[4]~I .oe_power_up = "low";
defparam \rs1_data[4]~I .oe_register_mode = "none";
defparam \rs1_data[4]~I .oe_sync_reset = "none";
defparam \rs1_data[4]~I .operation_mode = "output";
defparam \rs1_data[4]~I .output_async_reset = "none";
defparam \rs1_data[4]~I .output_power_up = "low";
defparam \rs1_data[4]~I .output_register_mode = "none";
defparam \rs1_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[5]~I (
	.datain(\register_file|Mux26~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[5]));
// synopsys translate_off
defparam \rs1_data[5]~I .input_async_reset = "none";
defparam \rs1_data[5]~I .input_power_up = "low";
defparam \rs1_data[5]~I .input_register_mode = "none";
defparam \rs1_data[5]~I .input_sync_reset = "none";
defparam \rs1_data[5]~I .oe_async_reset = "none";
defparam \rs1_data[5]~I .oe_power_up = "low";
defparam \rs1_data[5]~I .oe_register_mode = "none";
defparam \rs1_data[5]~I .oe_sync_reset = "none";
defparam \rs1_data[5]~I .operation_mode = "output";
defparam \rs1_data[5]~I .output_async_reset = "none";
defparam \rs1_data[5]~I .output_power_up = "low";
defparam \rs1_data[5]~I .output_register_mode = "none";
defparam \rs1_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[6]~I (
	.datain(\register_file|Mux25~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[6]));
// synopsys translate_off
defparam \rs1_data[6]~I .input_async_reset = "none";
defparam \rs1_data[6]~I .input_power_up = "low";
defparam \rs1_data[6]~I .input_register_mode = "none";
defparam \rs1_data[6]~I .input_sync_reset = "none";
defparam \rs1_data[6]~I .oe_async_reset = "none";
defparam \rs1_data[6]~I .oe_power_up = "low";
defparam \rs1_data[6]~I .oe_register_mode = "none";
defparam \rs1_data[6]~I .oe_sync_reset = "none";
defparam \rs1_data[6]~I .operation_mode = "output";
defparam \rs1_data[6]~I .output_async_reset = "none";
defparam \rs1_data[6]~I .output_power_up = "low";
defparam \rs1_data[6]~I .output_register_mode = "none";
defparam \rs1_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[7]~I (
	.datain(\register_file|Mux24~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[7]));
// synopsys translate_off
defparam \rs1_data[7]~I .input_async_reset = "none";
defparam \rs1_data[7]~I .input_power_up = "low";
defparam \rs1_data[7]~I .input_register_mode = "none";
defparam \rs1_data[7]~I .input_sync_reset = "none";
defparam \rs1_data[7]~I .oe_async_reset = "none";
defparam \rs1_data[7]~I .oe_power_up = "low";
defparam \rs1_data[7]~I .oe_register_mode = "none";
defparam \rs1_data[7]~I .oe_sync_reset = "none";
defparam \rs1_data[7]~I .operation_mode = "output";
defparam \rs1_data[7]~I .output_async_reset = "none";
defparam \rs1_data[7]~I .output_power_up = "low";
defparam \rs1_data[7]~I .output_register_mode = "none";
defparam \rs1_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[8]~I (
	.datain(\register_file|Mux23~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[8]));
// synopsys translate_off
defparam \rs1_data[8]~I .input_async_reset = "none";
defparam \rs1_data[8]~I .input_power_up = "low";
defparam \rs1_data[8]~I .input_register_mode = "none";
defparam \rs1_data[8]~I .input_sync_reset = "none";
defparam \rs1_data[8]~I .oe_async_reset = "none";
defparam \rs1_data[8]~I .oe_power_up = "low";
defparam \rs1_data[8]~I .oe_register_mode = "none";
defparam \rs1_data[8]~I .oe_sync_reset = "none";
defparam \rs1_data[8]~I .operation_mode = "output";
defparam \rs1_data[8]~I .output_async_reset = "none";
defparam \rs1_data[8]~I .output_power_up = "low";
defparam \rs1_data[8]~I .output_register_mode = "none";
defparam \rs1_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[9]~I (
	.datain(\register_file|Mux22~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[9]));
// synopsys translate_off
defparam \rs1_data[9]~I .input_async_reset = "none";
defparam \rs1_data[9]~I .input_power_up = "low";
defparam \rs1_data[9]~I .input_register_mode = "none";
defparam \rs1_data[9]~I .input_sync_reset = "none";
defparam \rs1_data[9]~I .oe_async_reset = "none";
defparam \rs1_data[9]~I .oe_power_up = "low";
defparam \rs1_data[9]~I .oe_register_mode = "none";
defparam \rs1_data[9]~I .oe_sync_reset = "none";
defparam \rs1_data[9]~I .operation_mode = "output";
defparam \rs1_data[9]~I .output_async_reset = "none";
defparam \rs1_data[9]~I .output_power_up = "low";
defparam \rs1_data[9]~I .output_register_mode = "none";
defparam \rs1_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[10]~I (
	.datain(\register_file|Mux21~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[10]));
// synopsys translate_off
defparam \rs1_data[10]~I .input_async_reset = "none";
defparam \rs1_data[10]~I .input_power_up = "low";
defparam \rs1_data[10]~I .input_register_mode = "none";
defparam \rs1_data[10]~I .input_sync_reset = "none";
defparam \rs1_data[10]~I .oe_async_reset = "none";
defparam \rs1_data[10]~I .oe_power_up = "low";
defparam \rs1_data[10]~I .oe_register_mode = "none";
defparam \rs1_data[10]~I .oe_sync_reset = "none";
defparam \rs1_data[10]~I .operation_mode = "output";
defparam \rs1_data[10]~I .output_async_reset = "none";
defparam \rs1_data[10]~I .output_power_up = "low";
defparam \rs1_data[10]~I .output_register_mode = "none";
defparam \rs1_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[11]~I (
	.datain(\register_file|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[11]));
// synopsys translate_off
defparam \rs1_data[11]~I .input_async_reset = "none";
defparam \rs1_data[11]~I .input_power_up = "low";
defparam \rs1_data[11]~I .input_register_mode = "none";
defparam \rs1_data[11]~I .input_sync_reset = "none";
defparam \rs1_data[11]~I .oe_async_reset = "none";
defparam \rs1_data[11]~I .oe_power_up = "low";
defparam \rs1_data[11]~I .oe_register_mode = "none";
defparam \rs1_data[11]~I .oe_sync_reset = "none";
defparam \rs1_data[11]~I .operation_mode = "output";
defparam \rs1_data[11]~I .output_async_reset = "none";
defparam \rs1_data[11]~I .output_power_up = "low";
defparam \rs1_data[11]~I .output_register_mode = "none";
defparam \rs1_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[12]~I (
	.datain(\register_file|Mux19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[12]));
// synopsys translate_off
defparam \rs1_data[12]~I .input_async_reset = "none";
defparam \rs1_data[12]~I .input_power_up = "low";
defparam \rs1_data[12]~I .input_register_mode = "none";
defparam \rs1_data[12]~I .input_sync_reset = "none";
defparam \rs1_data[12]~I .oe_async_reset = "none";
defparam \rs1_data[12]~I .oe_power_up = "low";
defparam \rs1_data[12]~I .oe_register_mode = "none";
defparam \rs1_data[12]~I .oe_sync_reset = "none";
defparam \rs1_data[12]~I .operation_mode = "output";
defparam \rs1_data[12]~I .output_async_reset = "none";
defparam \rs1_data[12]~I .output_power_up = "low";
defparam \rs1_data[12]~I .output_register_mode = "none";
defparam \rs1_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[13]~I (
	.datain(\register_file|Mux18~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[13]));
// synopsys translate_off
defparam \rs1_data[13]~I .input_async_reset = "none";
defparam \rs1_data[13]~I .input_power_up = "low";
defparam \rs1_data[13]~I .input_register_mode = "none";
defparam \rs1_data[13]~I .input_sync_reset = "none";
defparam \rs1_data[13]~I .oe_async_reset = "none";
defparam \rs1_data[13]~I .oe_power_up = "low";
defparam \rs1_data[13]~I .oe_register_mode = "none";
defparam \rs1_data[13]~I .oe_sync_reset = "none";
defparam \rs1_data[13]~I .operation_mode = "output";
defparam \rs1_data[13]~I .output_async_reset = "none";
defparam \rs1_data[13]~I .output_power_up = "low";
defparam \rs1_data[13]~I .output_register_mode = "none";
defparam \rs1_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[14]~I (
	.datain(\register_file|Mux17~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[14]));
// synopsys translate_off
defparam \rs1_data[14]~I .input_async_reset = "none";
defparam \rs1_data[14]~I .input_power_up = "low";
defparam \rs1_data[14]~I .input_register_mode = "none";
defparam \rs1_data[14]~I .input_sync_reset = "none";
defparam \rs1_data[14]~I .oe_async_reset = "none";
defparam \rs1_data[14]~I .oe_power_up = "low";
defparam \rs1_data[14]~I .oe_register_mode = "none";
defparam \rs1_data[14]~I .oe_sync_reset = "none";
defparam \rs1_data[14]~I .operation_mode = "output";
defparam \rs1_data[14]~I .output_async_reset = "none";
defparam \rs1_data[14]~I .output_power_up = "low";
defparam \rs1_data[14]~I .output_register_mode = "none";
defparam \rs1_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[15]~I (
	.datain(\register_file|Mux16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[15]));
// synopsys translate_off
defparam \rs1_data[15]~I .input_async_reset = "none";
defparam \rs1_data[15]~I .input_power_up = "low";
defparam \rs1_data[15]~I .input_register_mode = "none";
defparam \rs1_data[15]~I .input_sync_reset = "none";
defparam \rs1_data[15]~I .oe_async_reset = "none";
defparam \rs1_data[15]~I .oe_power_up = "low";
defparam \rs1_data[15]~I .oe_register_mode = "none";
defparam \rs1_data[15]~I .oe_sync_reset = "none";
defparam \rs1_data[15]~I .operation_mode = "output";
defparam \rs1_data[15]~I .output_async_reset = "none";
defparam \rs1_data[15]~I .output_power_up = "low";
defparam \rs1_data[15]~I .output_register_mode = "none";
defparam \rs1_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[16]~I (
	.datain(\register_file|Mux15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[16]));
// synopsys translate_off
defparam \rs1_data[16]~I .input_async_reset = "none";
defparam \rs1_data[16]~I .input_power_up = "low";
defparam \rs1_data[16]~I .input_register_mode = "none";
defparam \rs1_data[16]~I .input_sync_reset = "none";
defparam \rs1_data[16]~I .oe_async_reset = "none";
defparam \rs1_data[16]~I .oe_power_up = "low";
defparam \rs1_data[16]~I .oe_register_mode = "none";
defparam \rs1_data[16]~I .oe_sync_reset = "none";
defparam \rs1_data[16]~I .operation_mode = "output";
defparam \rs1_data[16]~I .output_async_reset = "none";
defparam \rs1_data[16]~I .output_power_up = "low";
defparam \rs1_data[16]~I .output_register_mode = "none";
defparam \rs1_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[17]~I (
	.datain(\register_file|Mux14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[17]));
// synopsys translate_off
defparam \rs1_data[17]~I .input_async_reset = "none";
defparam \rs1_data[17]~I .input_power_up = "low";
defparam \rs1_data[17]~I .input_register_mode = "none";
defparam \rs1_data[17]~I .input_sync_reset = "none";
defparam \rs1_data[17]~I .oe_async_reset = "none";
defparam \rs1_data[17]~I .oe_power_up = "low";
defparam \rs1_data[17]~I .oe_register_mode = "none";
defparam \rs1_data[17]~I .oe_sync_reset = "none";
defparam \rs1_data[17]~I .operation_mode = "output";
defparam \rs1_data[17]~I .output_async_reset = "none";
defparam \rs1_data[17]~I .output_power_up = "low";
defparam \rs1_data[17]~I .output_register_mode = "none";
defparam \rs1_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[18]~I (
	.datain(\register_file|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[18]));
// synopsys translate_off
defparam \rs1_data[18]~I .input_async_reset = "none";
defparam \rs1_data[18]~I .input_power_up = "low";
defparam \rs1_data[18]~I .input_register_mode = "none";
defparam \rs1_data[18]~I .input_sync_reset = "none";
defparam \rs1_data[18]~I .oe_async_reset = "none";
defparam \rs1_data[18]~I .oe_power_up = "low";
defparam \rs1_data[18]~I .oe_register_mode = "none";
defparam \rs1_data[18]~I .oe_sync_reset = "none";
defparam \rs1_data[18]~I .operation_mode = "output";
defparam \rs1_data[18]~I .output_async_reset = "none";
defparam \rs1_data[18]~I .output_power_up = "low";
defparam \rs1_data[18]~I .output_register_mode = "none";
defparam \rs1_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[19]~I (
	.datain(\register_file|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[19]));
// synopsys translate_off
defparam \rs1_data[19]~I .input_async_reset = "none";
defparam \rs1_data[19]~I .input_power_up = "low";
defparam \rs1_data[19]~I .input_register_mode = "none";
defparam \rs1_data[19]~I .input_sync_reset = "none";
defparam \rs1_data[19]~I .oe_async_reset = "none";
defparam \rs1_data[19]~I .oe_power_up = "low";
defparam \rs1_data[19]~I .oe_register_mode = "none";
defparam \rs1_data[19]~I .oe_sync_reset = "none";
defparam \rs1_data[19]~I .operation_mode = "output";
defparam \rs1_data[19]~I .output_async_reset = "none";
defparam \rs1_data[19]~I .output_power_up = "low";
defparam \rs1_data[19]~I .output_register_mode = "none";
defparam \rs1_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[20]~I (
	.datain(\register_file|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[20]));
// synopsys translate_off
defparam \rs1_data[20]~I .input_async_reset = "none";
defparam \rs1_data[20]~I .input_power_up = "low";
defparam \rs1_data[20]~I .input_register_mode = "none";
defparam \rs1_data[20]~I .input_sync_reset = "none";
defparam \rs1_data[20]~I .oe_async_reset = "none";
defparam \rs1_data[20]~I .oe_power_up = "low";
defparam \rs1_data[20]~I .oe_register_mode = "none";
defparam \rs1_data[20]~I .oe_sync_reset = "none";
defparam \rs1_data[20]~I .operation_mode = "output";
defparam \rs1_data[20]~I .output_async_reset = "none";
defparam \rs1_data[20]~I .output_power_up = "low";
defparam \rs1_data[20]~I .output_register_mode = "none";
defparam \rs1_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[21]~I (
	.datain(\register_file|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[21]));
// synopsys translate_off
defparam \rs1_data[21]~I .input_async_reset = "none";
defparam \rs1_data[21]~I .input_power_up = "low";
defparam \rs1_data[21]~I .input_register_mode = "none";
defparam \rs1_data[21]~I .input_sync_reset = "none";
defparam \rs1_data[21]~I .oe_async_reset = "none";
defparam \rs1_data[21]~I .oe_power_up = "low";
defparam \rs1_data[21]~I .oe_register_mode = "none";
defparam \rs1_data[21]~I .oe_sync_reset = "none";
defparam \rs1_data[21]~I .operation_mode = "output";
defparam \rs1_data[21]~I .output_async_reset = "none";
defparam \rs1_data[21]~I .output_power_up = "low";
defparam \rs1_data[21]~I .output_register_mode = "none";
defparam \rs1_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[22]~I (
	.datain(\register_file|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[22]));
// synopsys translate_off
defparam \rs1_data[22]~I .input_async_reset = "none";
defparam \rs1_data[22]~I .input_power_up = "low";
defparam \rs1_data[22]~I .input_register_mode = "none";
defparam \rs1_data[22]~I .input_sync_reset = "none";
defparam \rs1_data[22]~I .oe_async_reset = "none";
defparam \rs1_data[22]~I .oe_power_up = "low";
defparam \rs1_data[22]~I .oe_register_mode = "none";
defparam \rs1_data[22]~I .oe_sync_reset = "none";
defparam \rs1_data[22]~I .operation_mode = "output";
defparam \rs1_data[22]~I .output_async_reset = "none";
defparam \rs1_data[22]~I .output_power_up = "low";
defparam \rs1_data[22]~I .output_register_mode = "none";
defparam \rs1_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[23]~I (
	.datain(\register_file|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[23]));
// synopsys translate_off
defparam \rs1_data[23]~I .input_async_reset = "none";
defparam \rs1_data[23]~I .input_power_up = "low";
defparam \rs1_data[23]~I .input_register_mode = "none";
defparam \rs1_data[23]~I .input_sync_reset = "none";
defparam \rs1_data[23]~I .oe_async_reset = "none";
defparam \rs1_data[23]~I .oe_power_up = "low";
defparam \rs1_data[23]~I .oe_register_mode = "none";
defparam \rs1_data[23]~I .oe_sync_reset = "none";
defparam \rs1_data[23]~I .operation_mode = "output";
defparam \rs1_data[23]~I .output_async_reset = "none";
defparam \rs1_data[23]~I .output_power_up = "low";
defparam \rs1_data[23]~I .output_register_mode = "none";
defparam \rs1_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[24]~I (
	.datain(\register_file|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[24]));
// synopsys translate_off
defparam \rs1_data[24]~I .input_async_reset = "none";
defparam \rs1_data[24]~I .input_power_up = "low";
defparam \rs1_data[24]~I .input_register_mode = "none";
defparam \rs1_data[24]~I .input_sync_reset = "none";
defparam \rs1_data[24]~I .oe_async_reset = "none";
defparam \rs1_data[24]~I .oe_power_up = "low";
defparam \rs1_data[24]~I .oe_register_mode = "none";
defparam \rs1_data[24]~I .oe_sync_reset = "none";
defparam \rs1_data[24]~I .operation_mode = "output";
defparam \rs1_data[24]~I .output_async_reset = "none";
defparam \rs1_data[24]~I .output_power_up = "low";
defparam \rs1_data[24]~I .output_register_mode = "none";
defparam \rs1_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[25]~I (
	.datain(\register_file|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[25]));
// synopsys translate_off
defparam \rs1_data[25]~I .input_async_reset = "none";
defparam \rs1_data[25]~I .input_power_up = "low";
defparam \rs1_data[25]~I .input_register_mode = "none";
defparam \rs1_data[25]~I .input_sync_reset = "none";
defparam \rs1_data[25]~I .oe_async_reset = "none";
defparam \rs1_data[25]~I .oe_power_up = "low";
defparam \rs1_data[25]~I .oe_register_mode = "none";
defparam \rs1_data[25]~I .oe_sync_reset = "none";
defparam \rs1_data[25]~I .operation_mode = "output";
defparam \rs1_data[25]~I .output_async_reset = "none";
defparam \rs1_data[25]~I .output_power_up = "low";
defparam \rs1_data[25]~I .output_register_mode = "none";
defparam \rs1_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[26]~I (
	.datain(\register_file|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[26]));
// synopsys translate_off
defparam \rs1_data[26]~I .input_async_reset = "none";
defparam \rs1_data[26]~I .input_power_up = "low";
defparam \rs1_data[26]~I .input_register_mode = "none";
defparam \rs1_data[26]~I .input_sync_reset = "none";
defparam \rs1_data[26]~I .oe_async_reset = "none";
defparam \rs1_data[26]~I .oe_power_up = "low";
defparam \rs1_data[26]~I .oe_register_mode = "none";
defparam \rs1_data[26]~I .oe_sync_reset = "none";
defparam \rs1_data[26]~I .operation_mode = "output";
defparam \rs1_data[26]~I .output_async_reset = "none";
defparam \rs1_data[26]~I .output_power_up = "low";
defparam \rs1_data[26]~I .output_register_mode = "none";
defparam \rs1_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[27]~I (
	.datain(\register_file|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[27]));
// synopsys translate_off
defparam \rs1_data[27]~I .input_async_reset = "none";
defparam \rs1_data[27]~I .input_power_up = "low";
defparam \rs1_data[27]~I .input_register_mode = "none";
defparam \rs1_data[27]~I .input_sync_reset = "none";
defparam \rs1_data[27]~I .oe_async_reset = "none";
defparam \rs1_data[27]~I .oe_power_up = "low";
defparam \rs1_data[27]~I .oe_register_mode = "none";
defparam \rs1_data[27]~I .oe_sync_reset = "none";
defparam \rs1_data[27]~I .operation_mode = "output";
defparam \rs1_data[27]~I .output_async_reset = "none";
defparam \rs1_data[27]~I .output_power_up = "low";
defparam \rs1_data[27]~I .output_register_mode = "none";
defparam \rs1_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[28]~I (
	.datain(\register_file|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[28]));
// synopsys translate_off
defparam \rs1_data[28]~I .input_async_reset = "none";
defparam \rs1_data[28]~I .input_power_up = "low";
defparam \rs1_data[28]~I .input_register_mode = "none";
defparam \rs1_data[28]~I .input_sync_reset = "none";
defparam \rs1_data[28]~I .oe_async_reset = "none";
defparam \rs1_data[28]~I .oe_power_up = "low";
defparam \rs1_data[28]~I .oe_register_mode = "none";
defparam \rs1_data[28]~I .oe_sync_reset = "none";
defparam \rs1_data[28]~I .operation_mode = "output";
defparam \rs1_data[28]~I .output_async_reset = "none";
defparam \rs1_data[28]~I .output_power_up = "low";
defparam \rs1_data[28]~I .output_register_mode = "none";
defparam \rs1_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[29]~I (
	.datain(\register_file|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[29]));
// synopsys translate_off
defparam \rs1_data[29]~I .input_async_reset = "none";
defparam \rs1_data[29]~I .input_power_up = "low";
defparam \rs1_data[29]~I .input_register_mode = "none";
defparam \rs1_data[29]~I .input_sync_reset = "none";
defparam \rs1_data[29]~I .oe_async_reset = "none";
defparam \rs1_data[29]~I .oe_power_up = "low";
defparam \rs1_data[29]~I .oe_register_mode = "none";
defparam \rs1_data[29]~I .oe_sync_reset = "none";
defparam \rs1_data[29]~I .operation_mode = "output";
defparam \rs1_data[29]~I .output_async_reset = "none";
defparam \rs1_data[29]~I .output_power_up = "low";
defparam \rs1_data[29]~I .output_register_mode = "none";
defparam \rs1_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[30]~I (
	.datain(\register_file|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[30]));
// synopsys translate_off
defparam \rs1_data[30]~I .input_async_reset = "none";
defparam \rs1_data[30]~I .input_power_up = "low";
defparam \rs1_data[30]~I .input_register_mode = "none";
defparam \rs1_data[30]~I .input_sync_reset = "none";
defparam \rs1_data[30]~I .oe_async_reset = "none";
defparam \rs1_data[30]~I .oe_power_up = "low";
defparam \rs1_data[30]~I .oe_register_mode = "none";
defparam \rs1_data[30]~I .oe_sync_reset = "none";
defparam \rs1_data[30]~I .operation_mode = "output";
defparam \rs1_data[30]~I .output_async_reset = "none";
defparam \rs1_data[30]~I .output_power_up = "low";
defparam \rs1_data[30]~I .output_register_mode = "none";
defparam \rs1_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs1_data[31]~I (
	.datain(\register_file|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs1_data[31]));
// synopsys translate_off
defparam \rs1_data[31]~I .input_async_reset = "none";
defparam \rs1_data[31]~I .input_power_up = "low";
defparam \rs1_data[31]~I .input_register_mode = "none";
defparam \rs1_data[31]~I .input_sync_reset = "none";
defparam \rs1_data[31]~I .oe_async_reset = "none";
defparam \rs1_data[31]~I .oe_power_up = "low";
defparam \rs1_data[31]~I .oe_register_mode = "none";
defparam \rs1_data[31]~I .oe_sync_reset = "none";
defparam \rs1_data[31]~I .operation_mode = "output";
defparam \rs1_data[31]~I .output_async_reset = "none";
defparam \rs1_data[31]~I .output_power_up = "low";
defparam \rs1_data[31]~I .output_register_mode = "none";
defparam \rs1_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[0]~I (
	.datain(\register_file|Mux63~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[0]));
// synopsys translate_off
defparam \rs2_data[0]~I .input_async_reset = "none";
defparam \rs2_data[0]~I .input_power_up = "low";
defparam \rs2_data[0]~I .input_register_mode = "none";
defparam \rs2_data[0]~I .input_sync_reset = "none";
defparam \rs2_data[0]~I .oe_async_reset = "none";
defparam \rs2_data[0]~I .oe_power_up = "low";
defparam \rs2_data[0]~I .oe_register_mode = "none";
defparam \rs2_data[0]~I .oe_sync_reset = "none";
defparam \rs2_data[0]~I .operation_mode = "output";
defparam \rs2_data[0]~I .output_async_reset = "none";
defparam \rs2_data[0]~I .output_power_up = "low";
defparam \rs2_data[0]~I .output_register_mode = "none";
defparam \rs2_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[1]~I (
	.datain(\register_file|Mux62~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[1]));
// synopsys translate_off
defparam \rs2_data[1]~I .input_async_reset = "none";
defparam \rs2_data[1]~I .input_power_up = "low";
defparam \rs2_data[1]~I .input_register_mode = "none";
defparam \rs2_data[1]~I .input_sync_reset = "none";
defparam \rs2_data[1]~I .oe_async_reset = "none";
defparam \rs2_data[1]~I .oe_power_up = "low";
defparam \rs2_data[1]~I .oe_register_mode = "none";
defparam \rs2_data[1]~I .oe_sync_reset = "none";
defparam \rs2_data[1]~I .operation_mode = "output";
defparam \rs2_data[1]~I .output_async_reset = "none";
defparam \rs2_data[1]~I .output_power_up = "low";
defparam \rs2_data[1]~I .output_register_mode = "none";
defparam \rs2_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[2]~I (
	.datain(\register_file|Mux61~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[2]));
// synopsys translate_off
defparam \rs2_data[2]~I .input_async_reset = "none";
defparam \rs2_data[2]~I .input_power_up = "low";
defparam \rs2_data[2]~I .input_register_mode = "none";
defparam \rs2_data[2]~I .input_sync_reset = "none";
defparam \rs2_data[2]~I .oe_async_reset = "none";
defparam \rs2_data[2]~I .oe_power_up = "low";
defparam \rs2_data[2]~I .oe_register_mode = "none";
defparam \rs2_data[2]~I .oe_sync_reset = "none";
defparam \rs2_data[2]~I .operation_mode = "output";
defparam \rs2_data[2]~I .output_async_reset = "none";
defparam \rs2_data[2]~I .output_power_up = "low";
defparam \rs2_data[2]~I .output_register_mode = "none";
defparam \rs2_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[3]~I (
	.datain(\register_file|Mux60~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[3]));
// synopsys translate_off
defparam \rs2_data[3]~I .input_async_reset = "none";
defparam \rs2_data[3]~I .input_power_up = "low";
defparam \rs2_data[3]~I .input_register_mode = "none";
defparam \rs2_data[3]~I .input_sync_reset = "none";
defparam \rs2_data[3]~I .oe_async_reset = "none";
defparam \rs2_data[3]~I .oe_power_up = "low";
defparam \rs2_data[3]~I .oe_register_mode = "none";
defparam \rs2_data[3]~I .oe_sync_reset = "none";
defparam \rs2_data[3]~I .operation_mode = "output";
defparam \rs2_data[3]~I .output_async_reset = "none";
defparam \rs2_data[3]~I .output_power_up = "low";
defparam \rs2_data[3]~I .output_register_mode = "none";
defparam \rs2_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[4]~I (
	.datain(\register_file|Mux59~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[4]));
// synopsys translate_off
defparam \rs2_data[4]~I .input_async_reset = "none";
defparam \rs2_data[4]~I .input_power_up = "low";
defparam \rs2_data[4]~I .input_register_mode = "none";
defparam \rs2_data[4]~I .input_sync_reset = "none";
defparam \rs2_data[4]~I .oe_async_reset = "none";
defparam \rs2_data[4]~I .oe_power_up = "low";
defparam \rs2_data[4]~I .oe_register_mode = "none";
defparam \rs2_data[4]~I .oe_sync_reset = "none";
defparam \rs2_data[4]~I .operation_mode = "output";
defparam \rs2_data[4]~I .output_async_reset = "none";
defparam \rs2_data[4]~I .output_power_up = "low";
defparam \rs2_data[4]~I .output_register_mode = "none";
defparam \rs2_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[5]~I (
	.datain(\register_file|Mux58~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[5]));
// synopsys translate_off
defparam \rs2_data[5]~I .input_async_reset = "none";
defparam \rs2_data[5]~I .input_power_up = "low";
defparam \rs2_data[5]~I .input_register_mode = "none";
defparam \rs2_data[5]~I .input_sync_reset = "none";
defparam \rs2_data[5]~I .oe_async_reset = "none";
defparam \rs2_data[5]~I .oe_power_up = "low";
defparam \rs2_data[5]~I .oe_register_mode = "none";
defparam \rs2_data[5]~I .oe_sync_reset = "none";
defparam \rs2_data[5]~I .operation_mode = "output";
defparam \rs2_data[5]~I .output_async_reset = "none";
defparam \rs2_data[5]~I .output_power_up = "low";
defparam \rs2_data[5]~I .output_register_mode = "none";
defparam \rs2_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[6]~I (
	.datain(\register_file|Mux57~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[6]));
// synopsys translate_off
defparam \rs2_data[6]~I .input_async_reset = "none";
defparam \rs2_data[6]~I .input_power_up = "low";
defparam \rs2_data[6]~I .input_register_mode = "none";
defparam \rs2_data[6]~I .input_sync_reset = "none";
defparam \rs2_data[6]~I .oe_async_reset = "none";
defparam \rs2_data[6]~I .oe_power_up = "low";
defparam \rs2_data[6]~I .oe_register_mode = "none";
defparam \rs2_data[6]~I .oe_sync_reset = "none";
defparam \rs2_data[6]~I .operation_mode = "output";
defparam \rs2_data[6]~I .output_async_reset = "none";
defparam \rs2_data[6]~I .output_power_up = "low";
defparam \rs2_data[6]~I .output_register_mode = "none";
defparam \rs2_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[7]~I (
	.datain(\register_file|Mux56~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[7]));
// synopsys translate_off
defparam \rs2_data[7]~I .input_async_reset = "none";
defparam \rs2_data[7]~I .input_power_up = "low";
defparam \rs2_data[7]~I .input_register_mode = "none";
defparam \rs2_data[7]~I .input_sync_reset = "none";
defparam \rs2_data[7]~I .oe_async_reset = "none";
defparam \rs2_data[7]~I .oe_power_up = "low";
defparam \rs2_data[7]~I .oe_register_mode = "none";
defparam \rs2_data[7]~I .oe_sync_reset = "none";
defparam \rs2_data[7]~I .operation_mode = "output";
defparam \rs2_data[7]~I .output_async_reset = "none";
defparam \rs2_data[7]~I .output_power_up = "low";
defparam \rs2_data[7]~I .output_register_mode = "none";
defparam \rs2_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[8]~I (
	.datain(\register_file|Mux55~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[8]));
// synopsys translate_off
defparam \rs2_data[8]~I .input_async_reset = "none";
defparam \rs2_data[8]~I .input_power_up = "low";
defparam \rs2_data[8]~I .input_register_mode = "none";
defparam \rs2_data[8]~I .input_sync_reset = "none";
defparam \rs2_data[8]~I .oe_async_reset = "none";
defparam \rs2_data[8]~I .oe_power_up = "low";
defparam \rs2_data[8]~I .oe_register_mode = "none";
defparam \rs2_data[8]~I .oe_sync_reset = "none";
defparam \rs2_data[8]~I .operation_mode = "output";
defparam \rs2_data[8]~I .output_async_reset = "none";
defparam \rs2_data[8]~I .output_power_up = "low";
defparam \rs2_data[8]~I .output_register_mode = "none";
defparam \rs2_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[9]~I (
	.datain(\register_file|Mux54~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[9]));
// synopsys translate_off
defparam \rs2_data[9]~I .input_async_reset = "none";
defparam \rs2_data[9]~I .input_power_up = "low";
defparam \rs2_data[9]~I .input_register_mode = "none";
defparam \rs2_data[9]~I .input_sync_reset = "none";
defparam \rs2_data[9]~I .oe_async_reset = "none";
defparam \rs2_data[9]~I .oe_power_up = "low";
defparam \rs2_data[9]~I .oe_register_mode = "none";
defparam \rs2_data[9]~I .oe_sync_reset = "none";
defparam \rs2_data[9]~I .operation_mode = "output";
defparam \rs2_data[9]~I .output_async_reset = "none";
defparam \rs2_data[9]~I .output_power_up = "low";
defparam \rs2_data[9]~I .output_register_mode = "none";
defparam \rs2_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[10]~I (
	.datain(\register_file|Mux53~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[10]));
// synopsys translate_off
defparam \rs2_data[10]~I .input_async_reset = "none";
defparam \rs2_data[10]~I .input_power_up = "low";
defparam \rs2_data[10]~I .input_register_mode = "none";
defparam \rs2_data[10]~I .input_sync_reset = "none";
defparam \rs2_data[10]~I .oe_async_reset = "none";
defparam \rs2_data[10]~I .oe_power_up = "low";
defparam \rs2_data[10]~I .oe_register_mode = "none";
defparam \rs2_data[10]~I .oe_sync_reset = "none";
defparam \rs2_data[10]~I .operation_mode = "output";
defparam \rs2_data[10]~I .output_async_reset = "none";
defparam \rs2_data[10]~I .output_power_up = "low";
defparam \rs2_data[10]~I .output_register_mode = "none";
defparam \rs2_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[11]~I (
	.datain(\register_file|Mux52~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[11]));
// synopsys translate_off
defparam \rs2_data[11]~I .input_async_reset = "none";
defparam \rs2_data[11]~I .input_power_up = "low";
defparam \rs2_data[11]~I .input_register_mode = "none";
defparam \rs2_data[11]~I .input_sync_reset = "none";
defparam \rs2_data[11]~I .oe_async_reset = "none";
defparam \rs2_data[11]~I .oe_power_up = "low";
defparam \rs2_data[11]~I .oe_register_mode = "none";
defparam \rs2_data[11]~I .oe_sync_reset = "none";
defparam \rs2_data[11]~I .operation_mode = "output";
defparam \rs2_data[11]~I .output_async_reset = "none";
defparam \rs2_data[11]~I .output_power_up = "low";
defparam \rs2_data[11]~I .output_register_mode = "none";
defparam \rs2_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[12]~I (
	.datain(\register_file|Mux51~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[12]));
// synopsys translate_off
defparam \rs2_data[12]~I .input_async_reset = "none";
defparam \rs2_data[12]~I .input_power_up = "low";
defparam \rs2_data[12]~I .input_register_mode = "none";
defparam \rs2_data[12]~I .input_sync_reset = "none";
defparam \rs2_data[12]~I .oe_async_reset = "none";
defparam \rs2_data[12]~I .oe_power_up = "low";
defparam \rs2_data[12]~I .oe_register_mode = "none";
defparam \rs2_data[12]~I .oe_sync_reset = "none";
defparam \rs2_data[12]~I .operation_mode = "output";
defparam \rs2_data[12]~I .output_async_reset = "none";
defparam \rs2_data[12]~I .output_power_up = "low";
defparam \rs2_data[12]~I .output_register_mode = "none";
defparam \rs2_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[13]~I (
	.datain(\register_file|Mux50~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[13]));
// synopsys translate_off
defparam \rs2_data[13]~I .input_async_reset = "none";
defparam \rs2_data[13]~I .input_power_up = "low";
defparam \rs2_data[13]~I .input_register_mode = "none";
defparam \rs2_data[13]~I .input_sync_reset = "none";
defparam \rs2_data[13]~I .oe_async_reset = "none";
defparam \rs2_data[13]~I .oe_power_up = "low";
defparam \rs2_data[13]~I .oe_register_mode = "none";
defparam \rs2_data[13]~I .oe_sync_reset = "none";
defparam \rs2_data[13]~I .operation_mode = "output";
defparam \rs2_data[13]~I .output_async_reset = "none";
defparam \rs2_data[13]~I .output_power_up = "low";
defparam \rs2_data[13]~I .output_register_mode = "none";
defparam \rs2_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[14]~I (
	.datain(\register_file|Mux49~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[14]));
// synopsys translate_off
defparam \rs2_data[14]~I .input_async_reset = "none";
defparam \rs2_data[14]~I .input_power_up = "low";
defparam \rs2_data[14]~I .input_register_mode = "none";
defparam \rs2_data[14]~I .input_sync_reset = "none";
defparam \rs2_data[14]~I .oe_async_reset = "none";
defparam \rs2_data[14]~I .oe_power_up = "low";
defparam \rs2_data[14]~I .oe_register_mode = "none";
defparam \rs2_data[14]~I .oe_sync_reset = "none";
defparam \rs2_data[14]~I .operation_mode = "output";
defparam \rs2_data[14]~I .output_async_reset = "none";
defparam \rs2_data[14]~I .output_power_up = "low";
defparam \rs2_data[14]~I .output_register_mode = "none";
defparam \rs2_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[15]~I (
	.datain(\register_file|Mux48~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[15]));
// synopsys translate_off
defparam \rs2_data[15]~I .input_async_reset = "none";
defparam \rs2_data[15]~I .input_power_up = "low";
defparam \rs2_data[15]~I .input_register_mode = "none";
defparam \rs2_data[15]~I .input_sync_reset = "none";
defparam \rs2_data[15]~I .oe_async_reset = "none";
defparam \rs2_data[15]~I .oe_power_up = "low";
defparam \rs2_data[15]~I .oe_register_mode = "none";
defparam \rs2_data[15]~I .oe_sync_reset = "none";
defparam \rs2_data[15]~I .operation_mode = "output";
defparam \rs2_data[15]~I .output_async_reset = "none";
defparam \rs2_data[15]~I .output_power_up = "low";
defparam \rs2_data[15]~I .output_register_mode = "none";
defparam \rs2_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[16]~I (
	.datain(\register_file|Mux47~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[16]));
// synopsys translate_off
defparam \rs2_data[16]~I .input_async_reset = "none";
defparam \rs2_data[16]~I .input_power_up = "low";
defparam \rs2_data[16]~I .input_register_mode = "none";
defparam \rs2_data[16]~I .input_sync_reset = "none";
defparam \rs2_data[16]~I .oe_async_reset = "none";
defparam \rs2_data[16]~I .oe_power_up = "low";
defparam \rs2_data[16]~I .oe_register_mode = "none";
defparam \rs2_data[16]~I .oe_sync_reset = "none";
defparam \rs2_data[16]~I .operation_mode = "output";
defparam \rs2_data[16]~I .output_async_reset = "none";
defparam \rs2_data[16]~I .output_power_up = "low";
defparam \rs2_data[16]~I .output_register_mode = "none";
defparam \rs2_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[17]~I (
	.datain(\register_file|Mux46~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[17]));
// synopsys translate_off
defparam \rs2_data[17]~I .input_async_reset = "none";
defparam \rs2_data[17]~I .input_power_up = "low";
defparam \rs2_data[17]~I .input_register_mode = "none";
defparam \rs2_data[17]~I .input_sync_reset = "none";
defparam \rs2_data[17]~I .oe_async_reset = "none";
defparam \rs2_data[17]~I .oe_power_up = "low";
defparam \rs2_data[17]~I .oe_register_mode = "none";
defparam \rs2_data[17]~I .oe_sync_reset = "none";
defparam \rs2_data[17]~I .operation_mode = "output";
defparam \rs2_data[17]~I .output_async_reset = "none";
defparam \rs2_data[17]~I .output_power_up = "low";
defparam \rs2_data[17]~I .output_register_mode = "none";
defparam \rs2_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[18]~I (
	.datain(\register_file|Mux45~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[18]));
// synopsys translate_off
defparam \rs2_data[18]~I .input_async_reset = "none";
defparam \rs2_data[18]~I .input_power_up = "low";
defparam \rs2_data[18]~I .input_register_mode = "none";
defparam \rs2_data[18]~I .input_sync_reset = "none";
defparam \rs2_data[18]~I .oe_async_reset = "none";
defparam \rs2_data[18]~I .oe_power_up = "low";
defparam \rs2_data[18]~I .oe_register_mode = "none";
defparam \rs2_data[18]~I .oe_sync_reset = "none";
defparam \rs2_data[18]~I .operation_mode = "output";
defparam \rs2_data[18]~I .output_async_reset = "none";
defparam \rs2_data[18]~I .output_power_up = "low";
defparam \rs2_data[18]~I .output_register_mode = "none";
defparam \rs2_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[19]~I (
	.datain(\register_file|Mux44~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[19]));
// synopsys translate_off
defparam \rs2_data[19]~I .input_async_reset = "none";
defparam \rs2_data[19]~I .input_power_up = "low";
defparam \rs2_data[19]~I .input_register_mode = "none";
defparam \rs2_data[19]~I .input_sync_reset = "none";
defparam \rs2_data[19]~I .oe_async_reset = "none";
defparam \rs2_data[19]~I .oe_power_up = "low";
defparam \rs2_data[19]~I .oe_register_mode = "none";
defparam \rs2_data[19]~I .oe_sync_reset = "none";
defparam \rs2_data[19]~I .operation_mode = "output";
defparam \rs2_data[19]~I .output_async_reset = "none";
defparam \rs2_data[19]~I .output_power_up = "low";
defparam \rs2_data[19]~I .output_register_mode = "none";
defparam \rs2_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[20]~I (
	.datain(\register_file|Mux43~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[20]));
// synopsys translate_off
defparam \rs2_data[20]~I .input_async_reset = "none";
defparam \rs2_data[20]~I .input_power_up = "low";
defparam \rs2_data[20]~I .input_register_mode = "none";
defparam \rs2_data[20]~I .input_sync_reset = "none";
defparam \rs2_data[20]~I .oe_async_reset = "none";
defparam \rs2_data[20]~I .oe_power_up = "low";
defparam \rs2_data[20]~I .oe_register_mode = "none";
defparam \rs2_data[20]~I .oe_sync_reset = "none";
defparam \rs2_data[20]~I .operation_mode = "output";
defparam \rs2_data[20]~I .output_async_reset = "none";
defparam \rs2_data[20]~I .output_power_up = "low";
defparam \rs2_data[20]~I .output_register_mode = "none";
defparam \rs2_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[21]~I (
	.datain(\register_file|Mux42~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[21]));
// synopsys translate_off
defparam \rs2_data[21]~I .input_async_reset = "none";
defparam \rs2_data[21]~I .input_power_up = "low";
defparam \rs2_data[21]~I .input_register_mode = "none";
defparam \rs2_data[21]~I .input_sync_reset = "none";
defparam \rs2_data[21]~I .oe_async_reset = "none";
defparam \rs2_data[21]~I .oe_power_up = "low";
defparam \rs2_data[21]~I .oe_register_mode = "none";
defparam \rs2_data[21]~I .oe_sync_reset = "none";
defparam \rs2_data[21]~I .operation_mode = "output";
defparam \rs2_data[21]~I .output_async_reset = "none";
defparam \rs2_data[21]~I .output_power_up = "low";
defparam \rs2_data[21]~I .output_register_mode = "none";
defparam \rs2_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[22]~I (
	.datain(\register_file|Mux41~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[22]));
// synopsys translate_off
defparam \rs2_data[22]~I .input_async_reset = "none";
defparam \rs2_data[22]~I .input_power_up = "low";
defparam \rs2_data[22]~I .input_register_mode = "none";
defparam \rs2_data[22]~I .input_sync_reset = "none";
defparam \rs2_data[22]~I .oe_async_reset = "none";
defparam \rs2_data[22]~I .oe_power_up = "low";
defparam \rs2_data[22]~I .oe_register_mode = "none";
defparam \rs2_data[22]~I .oe_sync_reset = "none";
defparam \rs2_data[22]~I .operation_mode = "output";
defparam \rs2_data[22]~I .output_async_reset = "none";
defparam \rs2_data[22]~I .output_power_up = "low";
defparam \rs2_data[22]~I .output_register_mode = "none";
defparam \rs2_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[23]~I (
	.datain(\register_file|Mux40~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[23]));
// synopsys translate_off
defparam \rs2_data[23]~I .input_async_reset = "none";
defparam \rs2_data[23]~I .input_power_up = "low";
defparam \rs2_data[23]~I .input_register_mode = "none";
defparam \rs2_data[23]~I .input_sync_reset = "none";
defparam \rs2_data[23]~I .oe_async_reset = "none";
defparam \rs2_data[23]~I .oe_power_up = "low";
defparam \rs2_data[23]~I .oe_register_mode = "none";
defparam \rs2_data[23]~I .oe_sync_reset = "none";
defparam \rs2_data[23]~I .operation_mode = "output";
defparam \rs2_data[23]~I .output_async_reset = "none";
defparam \rs2_data[23]~I .output_power_up = "low";
defparam \rs2_data[23]~I .output_register_mode = "none";
defparam \rs2_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[24]~I (
	.datain(\register_file|Mux39~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[24]));
// synopsys translate_off
defparam \rs2_data[24]~I .input_async_reset = "none";
defparam \rs2_data[24]~I .input_power_up = "low";
defparam \rs2_data[24]~I .input_register_mode = "none";
defparam \rs2_data[24]~I .input_sync_reset = "none";
defparam \rs2_data[24]~I .oe_async_reset = "none";
defparam \rs2_data[24]~I .oe_power_up = "low";
defparam \rs2_data[24]~I .oe_register_mode = "none";
defparam \rs2_data[24]~I .oe_sync_reset = "none";
defparam \rs2_data[24]~I .operation_mode = "output";
defparam \rs2_data[24]~I .output_async_reset = "none";
defparam \rs2_data[24]~I .output_power_up = "low";
defparam \rs2_data[24]~I .output_register_mode = "none";
defparam \rs2_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[25]~I (
	.datain(\register_file|Mux38~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[25]));
// synopsys translate_off
defparam \rs2_data[25]~I .input_async_reset = "none";
defparam \rs2_data[25]~I .input_power_up = "low";
defparam \rs2_data[25]~I .input_register_mode = "none";
defparam \rs2_data[25]~I .input_sync_reset = "none";
defparam \rs2_data[25]~I .oe_async_reset = "none";
defparam \rs2_data[25]~I .oe_power_up = "low";
defparam \rs2_data[25]~I .oe_register_mode = "none";
defparam \rs2_data[25]~I .oe_sync_reset = "none";
defparam \rs2_data[25]~I .operation_mode = "output";
defparam \rs2_data[25]~I .output_async_reset = "none";
defparam \rs2_data[25]~I .output_power_up = "low";
defparam \rs2_data[25]~I .output_register_mode = "none";
defparam \rs2_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[26]~I (
	.datain(\register_file|Mux37~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[26]));
// synopsys translate_off
defparam \rs2_data[26]~I .input_async_reset = "none";
defparam \rs2_data[26]~I .input_power_up = "low";
defparam \rs2_data[26]~I .input_register_mode = "none";
defparam \rs2_data[26]~I .input_sync_reset = "none";
defparam \rs2_data[26]~I .oe_async_reset = "none";
defparam \rs2_data[26]~I .oe_power_up = "low";
defparam \rs2_data[26]~I .oe_register_mode = "none";
defparam \rs2_data[26]~I .oe_sync_reset = "none";
defparam \rs2_data[26]~I .operation_mode = "output";
defparam \rs2_data[26]~I .output_async_reset = "none";
defparam \rs2_data[26]~I .output_power_up = "low";
defparam \rs2_data[26]~I .output_register_mode = "none";
defparam \rs2_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[27]~I (
	.datain(\register_file|Mux36~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[27]));
// synopsys translate_off
defparam \rs2_data[27]~I .input_async_reset = "none";
defparam \rs2_data[27]~I .input_power_up = "low";
defparam \rs2_data[27]~I .input_register_mode = "none";
defparam \rs2_data[27]~I .input_sync_reset = "none";
defparam \rs2_data[27]~I .oe_async_reset = "none";
defparam \rs2_data[27]~I .oe_power_up = "low";
defparam \rs2_data[27]~I .oe_register_mode = "none";
defparam \rs2_data[27]~I .oe_sync_reset = "none";
defparam \rs2_data[27]~I .operation_mode = "output";
defparam \rs2_data[27]~I .output_async_reset = "none";
defparam \rs2_data[27]~I .output_power_up = "low";
defparam \rs2_data[27]~I .output_register_mode = "none";
defparam \rs2_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[28]~I (
	.datain(\register_file|Mux35~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[28]));
// synopsys translate_off
defparam \rs2_data[28]~I .input_async_reset = "none";
defparam \rs2_data[28]~I .input_power_up = "low";
defparam \rs2_data[28]~I .input_register_mode = "none";
defparam \rs2_data[28]~I .input_sync_reset = "none";
defparam \rs2_data[28]~I .oe_async_reset = "none";
defparam \rs2_data[28]~I .oe_power_up = "low";
defparam \rs2_data[28]~I .oe_register_mode = "none";
defparam \rs2_data[28]~I .oe_sync_reset = "none";
defparam \rs2_data[28]~I .operation_mode = "output";
defparam \rs2_data[28]~I .output_async_reset = "none";
defparam \rs2_data[28]~I .output_power_up = "low";
defparam \rs2_data[28]~I .output_register_mode = "none";
defparam \rs2_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[29]~I (
	.datain(\register_file|Mux34~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[29]));
// synopsys translate_off
defparam \rs2_data[29]~I .input_async_reset = "none";
defparam \rs2_data[29]~I .input_power_up = "low";
defparam \rs2_data[29]~I .input_register_mode = "none";
defparam \rs2_data[29]~I .input_sync_reset = "none";
defparam \rs2_data[29]~I .oe_async_reset = "none";
defparam \rs2_data[29]~I .oe_power_up = "low";
defparam \rs2_data[29]~I .oe_register_mode = "none";
defparam \rs2_data[29]~I .oe_sync_reset = "none";
defparam \rs2_data[29]~I .operation_mode = "output";
defparam \rs2_data[29]~I .output_async_reset = "none";
defparam \rs2_data[29]~I .output_power_up = "low";
defparam \rs2_data[29]~I .output_register_mode = "none";
defparam \rs2_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[30]~I (
	.datain(\register_file|Mux33~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[30]));
// synopsys translate_off
defparam \rs2_data[30]~I .input_async_reset = "none";
defparam \rs2_data[30]~I .input_power_up = "low";
defparam \rs2_data[30]~I .input_register_mode = "none";
defparam \rs2_data[30]~I .input_sync_reset = "none";
defparam \rs2_data[30]~I .oe_async_reset = "none";
defparam \rs2_data[30]~I .oe_power_up = "low";
defparam \rs2_data[30]~I .oe_register_mode = "none";
defparam \rs2_data[30]~I .oe_sync_reset = "none";
defparam \rs2_data[30]~I .operation_mode = "output";
defparam \rs2_data[30]~I .output_async_reset = "none";
defparam \rs2_data[30]~I .output_power_up = "low";
defparam \rs2_data[30]~I .output_register_mode = "none";
defparam \rs2_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rs2_data[31]~I (
	.datain(\register_file|Mux32~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rs2_data[31]));
// synopsys translate_off
defparam \rs2_data[31]~I .input_async_reset = "none";
defparam \rs2_data[31]~I .input_power_up = "low";
defparam \rs2_data[31]~I .input_register_mode = "none";
defparam \rs2_data[31]~I .input_sync_reset = "none";
defparam \rs2_data[31]~I .oe_async_reset = "none";
defparam \rs2_data[31]~I .oe_power_up = "low";
defparam \rs2_data[31]~I .oe_register_mode = "none";
defparam \rs2_data[31]~I .oe_sync_reset = "none";
defparam \rs2_data[31]~I .operation_mode = "output";
defparam \rs2_data[31]~I .output_async_reset = "none";
defparam \rs2_data[31]~I .output_power_up = "low";
defparam \rs2_data[31]~I .output_register_mode = "none";
defparam \rs2_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[0]));
// synopsys translate_off
defparam \pc_debug[0]~I .input_async_reset = "none";
defparam \pc_debug[0]~I .input_power_up = "low";
defparam \pc_debug[0]~I .input_register_mode = "none";
defparam \pc_debug[0]~I .input_sync_reset = "none";
defparam \pc_debug[0]~I .oe_async_reset = "none";
defparam \pc_debug[0]~I .oe_power_up = "low";
defparam \pc_debug[0]~I .oe_register_mode = "none";
defparam \pc_debug[0]~I .oe_sync_reset = "none";
defparam \pc_debug[0]~I .operation_mode = "output";
defparam \pc_debug[0]~I .output_async_reset = "none";
defparam \pc_debug[0]~I .output_power_up = "low";
defparam \pc_debug[0]~I .output_register_mode = "none";
defparam \pc_debug[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[1]));
// synopsys translate_off
defparam \pc_debug[1]~I .input_async_reset = "none";
defparam \pc_debug[1]~I .input_power_up = "low";
defparam \pc_debug[1]~I .input_register_mode = "none";
defparam \pc_debug[1]~I .input_sync_reset = "none";
defparam \pc_debug[1]~I .oe_async_reset = "none";
defparam \pc_debug[1]~I .oe_power_up = "low";
defparam \pc_debug[1]~I .oe_register_mode = "none";
defparam \pc_debug[1]~I .oe_sync_reset = "none";
defparam \pc_debug[1]~I .operation_mode = "output";
defparam \pc_debug[1]~I .output_async_reset = "none";
defparam \pc_debug[1]~I .output_power_up = "low";
defparam \pc_debug[1]~I .output_register_mode = "none";
defparam \pc_debug[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[2]~I (
	.datain(\PC|PC_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[2]));
// synopsys translate_off
defparam \pc_debug[2]~I .input_async_reset = "none";
defparam \pc_debug[2]~I .input_power_up = "low";
defparam \pc_debug[2]~I .input_register_mode = "none";
defparam \pc_debug[2]~I .input_sync_reset = "none";
defparam \pc_debug[2]~I .oe_async_reset = "none";
defparam \pc_debug[2]~I .oe_power_up = "low";
defparam \pc_debug[2]~I .oe_register_mode = "none";
defparam \pc_debug[2]~I .oe_sync_reset = "none";
defparam \pc_debug[2]~I .operation_mode = "output";
defparam \pc_debug[2]~I .output_async_reset = "none";
defparam \pc_debug[2]~I .output_power_up = "low";
defparam \pc_debug[2]~I .output_register_mode = "none";
defparam \pc_debug[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[3]~I (
	.datain(\PC|PC_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[3]));
// synopsys translate_off
defparam \pc_debug[3]~I .input_async_reset = "none";
defparam \pc_debug[3]~I .input_power_up = "low";
defparam \pc_debug[3]~I .input_register_mode = "none";
defparam \pc_debug[3]~I .input_sync_reset = "none";
defparam \pc_debug[3]~I .oe_async_reset = "none";
defparam \pc_debug[3]~I .oe_power_up = "low";
defparam \pc_debug[3]~I .oe_register_mode = "none";
defparam \pc_debug[3]~I .oe_sync_reset = "none";
defparam \pc_debug[3]~I .operation_mode = "output";
defparam \pc_debug[3]~I .output_async_reset = "none";
defparam \pc_debug[3]~I .output_power_up = "low";
defparam \pc_debug[3]~I .output_register_mode = "none";
defparam \pc_debug[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[4]~I (
	.datain(\PC|PC_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[4]));
// synopsys translate_off
defparam \pc_debug[4]~I .input_async_reset = "none";
defparam \pc_debug[4]~I .input_power_up = "low";
defparam \pc_debug[4]~I .input_register_mode = "none";
defparam \pc_debug[4]~I .input_sync_reset = "none";
defparam \pc_debug[4]~I .oe_async_reset = "none";
defparam \pc_debug[4]~I .oe_power_up = "low";
defparam \pc_debug[4]~I .oe_register_mode = "none";
defparam \pc_debug[4]~I .oe_sync_reset = "none";
defparam \pc_debug[4]~I .operation_mode = "output";
defparam \pc_debug[4]~I .output_async_reset = "none";
defparam \pc_debug[4]~I .output_power_up = "low";
defparam \pc_debug[4]~I .output_register_mode = "none";
defparam \pc_debug[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[5]~I (
	.datain(\PC|PC_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[5]));
// synopsys translate_off
defparam \pc_debug[5]~I .input_async_reset = "none";
defparam \pc_debug[5]~I .input_power_up = "low";
defparam \pc_debug[5]~I .input_register_mode = "none";
defparam \pc_debug[5]~I .input_sync_reset = "none";
defparam \pc_debug[5]~I .oe_async_reset = "none";
defparam \pc_debug[5]~I .oe_power_up = "low";
defparam \pc_debug[5]~I .oe_register_mode = "none";
defparam \pc_debug[5]~I .oe_sync_reset = "none";
defparam \pc_debug[5]~I .operation_mode = "output";
defparam \pc_debug[5]~I .output_async_reset = "none";
defparam \pc_debug[5]~I .output_power_up = "low";
defparam \pc_debug[5]~I .output_register_mode = "none";
defparam \pc_debug[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[6]~I (
	.datain(\PC|PC_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[6]));
// synopsys translate_off
defparam \pc_debug[6]~I .input_async_reset = "none";
defparam \pc_debug[6]~I .input_power_up = "low";
defparam \pc_debug[6]~I .input_register_mode = "none";
defparam \pc_debug[6]~I .input_sync_reset = "none";
defparam \pc_debug[6]~I .oe_async_reset = "none";
defparam \pc_debug[6]~I .oe_power_up = "low";
defparam \pc_debug[6]~I .oe_register_mode = "none";
defparam \pc_debug[6]~I .oe_sync_reset = "none";
defparam \pc_debug[6]~I .operation_mode = "output";
defparam \pc_debug[6]~I .output_async_reset = "none";
defparam \pc_debug[6]~I .output_power_up = "low";
defparam \pc_debug[6]~I .output_register_mode = "none";
defparam \pc_debug[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[7]~I (
	.datain(\PC|PC_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[7]));
// synopsys translate_off
defparam \pc_debug[7]~I .input_async_reset = "none";
defparam \pc_debug[7]~I .input_power_up = "low";
defparam \pc_debug[7]~I .input_register_mode = "none";
defparam \pc_debug[7]~I .input_sync_reset = "none";
defparam \pc_debug[7]~I .oe_async_reset = "none";
defparam \pc_debug[7]~I .oe_power_up = "low";
defparam \pc_debug[7]~I .oe_register_mode = "none";
defparam \pc_debug[7]~I .oe_sync_reset = "none";
defparam \pc_debug[7]~I .operation_mode = "output";
defparam \pc_debug[7]~I .output_async_reset = "none";
defparam \pc_debug[7]~I .output_power_up = "low";
defparam \pc_debug[7]~I .output_register_mode = "none";
defparam \pc_debug[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[8]~I (
	.datain(\PC|PC_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[8]));
// synopsys translate_off
defparam \pc_debug[8]~I .input_async_reset = "none";
defparam \pc_debug[8]~I .input_power_up = "low";
defparam \pc_debug[8]~I .input_register_mode = "none";
defparam \pc_debug[8]~I .input_sync_reset = "none";
defparam \pc_debug[8]~I .oe_async_reset = "none";
defparam \pc_debug[8]~I .oe_power_up = "low";
defparam \pc_debug[8]~I .oe_register_mode = "none";
defparam \pc_debug[8]~I .oe_sync_reset = "none";
defparam \pc_debug[8]~I .operation_mode = "output";
defparam \pc_debug[8]~I .output_async_reset = "none";
defparam \pc_debug[8]~I .output_power_up = "low";
defparam \pc_debug[8]~I .output_register_mode = "none";
defparam \pc_debug[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[9]~I (
	.datain(\PC|PC_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[9]));
// synopsys translate_off
defparam \pc_debug[9]~I .input_async_reset = "none";
defparam \pc_debug[9]~I .input_power_up = "low";
defparam \pc_debug[9]~I .input_register_mode = "none";
defparam \pc_debug[9]~I .input_sync_reset = "none";
defparam \pc_debug[9]~I .oe_async_reset = "none";
defparam \pc_debug[9]~I .oe_power_up = "low";
defparam \pc_debug[9]~I .oe_register_mode = "none";
defparam \pc_debug[9]~I .oe_sync_reset = "none";
defparam \pc_debug[9]~I .operation_mode = "output";
defparam \pc_debug[9]~I .output_async_reset = "none";
defparam \pc_debug[9]~I .output_power_up = "low";
defparam \pc_debug[9]~I .output_register_mode = "none";
defparam \pc_debug[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[10]~I (
	.datain(\PC|PC_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[10]));
// synopsys translate_off
defparam \pc_debug[10]~I .input_async_reset = "none";
defparam \pc_debug[10]~I .input_power_up = "low";
defparam \pc_debug[10]~I .input_register_mode = "none";
defparam \pc_debug[10]~I .input_sync_reset = "none";
defparam \pc_debug[10]~I .oe_async_reset = "none";
defparam \pc_debug[10]~I .oe_power_up = "low";
defparam \pc_debug[10]~I .oe_register_mode = "none";
defparam \pc_debug[10]~I .oe_sync_reset = "none";
defparam \pc_debug[10]~I .operation_mode = "output";
defparam \pc_debug[10]~I .output_async_reset = "none";
defparam \pc_debug[10]~I .output_power_up = "low";
defparam \pc_debug[10]~I .output_register_mode = "none";
defparam \pc_debug[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[11]~I (
	.datain(\PC|PC_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[11]));
// synopsys translate_off
defparam \pc_debug[11]~I .input_async_reset = "none";
defparam \pc_debug[11]~I .input_power_up = "low";
defparam \pc_debug[11]~I .input_register_mode = "none";
defparam \pc_debug[11]~I .input_sync_reset = "none";
defparam \pc_debug[11]~I .oe_async_reset = "none";
defparam \pc_debug[11]~I .oe_power_up = "low";
defparam \pc_debug[11]~I .oe_register_mode = "none";
defparam \pc_debug[11]~I .oe_sync_reset = "none";
defparam \pc_debug[11]~I .operation_mode = "output";
defparam \pc_debug[11]~I .output_async_reset = "none";
defparam \pc_debug[11]~I .output_power_up = "low";
defparam \pc_debug[11]~I .output_register_mode = "none";
defparam \pc_debug[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[12]~I (
	.datain(\PC|PC_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[12]));
// synopsys translate_off
defparam \pc_debug[12]~I .input_async_reset = "none";
defparam \pc_debug[12]~I .input_power_up = "low";
defparam \pc_debug[12]~I .input_register_mode = "none";
defparam \pc_debug[12]~I .input_sync_reset = "none";
defparam \pc_debug[12]~I .oe_async_reset = "none";
defparam \pc_debug[12]~I .oe_power_up = "low";
defparam \pc_debug[12]~I .oe_register_mode = "none";
defparam \pc_debug[12]~I .oe_sync_reset = "none";
defparam \pc_debug[12]~I .operation_mode = "output";
defparam \pc_debug[12]~I .output_async_reset = "none";
defparam \pc_debug[12]~I .output_power_up = "low";
defparam \pc_debug[12]~I .output_register_mode = "none";
defparam \pc_debug[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[13]~I (
	.datain(\PC|PC_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[13]));
// synopsys translate_off
defparam \pc_debug[13]~I .input_async_reset = "none";
defparam \pc_debug[13]~I .input_power_up = "low";
defparam \pc_debug[13]~I .input_register_mode = "none";
defparam \pc_debug[13]~I .input_sync_reset = "none";
defparam \pc_debug[13]~I .oe_async_reset = "none";
defparam \pc_debug[13]~I .oe_power_up = "low";
defparam \pc_debug[13]~I .oe_register_mode = "none";
defparam \pc_debug[13]~I .oe_sync_reset = "none";
defparam \pc_debug[13]~I .operation_mode = "output";
defparam \pc_debug[13]~I .output_async_reset = "none";
defparam \pc_debug[13]~I .output_power_up = "low";
defparam \pc_debug[13]~I .output_register_mode = "none";
defparam \pc_debug[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[14]~I (
	.datain(\PC|PC_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[14]));
// synopsys translate_off
defparam \pc_debug[14]~I .input_async_reset = "none";
defparam \pc_debug[14]~I .input_power_up = "low";
defparam \pc_debug[14]~I .input_register_mode = "none";
defparam \pc_debug[14]~I .input_sync_reset = "none";
defparam \pc_debug[14]~I .oe_async_reset = "none";
defparam \pc_debug[14]~I .oe_power_up = "low";
defparam \pc_debug[14]~I .oe_register_mode = "none";
defparam \pc_debug[14]~I .oe_sync_reset = "none";
defparam \pc_debug[14]~I .operation_mode = "output";
defparam \pc_debug[14]~I .output_async_reset = "none";
defparam \pc_debug[14]~I .output_power_up = "low";
defparam \pc_debug[14]~I .output_register_mode = "none";
defparam \pc_debug[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[15]~I (
	.datain(\PC|PC_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[15]));
// synopsys translate_off
defparam \pc_debug[15]~I .input_async_reset = "none";
defparam \pc_debug[15]~I .input_power_up = "low";
defparam \pc_debug[15]~I .input_register_mode = "none";
defparam \pc_debug[15]~I .input_sync_reset = "none";
defparam \pc_debug[15]~I .oe_async_reset = "none";
defparam \pc_debug[15]~I .oe_power_up = "low";
defparam \pc_debug[15]~I .oe_register_mode = "none";
defparam \pc_debug[15]~I .oe_sync_reset = "none";
defparam \pc_debug[15]~I .operation_mode = "output";
defparam \pc_debug[15]~I .output_async_reset = "none";
defparam \pc_debug[15]~I .output_power_up = "low";
defparam \pc_debug[15]~I .output_register_mode = "none";
defparam \pc_debug[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[16]~I (
	.datain(\PC|PC_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[16]));
// synopsys translate_off
defparam \pc_debug[16]~I .input_async_reset = "none";
defparam \pc_debug[16]~I .input_power_up = "low";
defparam \pc_debug[16]~I .input_register_mode = "none";
defparam \pc_debug[16]~I .input_sync_reset = "none";
defparam \pc_debug[16]~I .oe_async_reset = "none";
defparam \pc_debug[16]~I .oe_power_up = "low";
defparam \pc_debug[16]~I .oe_register_mode = "none";
defparam \pc_debug[16]~I .oe_sync_reset = "none";
defparam \pc_debug[16]~I .operation_mode = "output";
defparam \pc_debug[16]~I .output_async_reset = "none";
defparam \pc_debug[16]~I .output_power_up = "low";
defparam \pc_debug[16]~I .output_register_mode = "none";
defparam \pc_debug[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[17]~I (
	.datain(\PC|PC_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[17]));
// synopsys translate_off
defparam \pc_debug[17]~I .input_async_reset = "none";
defparam \pc_debug[17]~I .input_power_up = "low";
defparam \pc_debug[17]~I .input_register_mode = "none";
defparam \pc_debug[17]~I .input_sync_reset = "none";
defparam \pc_debug[17]~I .oe_async_reset = "none";
defparam \pc_debug[17]~I .oe_power_up = "low";
defparam \pc_debug[17]~I .oe_register_mode = "none";
defparam \pc_debug[17]~I .oe_sync_reset = "none";
defparam \pc_debug[17]~I .operation_mode = "output";
defparam \pc_debug[17]~I .output_async_reset = "none";
defparam \pc_debug[17]~I .output_power_up = "low";
defparam \pc_debug[17]~I .output_register_mode = "none";
defparam \pc_debug[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[18]~I (
	.datain(\PC|PC_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[18]));
// synopsys translate_off
defparam \pc_debug[18]~I .input_async_reset = "none";
defparam \pc_debug[18]~I .input_power_up = "low";
defparam \pc_debug[18]~I .input_register_mode = "none";
defparam \pc_debug[18]~I .input_sync_reset = "none";
defparam \pc_debug[18]~I .oe_async_reset = "none";
defparam \pc_debug[18]~I .oe_power_up = "low";
defparam \pc_debug[18]~I .oe_register_mode = "none";
defparam \pc_debug[18]~I .oe_sync_reset = "none";
defparam \pc_debug[18]~I .operation_mode = "output";
defparam \pc_debug[18]~I .output_async_reset = "none";
defparam \pc_debug[18]~I .output_power_up = "low";
defparam \pc_debug[18]~I .output_register_mode = "none";
defparam \pc_debug[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[19]~I (
	.datain(\PC|PC_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[19]));
// synopsys translate_off
defparam \pc_debug[19]~I .input_async_reset = "none";
defparam \pc_debug[19]~I .input_power_up = "low";
defparam \pc_debug[19]~I .input_register_mode = "none";
defparam \pc_debug[19]~I .input_sync_reset = "none";
defparam \pc_debug[19]~I .oe_async_reset = "none";
defparam \pc_debug[19]~I .oe_power_up = "low";
defparam \pc_debug[19]~I .oe_register_mode = "none";
defparam \pc_debug[19]~I .oe_sync_reset = "none";
defparam \pc_debug[19]~I .operation_mode = "output";
defparam \pc_debug[19]~I .output_async_reset = "none";
defparam \pc_debug[19]~I .output_power_up = "low";
defparam \pc_debug[19]~I .output_register_mode = "none";
defparam \pc_debug[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[20]~I (
	.datain(\PC|PC_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[20]));
// synopsys translate_off
defparam \pc_debug[20]~I .input_async_reset = "none";
defparam \pc_debug[20]~I .input_power_up = "low";
defparam \pc_debug[20]~I .input_register_mode = "none";
defparam \pc_debug[20]~I .input_sync_reset = "none";
defparam \pc_debug[20]~I .oe_async_reset = "none";
defparam \pc_debug[20]~I .oe_power_up = "low";
defparam \pc_debug[20]~I .oe_register_mode = "none";
defparam \pc_debug[20]~I .oe_sync_reset = "none";
defparam \pc_debug[20]~I .operation_mode = "output";
defparam \pc_debug[20]~I .output_async_reset = "none";
defparam \pc_debug[20]~I .output_power_up = "low";
defparam \pc_debug[20]~I .output_register_mode = "none";
defparam \pc_debug[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[21]~I (
	.datain(\PC|PC_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[21]));
// synopsys translate_off
defparam \pc_debug[21]~I .input_async_reset = "none";
defparam \pc_debug[21]~I .input_power_up = "low";
defparam \pc_debug[21]~I .input_register_mode = "none";
defparam \pc_debug[21]~I .input_sync_reset = "none";
defparam \pc_debug[21]~I .oe_async_reset = "none";
defparam \pc_debug[21]~I .oe_power_up = "low";
defparam \pc_debug[21]~I .oe_register_mode = "none";
defparam \pc_debug[21]~I .oe_sync_reset = "none";
defparam \pc_debug[21]~I .operation_mode = "output";
defparam \pc_debug[21]~I .output_async_reset = "none";
defparam \pc_debug[21]~I .output_power_up = "low";
defparam \pc_debug[21]~I .output_register_mode = "none";
defparam \pc_debug[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[22]~I (
	.datain(\PC|PC_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[22]));
// synopsys translate_off
defparam \pc_debug[22]~I .input_async_reset = "none";
defparam \pc_debug[22]~I .input_power_up = "low";
defparam \pc_debug[22]~I .input_register_mode = "none";
defparam \pc_debug[22]~I .input_sync_reset = "none";
defparam \pc_debug[22]~I .oe_async_reset = "none";
defparam \pc_debug[22]~I .oe_power_up = "low";
defparam \pc_debug[22]~I .oe_register_mode = "none";
defparam \pc_debug[22]~I .oe_sync_reset = "none";
defparam \pc_debug[22]~I .operation_mode = "output";
defparam \pc_debug[22]~I .output_async_reset = "none";
defparam \pc_debug[22]~I .output_power_up = "low";
defparam \pc_debug[22]~I .output_register_mode = "none";
defparam \pc_debug[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[23]~I (
	.datain(\PC|PC_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[23]));
// synopsys translate_off
defparam \pc_debug[23]~I .input_async_reset = "none";
defparam \pc_debug[23]~I .input_power_up = "low";
defparam \pc_debug[23]~I .input_register_mode = "none";
defparam \pc_debug[23]~I .input_sync_reset = "none";
defparam \pc_debug[23]~I .oe_async_reset = "none";
defparam \pc_debug[23]~I .oe_power_up = "low";
defparam \pc_debug[23]~I .oe_register_mode = "none";
defparam \pc_debug[23]~I .oe_sync_reset = "none";
defparam \pc_debug[23]~I .operation_mode = "output";
defparam \pc_debug[23]~I .output_async_reset = "none";
defparam \pc_debug[23]~I .output_power_up = "low";
defparam \pc_debug[23]~I .output_register_mode = "none";
defparam \pc_debug[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[24]~I (
	.datain(\PC|PC_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[24]));
// synopsys translate_off
defparam \pc_debug[24]~I .input_async_reset = "none";
defparam \pc_debug[24]~I .input_power_up = "low";
defparam \pc_debug[24]~I .input_register_mode = "none";
defparam \pc_debug[24]~I .input_sync_reset = "none";
defparam \pc_debug[24]~I .oe_async_reset = "none";
defparam \pc_debug[24]~I .oe_power_up = "low";
defparam \pc_debug[24]~I .oe_register_mode = "none";
defparam \pc_debug[24]~I .oe_sync_reset = "none";
defparam \pc_debug[24]~I .operation_mode = "output";
defparam \pc_debug[24]~I .output_async_reset = "none";
defparam \pc_debug[24]~I .output_power_up = "low";
defparam \pc_debug[24]~I .output_register_mode = "none";
defparam \pc_debug[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[25]~I (
	.datain(\PC|PC_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[25]));
// synopsys translate_off
defparam \pc_debug[25]~I .input_async_reset = "none";
defparam \pc_debug[25]~I .input_power_up = "low";
defparam \pc_debug[25]~I .input_register_mode = "none";
defparam \pc_debug[25]~I .input_sync_reset = "none";
defparam \pc_debug[25]~I .oe_async_reset = "none";
defparam \pc_debug[25]~I .oe_power_up = "low";
defparam \pc_debug[25]~I .oe_register_mode = "none";
defparam \pc_debug[25]~I .oe_sync_reset = "none";
defparam \pc_debug[25]~I .operation_mode = "output";
defparam \pc_debug[25]~I .output_async_reset = "none";
defparam \pc_debug[25]~I .output_power_up = "low";
defparam \pc_debug[25]~I .output_register_mode = "none";
defparam \pc_debug[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[26]~I (
	.datain(\PC|PC_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[26]));
// synopsys translate_off
defparam \pc_debug[26]~I .input_async_reset = "none";
defparam \pc_debug[26]~I .input_power_up = "low";
defparam \pc_debug[26]~I .input_register_mode = "none";
defparam \pc_debug[26]~I .input_sync_reset = "none";
defparam \pc_debug[26]~I .oe_async_reset = "none";
defparam \pc_debug[26]~I .oe_power_up = "low";
defparam \pc_debug[26]~I .oe_register_mode = "none";
defparam \pc_debug[26]~I .oe_sync_reset = "none";
defparam \pc_debug[26]~I .operation_mode = "output";
defparam \pc_debug[26]~I .output_async_reset = "none";
defparam \pc_debug[26]~I .output_power_up = "low";
defparam \pc_debug[26]~I .output_register_mode = "none";
defparam \pc_debug[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[27]~I (
	.datain(\PC|PC_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[27]));
// synopsys translate_off
defparam \pc_debug[27]~I .input_async_reset = "none";
defparam \pc_debug[27]~I .input_power_up = "low";
defparam \pc_debug[27]~I .input_register_mode = "none";
defparam \pc_debug[27]~I .input_sync_reset = "none";
defparam \pc_debug[27]~I .oe_async_reset = "none";
defparam \pc_debug[27]~I .oe_power_up = "low";
defparam \pc_debug[27]~I .oe_register_mode = "none";
defparam \pc_debug[27]~I .oe_sync_reset = "none";
defparam \pc_debug[27]~I .operation_mode = "output";
defparam \pc_debug[27]~I .output_async_reset = "none";
defparam \pc_debug[27]~I .output_power_up = "low";
defparam \pc_debug[27]~I .output_register_mode = "none";
defparam \pc_debug[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[28]~I (
	.datain(\PC|PC_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[28]));
// synopsys translate_off
defparam \pc_debug[28]~I .input_async_reset = "none";
defparam \pc_debug[28]~I .input_power_up = "low";
defparam \pc_debug[28]~I .input_register_mode = "none";
defparam \pc_debug[28]~I .input_sync_reset = "none";
defparam \pc_debug[28]~I .oe_async_reset = "none";
defparam \pc_debug[28]~I .oe_power_up = "low";
defparam \pc_debug[28]~I .oe_register_mode = "none";
defparam \pc_debug[28]~I .oe_sync_reset = "none";
defparam \pc_debug[28]~I .operation_mode = "output";
defparam \pc_debug[28]~I .output_async_reset = "none";
defparam \pc_debug[28]~I .output_power_up = "low";
defparam \pc_debug[28]~I .output_register_mode = "none";
defparam \pc_debug[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[29]~I (
	.datain(\PC|PC_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[29]));
// synopsys translate_off
defparam \pc_debug[29]~I .input_async_reset = "none";
defparam \pc_debug[29]~I .input_power_up = "low";
defparam \pc_debug[29]~I .input_register_mode = "none";
defparam \pc_debug[29]~I .input_sync_reset = "none";
defparam \pc_debug[29]~I .oe_async_reset = "none";
defparam \pc_debug[29]~I .oe_power_up = "low";
defparam \pc_debug[29]~I .oe_register_mode = "none";
defparam \pc_debug[29]~I .oe_sync_reset = "none";
defparam \pc_debug[29]~I .operation_mode = "output";
defparam \pc_debug[29]~I .output_async_reset = "none";
defparam \pc_debug[29]~I .output_power_up = "low";
defparam \pc_debug[29]~I .output_register_mode = "none";
defparam \pc_debug[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[30]~I (
	.datain(\PC|PC_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[30]));
// synopsys translate_off
defparam \pc_debug[30]~I .input_async_reset = "none";
defparam \pc_debug[30]~I .input_power_up = "low";
defparam \pc_debug[30]~I .input_register_mode = "none";
defparam \pc_debug[30]~I .input_sync_reset = "none";
defparam \pc_debug[30]~I .oe_async_reset = "none";
defparam \pc_debug[30]~I .oe_power_up = "low";
defparam \pc_debug[30]~I .oe_register_mode = "none";
defparam \pc_debug[30]~I .oe_sync_reset = "none";
defparam \pc_debug[30]~I .operation_mode = "output";
defparam \pc_debug[30]~I .output_async_reset = "none";
defparam \pc_debug[30]~I .output_power_up = "low";
defparam \pc_debug[30]~I .output_register_mode = "none";
defparam \pc_debug[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_debug[31]~I (
	.datain(\PC|PC_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_debug[31]));
// synopsys translate_off
defparam \pc_debug[31]~I .input_async_reset = "none";
defparam \pc_debug[31]~I .input_power_up = "low";
defparam \pc_debug[31]~I .input_register_mode = "none";
defparam \pc_debug[31]~I .input_sync_reset = "none";
defparam \pc_debug[31]~I .oe_async_reset = "none";
defparam \pc_debug[31]~I .oe_power_up = "low";
defparam \pc_debug[31]~I .oe_register_mode = "none";
defparam \pc_debug[31]~I .oe_sync_reset = "none";
defparam \pc_debug[31]~I .operation_mode = "output";
defparam \pc_debug[31]~I .output_async_reset = "none";
defparam \pc_debug[31]~I .output_power_up = "low";
defparam \pc_debug[31]~I .output_register_mode = "none";
defparam \pc_debug[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[0]~I (
	.datain(!\Instruction_Memory|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[0]));
// synopsys translate_off
defparam \instruc_test[0]~I .input_async_reset = "none";
defparam \instruc_test[0]~I .input_power_up = "low";
defparam \instruc_test[0]~I .input_register_mode = "none";
defparam \instruc_test[0]~I .input_sync_reset = "none";
defparam \instruc_test[0]~I .oe_async_reset = "none";
defparam \instruc_test[0]~I .oe_power_up = "low";
defparam \instruc_test[0]~I .oe_register_mode = "none";
defparam \instruc_test[0]~I .oe_sync_reset = "none";
defparam \instruc_test[0]~I .operation_mode = "output";
defparam \instruc_test[0]~I .output_async_reset = "none";
defparam \instruc_test[0]~I .output_power_up = "low";
defparam \instruc_test[0]~I .output_register_mode = "none";
defparam \instruc_test[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[1]~I (
	.datain(!\Instruction_Memory|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[1]));
// synopsys translate_off
defparam \instruc_test[1]~I .input_async_reset = "none";
defparam \instruc_test[1]~I .input_power_up = "low";
defparam \instruc_test[1]~I .input_register_mode = "none";
defparam \instruc_test[1]~I .input_sync_reset = "none";
defparam \instruc_test[1]~I .oe_async_reset = "none";
defparam \instruc_test[1]~I .oe_power_up = "low";
defparam \instruc_test[1]~I .oe_register_mode = "none";
defparam \instruc_test[1]~I .oe_sync_reset = "none";
defparam \instruc_test[1]~I .operation_mode = "output";
defparam \instruc_test[1]~I .output_async_reset = "none";
defparam \instruc_test[1]~I .output_power_up = "low";
defparam \instruc_test[1]~I .output_register_mode = "none";
defparam \instruc_test[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[2]));
// synopsys translate_off
defparam \instruc_test[2]~I .input_async_reset = "none";
defparam \instruc_test[2]~I .input_power_up = "low";
defparam \instruc_test[2]~I .input_register_mode = "none";
defparam \instruc_test[2]~I .input_sync_reset = "none";
defparam \instruc_test[2]~I .oe_async_reset = "none";
defparam \instruc_test[2]~I .oe_power_up = "low";
defparam \instruc_test[2]~I .oe_register_mode = "none";
defparam \instruc_test[2]~I .oe_sync_reset = "none";
defparam \instruc_test[2]~I .operation_mode = "output";
defparam \instruc_test[2]~I .output_async_reset = "none";
defparam \instruc_test[2]~I .output_power_up = "low";
defparam \instruc_test[2]~I .output_register_mode = "none";
defparam \instruc_test[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[3]));
// synopsys translate_off
defparam \instruc_test[3]~I .input_async_reset = "none";
defparam \instruc_test[3]~I .input_power_up = "low";
defparam \instruc_test[3]~I .input_register_mode = "none";
defparam \instruc_test[3]~I .input_sync_reset = "none";
defparam \instruc_test[3]~I .oe_async_reset = "none";
defparam \instruc_test[3]~I .oe_power_up = "low";
defparam \instruc_test[3]~I .oe_register_mode = "none";
defparam \instruc_test[3]~I .oe_sync_reset = "none";
defparam \instruc_test[3]~I .operation_mode = "output";
defparam \instruc_test[3]~I .output_async_reset = "none";
defparam \instruc_test[3]~I .output_power_up = "low";
defparam \instruc_test[3]~I .output_register_mode = "none";
defparam \instruc_test[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[4]~I (
	.datain(\register_file|Mux63~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[4]));
// synopsys translate_off
defparam \instruc_test[4]~I .input_async_reset = "none";
defparam \instruc_test[4]~I .input_power_up = "low";
defparam \instruc_test[4]~I .input_register_mode = "none";
defparam \instruc_test[4]~I .input_sync_reset = "none";
defparam \instruc_test[4]~I .oe_async_reset = "none";
defparam \instruc_test[4]~I .oe_power_up = "low";
defparam \instruc_test[4]~I .oe_register_mode = "none";
defparam \instruc_test[4]~I .oe_sync_reset = "none";
defparam \instruc_test[4]~I .operation_mode = "output";
defparam \instruc_test[4]~I .output_async_reset = "none";
defparam \instruc_test[4]~I .output_power_up = "low";
defparam \instruc_test[4]~I .output_register_mode = "none";
defparam \instruc_test[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[5]~I (
	.datain(\Instruction_Memory|Mux23~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[5]));
// synopsys translate_off
defparam \instruc_test[5]~I .input_async_reset = "none";
defparam \instruc_test[5]~I .input_power_up = "low";
defparam \instruc_test[5]~I .input_register_mode = "none";
defparam \instruc_test[5]~I .input_sync_reset = "none";
defparam \instruc_test[5]~I .oe_async_reset = "none";
defparam \instruc_test[5]~I .oe_power_up = "low";
defparam \instruc_test[5]~I .oe_register_mode = "none";
defparam \instruc_test[5]~I .oe_sync_reset = "none";
defparam \instruc_test[5]~I .operation_mode = "output";
defparam \instruc_test[5]~I .output_async_reset = "none";
defparam \instruc_test[5]~I .output_power_up = "low";
defparam \instruc_test[5]~I .output_register_mode = "none";
defparam \instruc_test[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[6]));
// synopsys translate_off
defparam \instruc_test[6]~I .input_async_reset = "none";
defparam \instruc_test[6]~I .input_power_up = "low";
defparam \instruc_test[6]~I .input_register_mode = "none";
defparam \instruc_test[6]~I .input_sync_reset = "none";
defparam \instruc_test[6]~I .oe_async_reset = "none";
defparam \instruc_test[6]~I .oe_power_up = "low";
defparam \instruc_test[6]~I .oe_register_mode = "none";
defparam \instruc_test[6]~I .oe_sync_reset = "none";
defparam \instruc_test[6]~I .operation_mode = "output";
defparam \instruc_test[6]~I .output_async_reset = "none";
defparam \instruc_test[6]~I .output_power_up = "low";
defparam \instruc_test[6]~I .output_register_mode = "none";
defparam \instruc_test[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[7]~I (
	.datain(!\Instruction_Memory|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[7]));
// synopsys translate_off
defparam \instruc_test[7]~I .input_async_reset = "none";
defparam \instruc_test[7]~I .input_power_up = "low";
defparam \instruc_test[7]~I .input_register_mode = "none";
defparam \instruc_test[7]~I .input_sync_reset = "none";
defparam \instruc_test[7]~I .oe_async_reset = "none";
defparam \instruc_test[7]~I .oe_power_up = "low";
defparam \instruc_test[7]~I .oe_register_mode = "none";
defparam \instruc_test[7]~I .oe_sync_reset = "none";
defparam \instruc_test[7]~I .operation_mode = "output";
defparam \instruc_test[7]~I .output_async_reset = "none";
defparam \instruc_test[7]~I .output_power_up = "low";
defparam \instruc_test[7]~I .output_register_mode = "none";
defparam \instruc_test[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[8]~I (
	.datain(\Instruction_Memory|Mux15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[8]));
// synopsys translate_off
defparam \instruc_test[8]~I .input_async_reset = "none";
defparam \instruc_test[8]~I .input_power_up = "low";
defparam \instruc_test[8]~I .input_register_mode = "none";
defparam \instruc_test[8]~I .input_sync_reset = "none";
defparam \instruc_test[8]~I .oe_async_reset = "none";
defparam \instruc_test[8]~I .oe_power_up = "low";
defparam \instruc_test[8]~I .oe_register_mode = "none";
defparam \instruc_test[8]~I .oe_sync_reset = "none";
defparam \instruc_test[8]~I .operation_mode = "output";
defparam \instruc_test[8]~I .output_async_reset = "none";
defparam \instruc_test[8]~I .output_power_up = "low";
defparam \instruc_test[8]~I .output_register_mode = "none";
defparam \instruc_test[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[9]));
// synopsys translate_off
defparam \instruc_test[9]~I .input_async_reset = "none";
defparam \instruc_test[9]~I .input_power_up = "low";
defparam \instruc_test[9]~I .input_register_mode = "none";
defparam \instruc_test[9]~I .input_sync_reset = "none";
defparam \instruc_test[9]~I .oe_async_reset = "none";
defparam \instruc_test[9]~I .oe_power_up = "low";
defparam \instruc_test[9]~I .oe_register_mode = "none";
defparam \instruc_test[9]~I .oe_sync_reset = "none";
defparam \instruc_test[9]~I .operation_mode = "output";
defparam \instruc_test[9]~I .output_async_reset = "none";
defparam \instruc_test[9]~I .output_power_up = "low";
defparam \instruc_test[9]~I .output_register_mode = "none";
defparam \instruc_test[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[10]~I (
	.datain(!\Instruction_Memory|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[10]));
// synopsys translate_off
defparam \instruc_test[10]~I .input_async_reset = "none";
defparam \instruc_test[10]~I .input_power_up = "low";
defparam \instruc_test[10]~I .input_register_mode = "none";
defparam \instruc_test[10]~I .input_sync_reset = "none";
defparam \instruc_test[10]~I .oe_async_reset = "none";
defparam \instruc_test[10]~I .oe_power_up = "low";
defparam \instruc_test[10]~I .oe_register_mode = "none";
defparam \instruc_test[10]~I .oe_sync_reset = "none";
defparam \instruc_test[10]~I .operation_mode = "output";
defparam \instruc_test[10]~I .output_async_reset = "none";
defparam \instruc_test[10]~I .output_power_up = "low";
defparam \instruc_test[10]~I .output_register_mode = "none";
defparam \instruc_test[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[11]~I (
	.datain(!\Instruction_Memory|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[11]));
// synopsys translate_off
defparam \instruc_test[11]~I .input_async_reset = "none";
defparam \instruc_test[11]~I .input_power_up = "low";
defparam \instruc_test[11]~I .input_register_mode = "none";
defparam \instruc_test[11]~I .input_sync_reset = "none";
defparam \instruc_test[11]~I .oe_async_reset = "none";
defparam \instruc_test[11]~I .oe_power_up = "low";
defparam \instruc_test[11]~I .oe_register_mode = "none";
defparam \instruc_test[11]~I .oe_sync_reset = "none";
defparam \instruc_test[11]~I .operation_mode = "output";
defparam \instruc_test[11]~I .output_async_reset = "none";
defparam \instruc_test[11]~I .output_power_up = "low";
defparam \instruc_test[11]~I .output_register_mode = "none";
defparam \instruc_test[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[12]~I (
	.datain(\Instruction_Memory|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[12]));
// synopsys translate_off
defparam \instruc_test[12]~I .input_async_reset = "none";
defparam \instruc_test[12]~I .input_power_up = "low";
defparam \instruc_test[12]~I .input_register_mode = "none";
defparam \instruc_test[12]~I .input_sync_reset = "none";
defparam \instruc_test[12]~I .oe_async_reset = "none";
defparam \instruc_test[12]~I .oe_power_up = "low";
defparam \instruc_test[12]~I .oe_register_mode = "none";
defparam \instruc_test[12]~I .oe_sync_reset = "none";
defparam \instruc_test[12]~I .operation_mode = "output";
defparam \instruc_test[12]~I .output_async_reset = "none";
defparam \instruc_test[12]~I .output_power_up = "low";
defparam \instruc_test[12]~I .output_register_mode = "none";
defparam \instruc_test[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[13]~I (
	.datain(\Instruction_Memory|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[13]));
// synopsys translate_off
defparam \instruc_test[13]~I .input_async_reset = "none";
defparam \instruc_test[13]~I .input_power_up = "low";
defparam \instruc_test[13]~I .input_register_mode = "none";
defparam \instruc_test[13]~I .input_sync_reset = "none";
defparam \instruc_test[13]~I .oe_async_reset = "none";
defparam \instruc_test[13]~I .oe_power_up = "low";
defparam \instruc_test[13]~I .oe_register_mode = "none";
defparam \instruc_test[13]~I .oe_sync_reset = "none";
defparam \instruc_test[13]~I .operation_mode = "output";
defparam \instruc_test[13]~I .output_async_reset = "none";
defparam \instruc_test[13]~I .output_power_up = "low";
defparam \instruc_test[13]~I .output_register_mode = "none";
defparam \instruc_test[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[14]));
// synopsys translate_off
defparam \instruc_test[14]~I .input_async_reset = "none";
defparam \instruc_test[14]~I .input_power_up = "low";
defparam \instruc_test[14]~I .input_register_mode = "none";
defparam \instruc_test[14]~I .input_sync_reset = "none";
defparam \instruc_test[14]~I .oe_async_reset = "none";
defparam \instruc_test[14]~I .oe_power_up = "low";
defparam \instruc_test[14]~I .oe_register_mode = "none";
defparam \instruc_test[14]~I .oe_sync_reset = "none";
defparam \instruc_test[14]~I .operation_mode = "output";
defparam \instruc_test[14]~I .output_async_reset = "none";
defparam \instruc_test[14]~I .output_power_up = "low";
defparam \instruc_test[14]~I .output_register_mode = "none";
defparam \instruc_test[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[15]~I (
	.datain(!\Instruction_Memory|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[15]));
// synopsys translate_off
defparam \instruc_test[15]~I .input_async_reset = "none";
defparam \instruc_test[15]~I .input_power_up = "low";
defparam \instruc_test[15]~I .input_register_mode = "none";
defparam \instruc_test[15]~I .input_sync_reset = "none";
defparam \instruc_test[15]~I .oe_async_reset = "none";
defparam \instruc_test[15]~I .oe_power_up = "low";
defparam \instruc_test[15]~I .oe_register_mode = "none";
defparam \instruc_test[15]~I .oe_sync_reset = "none";
defparam \instruc_test[15]~I .operation_mode = "output";
defparam \instruc_test[15]~I .output_async_reset = "none";
defparam \instruc_test[15]~I .output_power_up = "low";
defparam \instruc_test[15]~I .output_register_mode = "none";
defparam \instruc_test[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[16]~I (
	.datain(\Instruction_Memory|Mux23~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[16]));
// synopsys translate_off
defparam \instruc_test[16]~I .input_async_reset = "none";
defparam \instruc_test[16]~I .input_power_up = "low";
defparam \instruc_test[16]~I .input_register_mode = "none";
defparam \instruc_test[16]~I .input_sync_reset = "none";
defparam \instruc_test[16]~I .oe_async_reset = "none";
defparam \instruc_test[16]~I .oe_power_up = "low";
defparam \instruc_test[16]~I .oe_register_mode = "none";
defparam \instruc_test[16]~I .oe_sync_reset = "none";
defparam \instruc_test[16]~I .operation_mode = "output";
defparam \instruc_test[16]~I .output_async_reset = "none";
defparam \instruc_test[16]~I .output_power_up = "low";
defparam \instruc_test[16]~I .output_register_mode = "none";
defparam \instruc_test[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[17]));
// synopsys translate_off
defparam \instruc_test[17]~I .input_async_reset = "none";
defparam \instruc_test[17]~I .input_power_up = "low";
defparam \instruc_test[17]~I .input_register_mode = "none";
defparam \instruc_test[17]~I .input_sync_reset = "none";
defparam \instruc_test[17]~I .oe_async_reset = "none";
defparam \instruc_test[17]~I .oe_power_up = "low";
defparam \instruc_test[17]~I .oe_register_mode = "none";
defparam \instruc_test[17]~I .oe_sync_reset = "none";
defparam \instruc_test[17]~I .operation_mode = "output";
defparam \instruc_test[17]~I .output_async_reset = "none";
defparam \instruc_test[17]~I .output_power_up = "low";
defparam \instruc_test[17]~I .output_register_mode = "none";
defparam \instruc_test[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[18]~I (
	.datain(!\Instruction_Memory|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[18]));
// synopsys translate_off
defparam \instruc_test[18]~I .input_async_reset = "none";
defparam \instruc_test[18]~I .input_power_up = "low";
defparam \instruc_test[18]~I .input_register_mode = "none";
defparam \instruc_test[18]~I .input_sync_reset = "none";
defparam \instruc_test[18]~I .oe_async_reset = "none";
defparam \instruc_test[18]~I .oe_power_up = "low";
defparam \instruc_test[18]~I .oe_register_mode = "none";
defparam \instruc_test[18]~I .oe_sync_reset = "none";
defparam \instruc_test[18]~I .operation_mode = "output";
defparam \instruc_test[18]~I .output_async_reset = "none";
defparam \instruc_test[18]~I .output_power_up = "low";
defparam \instruc_test[18]~I .output_register_mode = "none";
defparam \instruc_test[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[19]~I (
	.datain(!\Instruction_Memory|Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[19]));
// synopsys translate_off
defparam \instruc_test[19]~I .input_async_reset = "none";
defparam \instruc_test[19]~I .input_power_up = "low";
defparam \instruc_test[19]~I .input_register_mode = "none";
defparam \instruc_test[19]~I .input_sync_reset = "none";
defparam \instruc_test[19]~I .oe_async_reset = "none";
defparam \instruc_test[19]~I .oe_power_up = "low";
defparam \instruc_test[19]~I .oe_register_mode = "none";
defparam \instruc_test[19]~I .oe_sync_reset = "none";
defparam \instruc_test[19]~I .operation_mode = "output";
defparam \instruc_test[19]~I .output_async_reset = "none";
defparam \instruc_test[19]~I .output_power_up = "low";
defparam \instruc_test[19]~I .output_register_mode = "none";
defparam \instruc_test[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[20]~I (
	.datain(!\Instruction_Memory|Mux19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[20]));
// synopsys translate_off
defparam \instruc_test[20]~I .input_async_reset = "none";
defparam \instruc_test[20]~I .input_power_up = "low";
defparam \instruc_test[20]~I .input_register_mode = "none";
defparam \instruc_test[20]~I .input_sync_reset = "none";
defparam \instruc_test[20]~I .oe_async_reset = "none";
defparam \instruc_test[20]~I .oe_power_up = "low";
defparam \instruc_test[20]~I .oe_register_mode = "none";
defparam \instruc_test[20]~I .oe_sync_reset = "none";
defparam \instruc_test[20]~I .operation_mode = "output";
defparam \instruc_test[20]~I .output_async_reset = "none";
defparam \instruc_test[20]~I .output_power_up = "low";
defparam \instruc_test[20]~I .output_register_mode = "none";
defparam \instruc_test[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[21]~I (
	.datain(\Instruction_Memory|Mux28~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[21]));
// synopsys translate_off
defparam \instruc_test[21]~I .input_async_reset = "none";
defparam \instruc_test[21]~I .input_power_up = "low";
defparam \instruc_test[21]~I .input_register_mode = "none";
defparam \instruc_test[21]~I .input_sync_reset = "none";
defparam \instruc_test[21]~I .oe_async_reset = "none";
defparam \instruc_test[21]~I .oe_power_up = "low";
defparam \instruc_test[21]~I .oe_register_mode = "none";
defparam \instruc_test[21]~I .oe_sync_reset = "none";
defparam \instruc_test[21]~I .operation_mode = "output";
defparam \instruc_test[21]~I .output_async_reset = "none";
defparam \instruc_test[21]~I .output_power_up = "low";
defparam \instruc_test[21]~I .output_register_mode = "none";
defparam \instruc_test[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[22]~I (
	.datain(\Instruction_Memory|Mux17~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[22]));
// synopsys translate_off
defparam \instruc_test[22]~I .input_async_reset = "none";
defparam \instruc_test[22]~I .input_power_up = "low";
defparam \instruc_test[22]~I .input_register_mode = "none";
defparam \instruc_test[22]~I .input_sync_reset = "none";
defparam \instruc_test[22]~I .oe_async_reset = "none";
defparam \instruc_test[22]~I .oe_power_up = "low";
defparam \instruc_test[22]~I .oe_register_mode = "none";
defparam \instruc_test[22]~I .oe_sync_reset = "none";
defparam \instruc_test[22]~I .operation_mode = "output";
defparam \instruc_test[22]~I .output_async_reset = "none";
defparam \instruc_test[22]~I .output_power_up = "low";
defparam \instruc_test[22]~I .output_register_mode = "none";
defparam \instruc_test[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[23]~I (
	.datain(\Instruction_Memory|Mux16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[23]));
// synopsys translate_off
defparam \instruc_test[23]~I .input_async_reset = "none";
defparam \instruc_test[23]~I .input_power_up = "low";
defparam \instruc_test[23]~I .input_register_mode = "none";
defparam \instruc_test[23]~I .input_sync_reset = "none";
defparam \instruc_test[23]~I .oe_async_reset = "none";
defparam \instruc_test[23]~I .oe_power_up = "low";
defparam \instruc_test[23]~I .oe_register_mode = "none";
defparam \instruc_test[23]~I .oe_sync_reset = "none";
defparam \instruc_test[23]~I .operation_mode = "output";
defparam \instruc_test[23]~I .output_async_reset = "none";
defparam \instruc_test[23]~I .output_power_up = "low";
defparam \instruc_test[23]~I .output_register_mode = "none";
defparam \instruc_test[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[24]~I (
	.datain(\Instruction_Memory|Mux31~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[24]));
// synopsys translate_off
defparam \instruc_test[24]~I .input_async_reset = "none";
defparam \instruc_test[24]~I .input_power_up = "low";
defparam \instruc_test[24]~I .input_register_mode = "none";
defparam \instruc_test[24]~I .input_sync_reset = "none";
defparam \instruc_test[24]~I .oe_async_reset = "none";
defparam \instruc_test[24]~I .oe_power_up = "low";
defparam \instruc_test[24]~I .oe_register_mode = "none";
defparam \instruc_test[24]~I .oe_sync_reset = "none";
defparam \instruc_test[24]~I .operation_mode = "output";
defparam \instruc_test[24]~I .output_async_reset = "none";
defparam \instruc_test[24]~I .output_power_up = "low";
defparam \instruc_test[24]~I .output_register_mode = "none";
defparam \instruc_test[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[25]));
// synopsys translate_off
defparam \instruc_test[25]~I .input_async_reset = "none";
defparam \instruc_test[25]~I .input_power_up = "low";
defparam \instruc_test[25]~I .input_register_mode = "none";
defparam \instruc_test[25]~I .input_sync_reset = "none";
defparam \instruc_test[25]~I .oe_async_reset = "none";
defparam \instruc_test[25]~I .oe_power_up = "low";
defparam \instruc_test[25]~I .oe_register_mode = "none";
defparam \instruc_test[25]~I .oe_sync_reset = "none";
defparam \instruc_test[25]~I .operation_mode = "output";
defparam \instruc_test[25]~I .output_async_reset = "none";
defparam \instruc_test[25]~I .output_power_up = "low";
defparam \instruc_test[25]~I .output_register_mode = "none";
defparam \instruc_test[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[26]));
// synopsys translate_off
defparam \instruc_test[26]~I .input_async_reset = "none";
defparam \instruc_test[26]~I .input_power_up = "low";
defparam \instruc_test[26]~I .input_register_mode = "none";
defparam \instruc_test[26]~I .input_sync_reset = "none";
defparam \instruc_test[26]~I .oe_async_reset = "none";
defparam \instruc_test[26]~I .oe_power_up = "low";
defparam \instruc_test[26]~I .oe_register_mode = "none";
defparam \instruc_test[26]~I .oe_sync_reset = "none";
defparam \instruc_test[26]~I .operation_mode = "output";
defparam \instruc_test[26]~I .output_async_reset = "none";
defparam \instruc_test[26]~I .output_power_up = "low";
defparam \instruc_test[26]~I .output_register_mode = "none";
defparam \instruc_test[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[27]~I (
	.datain(\Instruction_Memory|Mux28~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[27]));
// synopsys translate_off
defparam \instruc_test[27]~I .input_async_reset = "none";
defparam \instruc_test[27]~I .input_power_up = "low";
defparam \instruc_test[27]~I .input_register_mode = "none";
defparam \instruc_test[27]~I .input_sync_reset = "none";
defparam \instruc_test[27]~I .oe_async_reset = "none";
defparam \instruc_test[27]~I .oe_power_up = "low";
defparam \instruc_test[27]~I .oe_register_mode = "none";
defparam \instruc_test[27]~I .oe_sync_reset = "none";
defparam \instruc_test[27]~I .operation_mode = "output";
defparam \instruc_test[27]~I .output_async_reset = "none";
defparam \instruc_test[27]~I .output_power_up = "low";
defparam \instruc_test[27]~I .output_register_mode = "none";
defparam \instruc_test[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[28]));
// synopsys translate_off
defparam \instruc_test[28]~I .input_async_reset = "none";
defparam \instruc_test[28]~I .input_power_up = "low";
defparam \instruc_test[28]~I .input_register_mode = "none";
defparam \instruc_test[28]~I .input_sync_reset = "none";
defparam \instruc_test[28]~I .oe_async_reset = "none";
defparam \instruc_test[28]~I .oe_power_up = "low";
defparam \instruc_test[28]~I .oe_register_mode = "none";
defparam \instruc_test[28]~I .oe_sync_reset = "none";
defparam \instruc_test[28]~I .operation_mode = "output";
defparam \instruc_test[28]~I .output_async_reset = "none";
defparam \instruc_test[28]~I .output_power_up = "low";
defparam \instruc_test[28]~I .output_register_mode = "none";
defparam \instruc_test[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[29]));
// synopsys translate_off
defparam \instruc_test[29]~I .input_async_reset = "none";
defparam \instruc_test[29]~I .input_power_up = "low";
defparam \instruc_test[29]~I .input_register_mode = "none";
defparam \instruc_test[29]~I .input_sync_reset = "none";
defparam \instruc_test[29]~I .oe_async_reset = "none";
defparam \instruc_test[29]~I .oe_power_up = "low";
defparam \instruc_test[29]~I .oe_register_mode = "none";
defparam \instruc_test[29]~I .oe_sync_reset = "none";
defparam \instruc_test[29]~I .operation_mode = "output";
defparam \instruc_test[29]~I .output_async_reset = "none";
defparam \instruc_test[29]~I .output_power_up = "low";
defparam \instruc_test[29]~I .output_register_mode = "none";
defparam \instruc_test[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[30]));
// synopsys translate_off
defparam \instruc_test[30]~I .input_async_reset = "none";
defparam \instruc_test[30]~I .input_power_up = "low";
defparam \instruc_test[30]~I .input_register_mode = "none";
defparam \instruc_test[30]~I .input_sync_reset = "none";
defparam \instruc_test[30]~I .oe_async_reset = "none";
defparam \instruc_test[30]~I .oe_power_up = "low";
defparam \instruc_test[30]~I .oe_register_mode = "none";
defparam \instruc_test[30]~I .oe_sync_reset = "none";
defparam \instruc_test[30]~I .operation_mode = "output";
defparam \instruc_test[30]~I .output_async_reset = "none";
defparam \instruc_test[30]~I .output_power_up = "low";
defparam \instruc_test[30]~I .output_register_mode = "none";
defparam \instruc_test[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruc_test[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruc_test[31]));
// synopsys translate_off
defparam \instruc_test[31]~I .input_async_reset = "none";
defparam \instruc_test[31]~I .input_power_up = "low";
defparam \instruc_test[31]~I .input_register_mode = "none";
defparam \instruc_test[31]~I .input_sync_reset = "none";
defparam \instruc_test[31]~I .oe_async_reset = "none";
defparam \instruc_test[31]~I .oe_power_up = "low";
defparam \instruc_test[31]~I .oe_register_mode = "none";
defparam \instruc_test[31]~I .oe_sync_reset = "none";
defparam \instruc_test[31]~I .operation_mode = "output";
defparam \instruc_test[31]~I .output_async_reset = "none";
defparam \instruc_test[31]~I .output_power_up = "low";
defparam \instruc_test[31]~I .output_register_mode = "none";
defparam \instruc_test[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[0]~I (
	.datain(\WB_MUX|Mux31~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[0]));
// synopsys translate_off
defparam \wb_data[0]~I .input_async_reset = "none";
defparam \wb_data[0]~I .input_power_up = "low";
defparam \wb_data[0]~I .input_register_mode = "none";
defparam \wb_data[0]~I .input_sync_reset = "none";
defparam \wb_data[0]~I .oe_async_reset = "none";
defparam \wb_data[0]~I .oe_power_up = "low";
defparam \wb_data[0]~I .oe_register_mode = "none";
defparam \wb_data[0]~I .oe_sync_reset = "none";
defparam \wb_data[0]~I .operation_mode = "output";
defparam \wb_data[0]~I .output_async_reset = "none";
defparam \wb_data[0]~I .output_power_up = "low";
defparam \wb_data[0]~I .output_register_mode = "none";
defparam \wb_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[1]~I (
	.datain(\WB_MUX|Mux30~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[1]));
// synopsys translate_off
defparam \wb_data[1]~I .input_async_reset = "none";
defparam \wb_data[1]~I .input_power_up = "low";
defparam \wb_data[1]~I .input_register_mode = "none";
defparam \wb_data[1]~I .input_sync_reset = "none";
defparam \wb_data[1]~I .oe_async_reset = "none";
defparam \wb_data[1]~I .oe_power_up = "low";
defparam \wb_data[1]~I .oe_register_mode = "none";
defparam \wb_data[1]~I .oe_sync_reset = "none";
defparam \wb_data[1]~I .operation_mode = "output";
defparam \wb_data[1]~I .output_async_reset = "none";
defparam \wb_data[1]~I .output_power_up = "low";
defparam \wb_data[1]~I .output_register_mode = "none";
defparam \wb_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[2]~I (
	.datain(\WB_MUX|Mux29~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[2]));
// synopsys translate_off
defparam \wb_data[2]~I .input_async_reset = "none";
defparam \wb_data[2]~I .input_power_up = "low";
defparam \wb_data[2]~I .input_register_mode = "none";
defparam \wb_data[2]~I .input_sync_reset = "none";
defparam \wb_data[2]~I .oe_async_reset = "none";
defparam \wb_data[2]~I .oe_power_up = "low";
defparam \wb_data[2]~I .oe_register_mode = "none";
defparam \wb_data[2]~I .oe_sync_reset = "none";
defparam \wb_data[2]~I .operation_mode = "output";
defparam \wb_data[2]~I .output_async_reset = "none";
defparam \wb_data[2]~I .output_power_up = "low";
defparam \wb_data[2]~I .output_register_mode = "none";
defparam \wb_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[3]~I (
	.datain(\WB_MUX|Mux28~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[3]));
// synopsys translate_off
defparam \wb_data[3]~I .input_async_reset = "none";
defparam \wb_data[3]~I .input_power_up = "low";
defparam \wb_data[3]~I .input_register_mode = "none";
defparam \wb_data[3]~I .input_sync_reset = "none";
defparam \wb_data[3]~I .oe_async_reset = "none";
defparam \wb_data[3]~I .oe_power_up = "low";
defparam \wb_data[3]~I .oe_register_mode = "none";
defparam \wb_data[3]~I .oe_sync_reset = "none";
defparam \wb_data[3]~I .operation_mode = "output";
defparam \wb_data[3]~I .output_async_reset = "none";
defparam \wb_data[3]~I .output_power_up = "low";
defparam \wb_data[3]~I .output_register_mode = "none";
defparam \wb_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[4]~I (
	.datain(\WB_MUX|Mux27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[4]));
// synopsys translate_off
defparam \wb_data[4]~I .input_async_reset = "none";
defparam \wb_data[4]~I .input_power_up = "low";
defparam \wb_data[4]~I .input_register_mode = "none";
defparam \wb_data[4]~I .input_sync_reset = "none";
defparam \wb_data[4]~I .oe_async_reset = "none";
defparam \wb_data[4]~I .oe_power_up = "low";
defparam \wb_data[4]~I .oe_register_mode = "none";
defparam \wb_data[4]~I .oe_sync_reset = "none";
defparam \wb_data[4]~I .operation_mode = "output";
defparam \wb_data[4]~I .output_async_reset = "none";
defparam \wb_data[4]~I .output_power_up = "low";
defparam \wb_data[4]~I .output_register_mode = "none";
defparam \wb_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[5]~I (
	.datain(\WB_MUX|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[5]));
// synopsys translate_off
defparam \wb_data[5]~I .input_async_reset = "none";
defparam \wb_data[5]~I .input_power_up = "low";
defparam \wb_data[5]~I .input_register_mode = "none";
defparam \wb_data[5]~I .input_sync_reset = "none";
defparam \wb_data[5]~I .oe_async_reset = "none";
defparam \wb_data[5]~I .oe_power_up = "low";
defparam \wb_data[5]~I .oe_register_mode = "none";
defparam \wb_data[5]~I .oe_sync_reset = "none";
defparam \wb_data[5]~I .operation_mode = "output";
defparam \wb_data[5]~I .output_async_reset = "none";
defparam \wb_data[5]~I .output_power_up = "low";
defparam \wb_data[5]~I .output_register_mode = "none";
defparam \wb_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[6]~I (
	.datain(\WB_MUX|Mux25~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[6]));
// synopsys translate_off
defparam \wb_data[6]~I .input_async_reset = "none";
defparam \wb_data[6]~I .input_power_up = "low";
defparam \wb_data[6]~I .input_register_mode = "none";
defparam \wb_data[6]~I .input_sync_reset = "none";
defparam \wb_data[6]~I .oe_async_reset = "none";
defparam \wb_data[6]~I .oe_power_up = "low";
defparam \wb_data[6]~I .oe_register_mode = "none";
defparam \wb_data[6]~I .oe_sync_reset = "none";
defparam \wb_data[6]~I .operation_mode = "output";
defparam \wb_data[6]~I .output_async_reset = "none";
defparam \wb_data[6]~I .output_power_up = "low";
defparam \wb_data[6]~I .output_register_mode = "none";
defparam \wb_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[7]~I (
	.datain(\WB_MUX|Mux24~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[7]));
// synopsys translate_off
defparam \wb_data[7]~I .input_async_reset = "none";
defparam \wb_data[7]~I .input_power_up = "low";
defparam \wb_data[7]~I .input_register_mode = "none";
defparam \wb_data[7]~I .input_sync_reset = "none";
defparam \wb_data[7]~I .oe_async_reset = "none";
defparam \wb_data[7]~I .oe_power_up = "low";
defparam \wb_data[7]~I .oe_register_mode = "none";
defparam \wb_data[7]~I .oe_sync_reset = "none";
defparam \wb_data[7]~I .operation_mode = "output";
defparam \wb_data[7]~I .output_async_reset = "none";
defparam \wb_data[7]~I .output_power_up = "low";
defparam \wb_data[7]~I .output_register_mode = "none";
defparam \wb_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[8]~I (
	.datain(\WB_MUX|Mux23~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[8]));
// synopsys translate_off
defparam \wb_data[8]~I .input_async_reset = "none";
defparam \wb_data[8]~I .input_power_up = "low";
defparam \wb_data[8]~I .input_register_mode = "none";
defparam \wb_data[8]~I .input_sync_reset = "none";
defparam \wb_data[8]~I .oe_async_reset = "none";
defparam \wb_data[8]~I .oe_power_up = "low";
defparam \wb_data[8]~I .oe_register_mode = "none";
defparam \wb_data[8]~I .oe_sync_reset = "none";
defparam \wb_data[8]~I .operation_mode = "output";
defparam \wb_data[8]~I .output_async_reset = "none";
defparam \wb_data[8]~I .output_power_up = "low";
defparam \wb_data[8]~I .output_register_mode = "none";
defparam \wb_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[9]~I (
	.datain(\WB_MUX|Mux22~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[9]));
// synopsys translate_off
defparam \wb_data[9]~I .input_async_reset = "none";
defparam \wb_data[9]~I .input_power_up = "low";
defparam \wb_data[9]~I .input_register_mode = "none";
defparam \wb_data[9]~I .input_sync_reset = "none";
defparam \wb_data[9]~I .oe_async_reset = "none";
defparam \wb_data[9]~I .oe_power_up = "low";
defparam \wb_data[9]~I .oe_register_mode = "none";
defparam \wb_data[9]~I .oe_sync_reset = "none";
defparam \wb_data[9]~I .operation_mode = "output";
defparam \wb_data[9]~I .output_async_reset = "none";
defparam \wb_data[9]~I .output_power_up = "low";
defparam \wb_data[9]~I .output_register_mode = "none";
defparam \wb_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[10]~I (
	.datain(\WB_MUX|Mux21~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[10]));
// synopsys translate_off
defparam \wb_data[10]~I .input_async_reset = "none";
defparam \wb_data[10]~I .input_power_up = "low";
defparam \wb_data[10]~I .input_register_mode = "none";
defparam \wb_data[10]~I .input_sync_reset = "none";
defparam \wb_data[10]~I .oe_async_reset = "none";
defparam \wb_data[10]~I .oe_power_up = "low";
defparam \wb_data[10]~I .oe_register_mode = "none";
defparam \wb_data[10]~I .oe_sync_reset = "none";
defparam \wb_data[10]~I .operation_mode = "output";
defparam \wb_data[10]~I .output_async_reset = "none";
defparam \wb_data[10]~I .output_power_up = "low";
defparam \wb_data[10]~I .output_register_mode = "none";
defparam \wb_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[11]~I (
	.datain(\WB_MUX|Mux20~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[11]));
// synopsys translate_off
defparam \wb_data[11]~I .input_async_reset = "none";
defparam \wb_data[11]~I .input_power_up = "low";
defparam \wb_data[11]~I .input_register_mode = "none";
defparam \wb_data[11]~I .input_sync_reset = "none";
defparam \wb_data[11]~I .oe_async_reset = "none";
defparam \wb_data[11]~I .oe_power_up = "low";
defparam \wb_data[11]~I .oe_register_mode = "none";
defparam \wb_data[11]~I .oe_sync_reset = "none";
defparam \wb_data[11]~I .operation_mode = "output";
defparam \wb_data[11]~I .output_async_reset = "none";
defparam \wb_data[11]~I .output_power_up = "low";
defparam \wb_data[11]~I .output_register_mode = "none";
defparam \wb_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[12]~I (
	.datain(\WB_MUX|Mux19~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[12]));
// synopsys translate_off
defparam \wb_data[12]~I .input_async_reset = "none";
defparam \wb_data[12]~I .input_power_up = "low";
defparam \wb_data[12]~I .input_register_mode = "none";
defparam \wb_data[12]~I .input_sync_reset = "none";
defparam \wb_data[12]~I .oe_async_reset = "none";
defparam \wb_data[12]~I .oe_power_up = "low";
defparam \wb_data[12]~I .oe_register_mode = "none";
defparam \wb_data[12]~I .oe_sync_reset = "none";
defparam \wb_data[12]~I .operation_mode = "output";
defparam \wb_data[12]~I .output_async_reset = "none";
defparam \wb_data[12]~I .output_power_up = "low";
defparam \wb_data[12]~I .output_register_mode = "none";
defparam \wb_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[13]~I (
	.datain(\WB_MUX|Mux18~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[13]));
// synopsys translate_off
defparam \wb_data[13]~I .input_async_reset = "none";
defparam \wb_data[13]~I .input_power_up = "low";
defparam \wb_data[13]~I .input_register_mode = "none";
defparam \wb_data[13]~I .input_sync_reset = "none";
defparam \wb_data[13]~I .oe_async_reset = "none";
defparam \wb_data[13]~I .oe_power_up = "low";
defparam \wb_data[13]~I .oe_register_mode = "none";
defparam \wb_data[13]~I .oe_sync_reset = "none";
defparam \wb_data[13]~I .operation_mode = "output";
defparam \wb_data[13]~I .output_async_reset = "none";
defparam \wb_data[13]~I .output_power_up = "low";
defparam \wb_data[13]~I .output_register_mode = "none";
defparam \wb_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[14]~I (
	.datain(\WB_MUX|Mux17~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[14]));
// synopsys translate_off
defparam \wb_data[14]~I .input_async_reset = "none";
defparam \wb_data[14]~I .input_power_up = "low";
defparam \wb_data[14]~I .input_register_mode = "none";
defparam \wb_data[14]~I .input_sync_reset = "none";
defparam \wb_data[14]~I .oe_async_reset = "none";
defparam \wb_data[14]~I .oe_power_up = "low";
defparam \wb_data[14]~I .oe_register_mode = "none";
defparam \wb_data[14]~I .oe_sync_reset = "none";
defparam \wb_data[14]~I .operation_mode = "output";
defparam \wb_data[14]~I .output_async_reset = "none";
defparam \wb_data[14]~I .output_power_up = "low";
defparam \wb_data[14]~I .output_register_mode = "none";
defparam \wb_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[15]~I (
	.datain(\WB_MUX|Mux16~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[15]));
// synopsys translate_off
defparam \wb_data[15]~I .input_async_reset = "none";
defparam \wb_data[15]~I .input_power_up = "low";
defparam \wb_data[15]~I .input_register_mode = "none";
defparam \wb_data[15]~I .input_sync_reset = "none";
defparam \wb_data[15]~I .oe_async_reset = "none";
defparam \wb_data[15]~I .oe_power_up = "low";
defparam \wb_data[15]~I .oe_register_mode = "none";
defparam \wb_data[15]~I .oe_sync_reset = "none";
defparam \wb_data[15]~I .operation_mode = "output";
defparam \wb_data[15]~I .output_async_reset = "none";
defparam \wb_data[15]~I .output_power_up = "low";
defparam \wb_data[15]~I .output_register_mode = "none";
defparam \wb_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[16]~I (
	.datain(\WB_MUX|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[16]));
// synopsys translate_off
defparam \wb_data[16]~I .input_async_reset = "none";
defparam \wb_data[16]~I .input_power_up = "low";
defparam \wb_data[16]~I .input_register_mode = "none";
defparam \wb_data[16]~I .input_sync_reset = "none";
defparam \wb_data[16]~I .oe_async_reset = "none";
defparam \wb_data[16]~I .oe_power_up = "low";
defparam \wb_data[16]~I .oe_register_mode = "none";
defparam \wb_data[16]~I .oe_sync_reset = "none";
defparam \wb_data[16]~I .operation_mode = "output";
defparam \wb_data[16]~I .output_async_reset = "none";
defparam \wb_data[16]~I .output_power_up = "low";
defparam \wb_data[16]~I .output_register_mode = "none";
defparam \wb_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[17]~I (
	.datain(\WB_MUX|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[17]));
// synopsys translate_off
defparam \wb_data[17]~I .input_async_reset = "none";
defparam \wb_data[17]~I .input_power_up = "low";
defparam \wb_data[17]~I .input_register_mode = "none";
defparam \wb_data[17]~I .input_sync_reset = "none";
defparam \wb_data[17]~I .oe_async_reset = "none";
defparam \wb_data[17]~I .oe_power_up = "low";
defparam \wb_data[17]~I .oe_register_mode = "none";
defparam \wb_data[17]~I .oe_sync_reset = "none";
defparam \wb_data[17]~I .operation_mode = "output";
defparam \wb_data[17]~I .output_async_reset = "none";
defparam \wb_data[17]~I .output_power_up = "low";
defparam \wb_data[17]~I .output_register_mode = "none";
defparam \wb_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[18]~I (
	.datain(\WB_MUX|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[18]));
// synopsys translate_off
defparam \wb_data[18]~I .input_async_reset = "none";
defparam \wb_data[18]~I .input_power_up = "low";
defparam \wb_data[18]~I .input_register_mode = "none";
defparam \wb_data[18]~I .input_sync_reset = "none";
defparam \wb_data[18]~I .oe_async_reset = "none";
defparam \wb_data[18]~I .oe_power_up = "low";
defparam \wb_data[18]~I .oe_register_mode = "none";
defparam \wb_data[18]~I .oe_sync_reset = "none";
defparam \wb_data[18]~I .operation_mode = "output";
defparam \wb_data[18]~I .output_async_reset = "none";
defparam \wb_data[18]~I .output_power_up = "low";
defparam \wb_data[18]~I .output_register_mode = "none";
defparam \wb_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[19]~I (
	.datain(\WB_MUX|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[19]));
// synopsys translate_off
defparam \wb_data[19]~I .input_async_reset = "none";
defparam \wb_data[19]~I .input_power_up = "low";
defparam \wb_data[19]~I .input_register_mode = "none";
defparam \wb_data[19]~I .input_sync_reset = "none";
defparam \wb_data[19]~I .oe_async_reset = "none";
defparam \wb_data[19]~I .oe_power_up = "low";
defparam \wb_data[19]~I .oe_register_mode = "none";
defparam \wb_data[19]~I .oe_sync_reset = "none";
defparam \wb_data[19]~I .operation_mode = "output";
defparam \wb_data[19]~I .output_async_reset = "none";
defparam \wb_data[19]~I .output_power_up = "low";
defparam \wb_data[19]~I .output_register_mode = "none";
defparam \wb_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[20]~I (
	.datain(\WB_MUX|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[20]));
// synopsys translate_off
defparam \wb_data[20]~I .input_async_reset = "none";
defparam \wb_data[20]~I .input_power_up = "low";
defparam \wb_data[20]~I .input_register_mode = "none";
defparam \wb_data[20]~I .input_sync_reset = "none";
defparam \wb_data[20]~I .oe_async_reset = "none";
defparam \wb_data[20]~I .oe_power_up = "low";
defparam \wb_data[20]~I .oe_register_mode = "none";
defparam \wb_data[20]~I .oe_sync_reset = "none";
defparam \wb_data[20]~I .operation_mode = "output";
defparam \wb_data[20]~I .output_async_reset = "none";
defparam \wb_data[20]~I .output_power_up = "low";
defparam \wb_data[20]~I .output_register_mode = "none";
defparam \wb_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[21]~I (
	.datain(\WB_MUX|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[21]));
// synopsys translate_off
defparam \wb_data[21]~I .input_async_reset = "none";
defparam \wb_data[21]~I .input_power_up = "low";
defparam \wb_data[21]~I .input_register_mode = "none";
defparam \wb_data[21]~I .input_sync_reset = "none";
defparam \wb_data[21]~I .oe_async_reset = "none";
defparam \wb_data[21]~I .oe_power_up = "low";
defparam \wb_data[21]~I .oe_register_mode = "none";
defparam \wb_data[21]~I .oe_sync_reset = "none";
defparam \wb_data[21]~I .operation_mode = "output";
defparam \wb_data[21]~I .output_async_reset = "none";
defparam \wb_data[21]~I .output_power_up = "low";
defparam \wb_data[21]~I .output_register_mode = "none";
defparam \wb_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[22]~I (
	.datain(\WB_MUX|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[22]));
// synopsys translate_off
defparam \wb_data[22]~I .input_async_reset = "none";
defparam \wb_data[22]~I .input_power_up = "low";
defparam \wb_data[22]~I .input_register_mode = "none";
defparam \wb_data[22]~I .input_sync_reset = "none";
defparam \wb_data[22]~I .oe_async_reset = "none";
defparam \wb_data[22]~I .oe_power_up = "low";
defparam \wb_data[22]~I .oe_register_mode = "none";
defparam \wb_data[22]~I .oe_sync_reset = "none";
defparam \wb_data[22]~I .operation_mode = "output";
defparam \wb_data[22]~I .output_async_reset = "none";
defparam \wb_data[22]~I .output_power_up = "low";
defparam \wb_data[22]~I .output_register_mode = "none";
defparam \wb_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[23]~I (
	.datain(\WB_MUX|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[23]));
// synopsys translate_off
defparam \wb_data[23]~I .input_async_reset = "none";
defparam \wb_data[23]~I .input_power_up = "low";
defparam \wb_data[23]~I .input_register_mode = "none";
defparam \wb_data[23]~I .input_sync_reset = "none";
defparam \wb_data[23]~I .oe_async_reset = "none";
defparam \wb_data[23]~I .oe_power_up = "low";
defparam \wb_data[23]~I .oe_register_mode = "none";
defparam \wb_data[23]~I .oe_sync_reset = "none";
defparam \wb_data[23]~I .operation_mode = "output";
defparam \wb_data[23]~I .output_async_reset = "none";
defparam \wb_data[23]~I .output_power_up = "low";
defparam \wb_data[23]~I .output_register_mode = "none";
defparam \wb_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[24]~I (
	.datain(\WB_MUX|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[24]));
// synopsys translate_off
defparam \wb_data[24]~I .input_async_reset = "none";
defparam \wb_data[24]~I .input_power_up = "low";
defparam \wb_data[24]~I .input_register_mode = "none";
defparam \wb_data[24]~I .input_sync_reset = "none";
defparam \wb_data[24]~I .oe_async_reset = "none";
defparam \wb_data[24]~I .oe_power_up = "low";
defparam \wb_data[24]~I .oe_register_mode = "none";
defparam \wb_data[24]~I .oe_sync_reset = "none";
defparam \wb_data[24]~I .operation_mode = "output";
defparam \wb_data[24]~I .output_async_reset = "none";
defparam \wb_data[24]~I .output_power_up = "low";
defparam \wb_data[24]~I .output_register_mode = "none";
defparam \wb_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[25]~I (
	.datain(\WB_MUX|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[25]));
// synopsys translate_off
defparam \wb_data[25]~I .input_async_reset = "none";
defparam \wb_data[25]~I .input_power_up = "low";
defparam \wb_data[25]~I .input_register_mode = "none";
defparam \wb_data[25]~I .input_sync_reset = "none";
defparam \wb_data[25]~I .oe_async_reset = "none";
defparam \wb_data[25]~I .oe_power_up = "low";
defparam \wb_data[25]~I .oe_register_mode = "none";
defparam \wb_data[25]~I .oe_sync_reset = "none";
defparam \wb_data[25]~I .operation_mode = "output";
defparam \wb_data[25]~I .output_async_reset = "none";
defparam \wb_data[25]~I .output_power_up = "low";
defparam \wb_data[25]~I .output_register_mode = "none";
defparam \wb_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[26]~I (
	.datain(\WB_MUX|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[26]));
// synopsys translate_off
defparam \wb_data[26]~I .input_async_reset = "none";
defparam \wb_data[26]~I .input_power_up = "low";
defparam \wb_data[26]~I .input_register_mode = "none";
defparam \wb_data[26]~I .input_sync_reset = "none";
defparam \wb_data[26]~I .oe_async_reset = "none";
defparam \wb_data[26]~I .oe_power_up = "low";
defparam \wb_data[26]~I .oe_register_mode = "none";
defparam \wb_data[26]~I .oe_sync_reset = "none";
defparam \wb_data[26]~I .operation_mode = "output";
defparam \wb_data[26]~I .output_async_reset = "none";
defparam \wb_data[26]~I .output_power_up = "low";
defparam \wb_data[26]~I .output_register_mode = "none";
defparam \wb_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[27]~I (
	.datain(\WB_MUX|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[27]));
// synopsys translate_off
defparam \wb_data[27]~I .input_async_reset = "none";
defparam \wb_data[27]~I .input_power_up = "low";
defparam \wb_data[27]~I .input_register_mode = "none";
defparam \wb_data[27]~I .input_sync_reset = "none";
defparam \wb_data[27]~I .oe_async_reset = "none";
defparam \wb_data[27]~I .oe_power_up = "low";
defparam \wb_data[27]~I .oe_register_mode = "none";
defparam \wb_data[27]~I .oe_sync_reset = "none";
defparam \wb_data[27]~I .operation_mode = "output";
defparam \wb_data[27]~I .output_async_reset = "none";
defparam \wb_data[27]~I .output_power_up = "low";
defparam \wb_data[27]~I .output_register_mode = "none";
defparam \wb_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[28]~I (
	.datain(\WB_MUX|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[28]));
// synopsys translate_off
defparam \wb_data[28]~I .input_async_reset = "none";
defparam \wb_data[28]~I .input_power_up = "low";
defparam \wb_data[28]~I .input_register_mode = "none";
defparam \wb_data[28]~I .input_sync_reset = "none";
defparam \wb_data[28]~I .oe_async_reset = "none";
defparam \wb_data[28]~I .oe_power_up = "low";
defparam \wb_data[28]~I .oe_register_mode = "none";
defparam \wb_data[28]~I .oe_sync_reset = "none";
defparam \wb_data[28]~I .operation_mode = "output";
defparam \wb_data[28]~I .output_async_reset = "none";
defparam \wb_data[28]~I .output_power_up = "low";
defparam \wb_data[28]~I .output_register_mode = "none";
defparam \wb_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[29]~I (
	.datain(\WB_MUX|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[29]));
// synopsys translate_off
defparam \wb_data[29]~I .input_async_reset = "none";
defparam \wb_data[29]~I .input_power_up = "low";
defparam \wb_data[29]~I .input_register_mode = "none";
defparam \wb_data[29]~I .input_sync_reset = "none";
defparam \wb_data[29]~I .oe_async_reset = "none";
defparam \wb_data[29]~I .oe_power_up = "low";
defparam \wb_data[29]~I .oe_register_mode = "none";
defparam \wb_data[29]~I .oe_sync_reset = "none";
defparam \wb_data[29]~I .operation_mode = "output";
defparam \wb_data[29]~I .output_async_reset = "none";
defparam \wb_data[29]~I .output_power_up = "low";
defparam \wb_data[29]~I .output_register_mode = "none";
defparam \wb_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[30]~I (
	.datain(\WB_MUX|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[30]));
// synopsys translate_off
defparam \wb_data[30]~I .input_async_reset = "none";
defparam \wb_data[30]~I .input_power_up = "low";
defparam \wb_data[30]~I .input_register_mode = "none";
defparam \wb_data[30]~I .input_sync_reset = "none";
defparam \wb_data[30]~I .oe_async_reset = "none";
defparam \wb_data[30]~I .oe_power_up = "low";
defparam \wb_data[30]~I .oe_register_mode = "none";
defparam \wb_data[30]~I .oe_sync_reset = "none";
defparam \wb_data[30]~I .operation_mode = "output";
defparam \wb_data[30]~I .output_async_reset = "none";
defparam \wb_data[30]~I .output_power_up = "low";
defparam \wb_data[30]~I .output_register_mode = "none";
defparam \wb_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wb_data[31]~I (
	.datain(\WB_MUX|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wb_data[31]));
// synopsys translate_off
defparam \wb_data[31]~I .input_async_reset = "none";
defparam \wb_data[31]~I .input_power_up = "low";
defparam \wb_data[31]~I .input_register_mode = "none";
defparam \wb_data[31]~I .input_sync_reset = "none";
defparam \wb_data[31]~I .oe_async_reset = "none";
defparam \wb_data[31]~I .oe_power_up = "low";
defparam \wb_data[31]~I .oe_register_mode = "none";
defparam \wb_data[31]~I .oe_sync_reset = "none";
defparam \wb_data[31]~I .operation_mode = "output";
defparam \wb_data[31]~I .output_async_reset = "none";
defparam \wb_data[31]~I .output_power_up = "low";
defparam \wb_data[31]~I .output_register_mode = "none";
defparam \wb_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[0]~I (
	.datain(\ALU|Mux31~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[0]));
// synopsys translate_off
defparam \alu_data[0]~I .input_async_reset = "none";
defparam \alu_data[0]~I .input_power_up = "low";
defparam \alu_data[0]~I .input_register_mode = "none";
defparam \alu_data[0]~I .input_sync_reset = "none";
defparam \alu_data[0]~I .oe_async_reset = "none";
defparam \alu_data[0]~I .oe_power_up = "low";
defparam \alu_data[0]~I .oe_register_mode = "none";
defparam \alu_data[0]~I .oe_sync_reset = "none";
defparam \alu_data[0]~I .operation_mode = "output";
defparam \alu_data[0]~I .output_async_reset = "none";
defparam \alu_data[0]~I .output_power_up = "low";
defparam \alu_data[0]~I .output_register_mode = "none";
defparam \alu_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[1]~I (
	.datain(\ALU|Mux30~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[1]));
// synopsys translate_off
defparam \alu_data[1]~I .input_async_reset = "none";
defparam \alu_data[1]~I .input_power_up = "low";
defparam \alu_data[1]~I .input_register_mode = "none";
defparam \alu_data[1]~I .input_sync_reset = "none";
defparam \alu_data[1]~I .oe_async_reset = "none";
defparam \alu_data[1]~I .oe_power_up = "low";
defparam \alu_data[1]~I .oe_register_mode = "none";
defparam \alu_data[1]~I .oe_sync_reset = "none";
defparam \alu_data[1]~I .operation_mode = "output";
defparam \alu_data[1]~I .output_async_reset = "none";
defparam \alu_data[1]~I .output_power_up = "low";
defparam \alu_data[1]~I .output_register_mode = "none";
defparam \alu_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[2]~I (
	.datain(\ALU|Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[2]));
// synopsys translate_off
defparam \alu_data[2]~I .input_async_reset = "none";
defparam \alu_data[2]~I .input_power_up = "low";
defparam \alu_data[2]~I .input_register_mode = "none";
defparam \alu_data[2]~I .input_sync_reset = "none";
defparam \alu_data[2]~I .oe_async_reset = "none";
defparam \alu_data[2]~I .oe_power_up = "low";
defparam \alu_data[2]~I .oe_register_mode = "none";
defparam \alu_data[2]~I .oe_sync_reset = "none";
defparam \alu_data[2]~I .operation_mode = "output";
defparam \alu_data[2]~I .output_async_reset = "none";
defparam \alu_data[2]~I .output_power_up = "low";
defparam \alu_data[2]~I .output_register_mode = "none";
defparam \alu_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[3]~I (
	.datain(\ALU|Mux28~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[3]));
// synopsys translate_off
defparam \alu_data[3]~I .input_async_reset = "none";
defparam \alu_data[3]~I .input_power_up = "low";
defparam \alu_data[3]~I .input_register_mode = "none";
defparam \alu_data[3]~I .input_sync_reset = "none";
defparam \alu_data[3]~I .oe_async_reset = "none";
defparam \alu_data[3]~I .oe_power_up = "low";
defparam \alu_data[3]~I .oe_register_mode = "none";
defparam \alu_data[3]~I .oe_sync_reset = "none";
defparam \alu_data[3]~I .operation_mode = "output";
defparam \alu_data[3]~I .output_async_reset = "none";
defparam \alu_data[3]~I .output_power_up = "low";
defparam \alu_data[3]~I .output_register_mode = "none";
defparam \alu_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[4]~I (
	.datain(\ALU|Mux27~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[4]));
// synopsys translate_off
defparam \alu_data[4]~I .input_async_reset = "none";
defparam \alu_data[4]~I .input_power_up = "low";
defparam \alu_data[4]~I .input_register_mode = "none";
defparam \alu_data[4]~I .input_sync_reset = "none";
defparam \alu_data[4]~I .oe_async_reset = "none";
defparam \alu_data[4]~I .oe_power_up = "low";
defparam \alu_data[4]~I .oe_register_mode = "none";
defparam \alu_data[4]~I .oe_sync_reset = "none";
defparam \alu_data[4]~I .operation_mode = "output";
defparam \alu_data[4]~I .output_async_reset = "none";
defparam \alu_data[4]~I .output_power_up = "low";
defparam \alu_data[4]~I .output_register_mode = "none";
defparam \alu_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[5]~I (
	.datain(\ALU|Mux26~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[5]));
// synopsys translate_off
defparam \alu_data[5]~I .input_async_reset = "none";
defparam \alu_data[5]~I .input_power_up = "low";
defparam \alu_data[5]~I .input_register_mode = "none";
defparam \alu_data[5]~I .input_sync_reset = "none";
defparam \alu_data[5]~I .oe_async_reset = "none";
defparam \alu_data[5]~I .oe_power_up = "low";
defparam \alu_data[5]~I .oe_register_mode = "none";
defparam \alu_data[5]~I .oe_sync_reset = "none";
defparam \alu_data[5]~I .operation_mode = "output";
defparam \alu_data[5]~I .output_async_reset = "none";
defparam \alu_data[5]~I .output_power_up = "low";
defparam \alu_data[5]~I .output_register_mode = "none";
defparam \alu_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[6]~I (
	.datain(\ALU|Mux25~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[6]));
// synopsys translate_off
defparam \alu_data[6]~I .input_async_reset = "none";
defparam \alu_data[6]~I .input_power_up = "low";
defparam \alu_data[6]~I .input_register_mode = "none";
defparam \alu_data[6]~I .input_sync_reset = "none";
defparam \alu_data[6]~I .oe_async_reset = "none";
defparam \alu_data[6]~I .oe_power_up = "low";
defparam \alu_data[6]~I .oe_register_mode = "none";
defparam \alu_data[6]~I .oe_sync_reset = "none";
defparam \alu_data[6]~I .operation_mode = "output";
defparam \alu_data[6]~I .output_async_reset = "none";
defparam \alu_data[6]~I .output_power_up = "low";
defparam \alu_data[6]~I .output_register_mode = "none";
defparam \alu_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[7]~I (
	.datain(\ALU|Mux24~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[7]));
// synopsys translate_off
defparam \alu_data[7]~I .input_async_reset = "none";
defparam \alu_data[7]~I .input_power_up = "low";
defparam \alu_data[7]~I .input_register_mode = "none";
defparam \alu_data[7]~I .input_sync_reset = "none";
defparam \alu_data[7]~I .oe_async_reset = "none";
defparam \alu_data[7]~I .oe_power_up = "low";
defparam \alu_data[7]~I .oe_register_mode = "none";
defparam \alu_data[7]~I .oe_sync_reset = "none";
defparam \alu_data[7]~I .operation_mode = "output";
defparam \alu_data[7]~I .output_async_reset = "none";
defparam \alu_data[7]~I .output_power_up = "low";
defparam \alu_data[7]~I .output_register_mode = "none";
defparam \alu_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[8]~I (
	.datain(\ALU|Mux23~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[8]));
// synopsys translate_off
defparam \alu_data[8]~I .input_async_reset = "none";
defparam \alu_data[8]~I .input_power_up = "low";
defparam \alu_data[8]~I .input_register_mode = "none";
defparam \alu_data[8]~I .input_sync_reset = "none";
defparam \alu_data[8]~I .oe_async_reset = "none";
defparam \alu_data[8]~I .oe_power_up = "low";
defparam \alu_data[8]~I .oe_register_mode = "none";
defparam \alu_data[8]~I .oe_sync_reset = "none";
defparam \alu_data[8]~I .operation_mode = "output";
defparam \alu_data[8]~I .output_async_reset = "none";
defparam \alu_data[8]~I .output_power_up = "low";
defparam \alu_data[8]~I .output_register_mode = "none";
defparam \alu_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[9]~I (
	.datain(\ALU|Mux22~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[9]));
// synopsys translate_off
defparam \alu_data[9]~I .input_async_reset = "none";
defparam \alu_data[9]~I .input_power_up = "low";
defparam \alu_data[9]~I .input_register_mode = "none";
defparam \alu_data[9]~I .input_sync_reset = "none";
defparam \alu_data[9]~I .oe_async_reset = "none";
defparam \alu_data[9]~I .oe_power_up = "low";
defparam \alu_data[9]~I .oe_register_mode = "none";
defparam \alu_data[9]~I .oe_sync_reset = "none";
defparam \alu_data[9]~I .operation_mode = "output";
defparam \alu_data[9]~I .output_async_reset = "none";
defparam \alu_data[9]~I .output_power_up = "low";
defparam \alu_data[9]~I .output_register_mode = "none";
defparam \alu_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[10]~I (
	.datain(\ALU|Mux21~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[10]));
// synopsys translate_off
defparam \alu_data[10]~I .input_async_reset = "none";
defparam \alu_data[10]~I .input_power_up = "low";
defparam \alu_data[10]~I .input_register_mode = "none";
defparam \alu_data[10]~I .input_sync_reset = "none";
defparam \alu_data[10]~I .oe_async_reset = "none";
defparam \alu_data[10]~I .oe_power_up = "low";
defparam \alu_data[10]~I .oe_register_mode = "none";
defparam \alu_data[10]~I .oe_sync_reset = "none";
defparam \alu_data[10]~I .operation_mode = "output";
defparam \alu_data[10]~I .output_async_reset = "none";
defparam \alu_data[10]~I .output_power_up = "low";
defparam \alu_data[10]~I .output_register_mode = "none";
defparam \alu_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[11]~I (
	.datain(\ALU|Mux20~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[11]));
// synopsys translate_off
defparam \alu_data[11]~I .input_async_reset = "none";
defparam \alu_data[11]~I .input_power_up = "low";
defparam \alu_data[11]~I .input_register_mode = "none";
defparam \alu_data[11]~I .input_sync_reset = "none";
defparam \alu_data[11]~I .oe_async_reset = "none";
defparam \alu_data[11]~I .oe_power_up = "low";
defparam \alu_data[11]~I .oe_register_mode = "none";
defparam \alu_data[11]~I .oe_sync_reset = "none";
defparam \alu_data[11]~I .operation_mode = "output";
defparam \alu_data[11]~I .output_async_reset = "none";
defparam \alu_data[11]~I .output_power_up = "low";
defparam \alu_data[11]~I .output_register_mode = "none";
defparam \alu_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[12]~I (
	.datain(\ALU|Mux19~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[12]));
// synopsys translate_off
defparam \alu_data[12]~I .input_async_reset = "none";
defparam \alu_data[12]~I .input_power_up = "low";
defparam \alu_data[12]~I .input_register_mode = "none";
defparam \alu_data[12]~I .input_sync_reset = "none";
defparam \alu_data[12]~I .oe_async_reset = "none";
defparam \alu_data[12]~I .oe_power_up = "low";
defparam \alu_data[12]~I .oe_register_mode = "none";
defparam \alu_data[12]~I .oe_sync_reset = "none";
defparam \alu_data[12]~I .operation_mode = "output";
defparam \alu_data[12]~I .output_async_reset = "none";
defparam \alu_data[12]~I .output_power_up = "low";
defparam \alu_data[12]~I .output_register_mode = "none";
defparam \alu_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[13]~I (
	.datain(\ALU|Mux18~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[13]));
// synopsys translate_off
defparam \alu_data[13]~I .input_async_reset = "none";
defparam \alu_data[13]~I .input_power_up = "low";
defparam \alu_data[13]~I .input_register_mode = "none";
defparam \alu_data[13]~I .input_sync_reset = "none";
defparam \alu_data[13]~I .oe_async_reset = "none";
defparam \alu_data[13]~I .oe_power_up = "low";
defparam \alu_data[13]~I .oe_register_mode = "none";
defparam \alu_data[13]~I .oe_sync_reset = "none";
defparam \alu_data[13]~I .operation_mode = "output";
defparam \alu_data[13]~I .output_async_reset = "none";
defparam \alu_data[13]~I .output_power_up = "low";
defparam \alu_data[13]~I .output_register_mode = "none";
defparam \alu_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[14]~I (
	.datain(\ALU|Mux17~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[14]));
// synopsys translate_off
defparam \alu_data[14]~I .input_async_reset = "none";
defparam \alu_data[14]~I .input_power_up = "low";
defparam \alu_data[14]~I .input_register_mode = "none";
defparam \alu_data[14]~I .input_sync_reset = "none";
defparam \alu_data[14]~I .oe_async_reset = "none";
defparam \alu_data[14]~I .oe_power_up = "low";
defparam \alu_data[14]~I .oe_register_mode = "none";
defparam \alu_data[14]~I .oe_sync_reset = "none";
defparam \alu_data[14]~I .operation_mode = "output";
defparam \alu_data[14]~I .output_async_reset = "none";
defparam \alu_data[14]~I .output_power_up = "low";
defparam \alu_data[14]~I .output_register_mode = "none";
defparam \alu_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[15]~I (
	.datain(\ALU|Mux16~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[15]));
// synopsys translate_off
defparam \alu_data[15]~I .input_async_reset = "none";
defparam \alu_data[15]~I .input_power_up = "low";
defparam \alu_data[15]~I .input_register_mode = "none";
defparam \alu_data[15]~I .input_sync_reset = "none";
defparam \alu_data[15]~I .oe_async_reset = "none";
defparam \alu_data[15]~I .oe_power_up = "low";
defparam \alu_data[15]~I .oe_register_mode = "none";
defparam \alu_data[15]~I .oe_sync_reset = "none";
defparam \alu_data[15]~I .operation_mode = "output";
defparam \alu_data[15]~I .output_async_reset = "none";
defparam \alu_data[15]~I .output_power_up = "low";
defparam \alu_data[15]~I .output_register_mode = "none";
defparam \alu_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[16]~I (
	.datain(\ALU|Mux15~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[16]));
// synopsys translate_off
defparam \alu_data[16]~I .input_async_reset = "none";
defparam \alu_data[16]~I .input_power_up = "low";
defparam \alu_data[16]~I .input_register_mode = "none";
defparam \alu_data[16]~I .input_sync_reset = "none";
defparam \alu_data[16]~I .oe_async_reset = "none";
defparam \alu_data[16]~I .oe_power_up = "low";
defparam \alu_data[16]~I .oe_register_mode = "none";
defparam \alu_data[16]~I .oe_sync_reset = "none";
defparam \alu_data[16]~I .operation_mode = "output";
defparam \alu_data[16]~I .output_async_reset = "none";
defparam \alu_data[16]~I .output_power_up = "low";
defparam \alu_data[16]~I .output_register_mode = "none";
defparam \alu_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[17]~I (
	.datain(\ALU|Mux14~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[17]));
// synopsys translate_off
defparam \alu_data[17]~I .input_async_reset = "none";
defparam \alu_data[17]~I .input_power_up = "low";
defparam \alu_data[17]~I .input_register_mode = "none";
defparam \alu_data[17]~I .input_sync_reset = "none";
defparam \alu_data[17]~I .oe_async_reset = "none";
defparam \alu_data[17]~I .oe_power_up = "low";
defparam \alu_data[17]~I .oe_register_mode = "none";
defparam \alu_data[17]~I .oe_sync_reset = "none";
defparam \alu_data[17]~I .operation_mode = "output";
defparam \alu_data[17]~I .output_async_reset = "none";
defparam \alu_data[17]~I .output_power_up = "low";
defparam \alu_data[17]~I .output_register_mode = "none";
defparam \alu_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[18]~I (
	.datain(\ALU|Mux13~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[18]));
// synopsys translate_off
defparam \alu_data[18]~I .input_async_reset = "none";
defparam \alu_data[18]~I .input_power_up = "low";
defparam \alu_data[18]~I .input_register_mode = "none";
defparam \alu_data[18]~I .input_sync_reset = "none";
defparam \alu_data[18]~I .oe_async_reset = "none";
defparam \alu_data[18]~I .oe_power_up = "low";
defparam \alu_data[18]~I .oe_register_mode = "none";
defparam \alu_data[18]~I .oe_sync_reset = "none";
defparam \alu_data[18]~I .operation_mode = "output";
defparam \alu_data[18]~I .output_async_reset = "none";
defparam \alu_data[18]~I .output_power_up = "low";
defparam \alu_data[18]~I .output_register_mode = "none";
defparam \alu_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[19]~I (
	.datain(\ALU|Mux12~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[19]));
// synopsys translate_off
defparam \alu_data[19]~I .input_async_reset = "none";
defparam \alu_data[19]~I .input_power_up = "low";
defparam \alu_data[19]~I .input_register_mode = "none";
defparam \alu_data[19]~I .input_sync_reset = "none";
defparam \alu_data[19]~I .oe_async_reset = "none";
defparam \alu_data[19]~I .oe_power_up = "low";
defparam \alu_data[19]~I .oe_register_mode = "none";
defparam \alu_data[19]~I .oe_sync_reset = "none";
defparam \alu_data[19]~I .operation_mode = "output";
defparam \alu_data[19]~I .output_async_reset = "none";
defparam \alu_data[19]~I .output_power_up = "low";
defparam \alu_data[19]~I .output_register_mode = "none";
defparam \alu_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[20]~I (
	.datain(\ALU|Mux11~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[20]));
// synopsys translate_off
defparam \alu_data[20]~I .input_async_reset = "none";
defparam \alu_data[20]~I .input_power_up = "low";
defparam \alu_data[20]~I .input_register_mode = "none";
defparam \alu_data[20]~I .input_sync_reset = "none";
defparam \alu_data[20]~I .oe_async_reset = "none";
defparam \alu_data[20]~I .oe_power_up = "low";
defparam \alu_data[20]~I .oe_register_mode = "none";
defparam \alu_data[20]~I .oe_sync_reset = "none";
defparam \alu_data[20]~I .operation_mode = "output";
defparam \alu_data[20]~I .output_async_reset = "none";
defparam \alu_data[20]~I .output_power_up = "low";
defparam \alu_data[20]~I .output_register_mode = "none";
defparam \alu_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[21]~I (
	.datain(\ALU|Mux10~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[21]));
// synopsys translate_off
defparam \alu_data[21]~I .input_async_reset = "none";
defparam \alu_data[21]~I .input_power_up = "low";
defparam \alu_data[21]~I .input_register_mode = "none";
defparam \alu_data[21]~I .input_sync_reset = "none";
defparam \alu_data[21]~I .oe_async_reset = "none";
defparam \alu_data[21]~I .oe_power_up = "low";
defparam \alu_data[21]~I .oe_register_mode = "none";
defparam \alu_data[21]~I .oe_sync_reset = "none";
defparam \alu_data[21]~I .operation_mode = "output";
defparam \alu_data[21]~I .output_async_reset = "none";
defparam \alu_data[21]~I .output_power_up = "low";
defparam \alu_data[21]~I .output_register_mode = "none";
defparam \alu_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[22]~I (
	.datain(\ALU|Mux9~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[22]));
// synopsys translate_off
defparam \alu_data[22]~I .input_async_reset = "none";
defparam \alu_data[22]~I .input_power_up = "low";
defparam \alu_data[22]~I .input_register_mode = "none";
defparam \alu_data[22]~I .input_sync_reset = "none";
defparam \alu_data[22]~I .oe_async_reset = "none";
defparam \alu_data[22]~I .oe_power_up = "low";
defparam \alu_data[22]~I .oe_register_mode = "none";
defparam \alu_data[22]~I .oe_sync_reset = "none";
defparam \alu_data[22]~I .operation_mode = "output";
defparam \alu_data[22]~I .output_async_reset = "none";
defparam \alu_data[22]~I .output_power_up = "low";
defparam \alu_data[22]~I .output_register_mode = "none";
defparam \alu_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[23]~I (
	.datain(\ALU|Mux8~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[23]));
// synopsys translate_off
defparam \alu_data[23]~I .input_async_reset = "none";
defparam \alu_data[23]~I .input_power_up = "low";
defparam \alu_data[23]~I .input_register_mode = "none";
defparam \alu_data[23]~I .input_sync_reset = "none";
defparam \alu_data[23]~I .oe_async_reset = "none";
defparam \alu_data[23]~I .oe_power_up = "low";
defparam \alu_data[23]~I .oe_register_mode = "none";
defparam \alu_data[23]~I .oe_sync_reset = "none";
defparam \alu_data[23]~I .operation_mode = "output";
defparam \alu_data[23]~I .output_async_reset = "none";
defparam \alu_data[23]~I .output_power_up = "low";
defparam \alu_data[23]~I .output_register_mode = "none";
defparam \alu_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[24]~I (
	.datain(\ALU|Mux7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[24]));
// synopsys translate_off
defparam \alu_data[24]~I .input_async_reset = "none";
defparam \alu_data[24]~I .input_power_up = "low";
defparam \alu_data[24]~I .input_register_mode = "none";
defparam \alu_data[24]~I .input_sync_reset = "none";
defparam \alu_data[24]~I .oe_async_reset = "none";
defparam \alu_data[24]~I .oe_power_up = "low";
defparam \alu_data[24]~I .oe_register_mode = "none";
defparam \alu_data[24]~I .oe_sync_reset = "none";
defparam \alu_data[24]~I .operation_mode = "output";
defparam \alu_data[24]~I .output_async_reset = "none";
defparam \alu_data[24]~I .output_power_up = "low";
defparam \alu_data[24]~I .output_register_mode = "none";
defparam \alu_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[25]~I (
	.datain(\ALU|Mux6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[25]));
// synopsys translate_off
defparam \alu_data[25]~I .input_async_reset = "none";
defparam \alu_data[25]~I .input_power_up = "low";
defparam \alu_data[25]~I .input_register_mode = "none";
defparam \alu_data[25]~I .input_sync_reset = "none";
defparam \alu_data[25]~I .oe_async_reset = "none";
defparam \alu_data[25]~I .oe_power_up = "low";
defparam \alu_data[25]~I .oe_register_mode = "none";
defparam \alu_data[25]~I .oe_sync_reset = "none";
defparam \alu_data[25]~I .operation_mode = "output";
defparam \alu_data[25]~I .output_async_reset = "none";
defparam \alu_data[25]~I .output_power_up = "low";
defparam \alu_data[25]~I .output_register_mode = "none";
defparam \alu_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[26]~I (
	.datain(\ALU|Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[26]));
// synopsys translate_off
defparam \alu_data[26]~I .input_async_reset = "none";
defparam \alu_data[26]~I .input_power_up = "low";
defparam \alu_data[26]~I .input_register_mode = "none";
defparam \alu_data[26]~I .input_sync_reset = "none";
defparam \alu_data[26]~I .oe_async_reset = "none";
defparam \alu_data[26]~I .oe_power_up = "low";
defparam \alu_data[26]~I .oe_register_mode = "none";
defparam \alu_data[26]~I .oe_sync_reset = "none";
defparam \alu_data[26]~I .operation_mode = "output";
defparam \alu_data[26]~I .output_async_reset = "none";
defparam \alu_data[26]~I .output_power_up = "low";
defparam \alu_data[26]~I .output_register_mode = "none";
defparam \alu_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[27]~I (
	.datain(\ALU|Mux4~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[27]));
// synopsys translate_off
defparam \alu_data[27]~I .input_async_reset = "none";
defparam \alu_data[27]~I .input_power_up = "low";
defparam \alu_data[27]~I .input_register_mode = "none";
defparam \alu_data[27]~I .input_sync_reset = "none";
defparam \alu_data[27]~I .oe_async_reset = "none";
defparam \alu_data[27]~I .oe_power_up = "low";
defparam \alu_data[27]~I .oe_register_mode = "none";
defparam \alu_data[27]~I .oe_sync_reset = "none";
defparam \alu_data[27]~I .operation_mode = "output";
defparam \alu_data[27]~I .output_async_reset = "none";
defparam \alu_data[27]~I .output_power_up = "low";
defparam \alu_data[27]~I .output_register_mode = "none";
defparam \alu_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[28]~I (
	.datain(\ALU|Mux3~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[28]));
// synopsys translate_off
defparam \alu_data[28]~I .input_async_reset = "none";
defparam \alu_data[28]~I .input_power_up = "low";
defparam \alu_data[28]~I .input_register_mode = "none";
defparam \alu_data[28]~I .input_sync_reset = "none";
defparam \alu_data[28]~I .oe_async_reset = "none";
defparam \alu_data[28]~I .oe_power_up = "low";
defparam \alu_data[28]~I .oe_register_mode = "none";
defparam \alu_data[28]~I .oe_sync_reset = "none";
defparam \alu_data[28]~I .operation_mode = "output";
defparam \alu_data[28]~I .output_async_reset = "none";
defparam \alu_data[28]~I .output_power_up = "low";
defparam \alu_data[28]~I .output_register_mode = "none";
defparam \alu_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[29]~I (
	.datain(\ALU|Mux2~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[29]));
// synopsys translate_off
defparam \alu_data[29]~I .input_async_reset = "none";
defparam \alu_data[29]~I .input_power_up = "low";
defparam \alu_data[29]~I .input_register_mode = "none";
defparam \alu_data[29]~I .input_sync_reset = "none";
defparam \alu_data[29]~I .oe_async_reset = "none";
defparam \alu_data[29]~I .oe_power_up = "low";
defparam \alu_data[29]~I .oe_register_mode = "none";
defparam \alu_data[29]~I .oe_sync_reset = "none";
defparam \alu_data[29]~I .operation_mode = "output";
defparam \alu_data[29]~I .output_async_reset = "none";
defparam \alu_data[29]~I .output_power_up = "low";
defparam \alu_data[29]~I .output_register_mode = "none";
defparam \alu_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[30]~I (
	.datain(\ALU|Mux1~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[30]));
// synopsys translate_off
defparam \alu_data[30]~I .input_async_reset = "none";
defparam \alu_data[30]~I .input_power_up = "low";
defparam \alu_data[30]~I .input_register_mode = "none";
defparam \alu_data[30]~I .input_sync_reset = "none";
defparam \alu_data[30]~I .oe_async_reset = "none";
defparam \alu_data[30]~I .oe_power_up = "low";
defparam \alu_data[30]~I .oe_register_mode = "none";
defparam \alu_data[30]~I .oe_sync_reset = "none";
defparam \alu_data[30]~I .operation_mode = "output";
defparam \alu_data[30]~I .output_async_reset = "none";
defparam \alu_data[30]~I .output_power_up = "low";
defparam \alu_data[30]~I .output_register_mode = "none";
defparam \alu_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_data[31]~I (
	.datain(\ALU|Mux0~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_data[31]));
// synopsys translate_off
defparam \alu_data[31]~I .input_async_reset = "none";
defparam \alu_data[31]~I .input_power_up = "low";
defparam \alu_data[31]~I .input_register_mode = "none";
defparam \alu_data[31]~I .input_sync_reset = "none";
defparam \alu_data[31]~I .oe_async_reset = "none";
defparam \alu_data[31]~I .oe_power_up = "low";
defparam \alu_data[31]~I .oe_register_mode = "none";
defparam \alu_data[31]~I .oe_sync_reset = "none";
defparam \alu_data[31]~I .operation_mode = "output";
defparam \alu_data[31]~I .output_async_reset = "none";
defparam \alu_data[31]~I .output_power_up = "low";
defparam \alu_data[31]~I .output_register_mode = "none";
defparam \alu_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[0]~I (
	.datain(\LSU|ld_data[0]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[0]));
// synopsys translate_off
defparam \ld_data[0]~I .input_async_reset = "none";
defparam \ld_data[0]~I .input_power_up = "low";
defparam \ld_data[0]~I .input_register_mode = "none";
defparam \ld_data[0]~I .input_sync_reset = "none";
defparam \ld_data[0]~I .oe_async_reset = "none";
defparam \ld_data[0]~I .oe_power_up = "low";
defparam \ld_data[0]~I .oe_register_mode = "none";
defparam \ld_data[0]~I .oe_sync_reset = "none";
defparam \ld_data[0]~I .operation_mode = "output";
defparam \ld_data[0]~I .output_async_reset = "none";
defparam \ld_data[0]~I .output_power_up = "low";
defparam \ld_data[0]~I .output_register_mode = "none";
defparam \ld_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[1]~I (
	.datain(\LSU|ld_data[1]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[1]));
// synopsys translate_off
defparam \ld_data[1]~I .input_async_reset = "none";
defparam \ld_data[1]~I .input_power_up = "low";
defparam \ld_data[1]~I .input_register_mode = "none";
defparam \ld_data[1]~I .input_sync_reset = "none";
defparam \ld_data[1]~I .oe_async_reset = "none";
defparam \ld_data[1]~I .oe_power_up = "low";
defparam \ld_data[1]~I .oe_register_mode = "none";
defparam \ld_data[1]~I .oe_sync_reset = "none";
defparam \ld_data[1]~I .operation_mode = "output";
defparam \ld_data[1]~I .output_async_reset = "none";
defparam \ld_data[1]~I .output_power_up = "low";
defparam \ld_data[1]~I .output_register_mode = "none";
defparam \ld_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[2]~I (
	.datain(\LSU|ld_data[2]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[2]));
// synopsys translate_off
defparam \ld_data[2]~I .input_async_reset = "none";
defparam \ld_data[2]~I .input_power_up = "low";
defparam \ld_data[2]~I .input_register_mode = "none";
defparam \ld_data[2]~I .input_sync_reset = "none";
defparam \ld_data[2]~I .oe_async_reset = "none";
defparam \ld_data[2]~I .oe_power_up = "low";
defparam \ld_data[2]~I .oe_register_mode = "none";
defparam \ld_data[2]~I .oe_sync_reset = "none";
defparam \ld_data[2]~I .operation_mode = "output";
defparam \ld_data[2]~I .output_async_reset = "none";
defparam \ld_data[2]~I .output_power_up = "low";
defparam \ld_data[2]~I .output_register_mode = "none";
defparam \ld_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[3]~I (
	.datain(\LSU|ld_data[3]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[3]));
// synopsys translate_off
defparam \ld_data[3]~I .input_async_reset = "none";
defparam \ld_data[3]~I .input_power_up = "low";
defparam \ld_data[3]~I .input_register_mode = "none";
defparam \ld_data[3]~I .input_sync_reset = "none";
defparam \ld_data[3]~I .oe_async_reset = "none";
defparam \ld_data[3]~I .oe_power_up = "low";
defparam \ld_data[3]~I .oe_register_mode = "none";
defparam \ld_data[3]~I .oe_sync_reset = "none";
defparam \ld_data[3]~I .operation_mode = "output";
defparam \ld_data[3]~I .output_async_reset = "none";
defparam \ld_data[3]~I .output_power_up = "low";
defparam \ld_data[3]~I .output_register_mode = "none";
defparam \ld_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[4]~I (
	.datain(\LSU|ld_data[4]~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[4]));
// synopsys translate_off
defparam \ld_data[4]~I .input_async_reset = "none";
defparam \ld_data[4]~I .input_power_up = "low";
defparam \ld_data[4]~I .input_register_mode = "none";
defparam \ld_data[4]~I .input_sync_reset = "none";
defparam \ld_data[4]~I .oe_async_reset = "none";
defparam \ld_data[4]~I .oe_power_up = "low";
defparam \ld_data[4]~I .oe_register_mode = "none";
defparam \ld_data[4]~I .oe_sync_reset = "none";
defparam \ld_data[4]~I .operation_mode = "output";
defparam \ld_data[4]~I .output_async_reset = "none";
defparam \ld_data[4]~I .output_power_up = "low";
defparam \ld_data[4]~I .output_register_mode = "none";
defparam \ld_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[5]~I (
	.datain(\LSU|ld_data[5]~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[5]));
// synopsys translate_off
defparam \ld_data[5]~I .input_async_reset = "none";
defparam \ld_data[5]~I .input_power_up = "low";
defparam \ld_data[5]~I .input_register_mode = "none";
defparam \ld_data[5]~I .input_sync_reset = "none";
defparam \ld_data[5]~I .oe_async_reset = "none";
defparam \ld_data[5]~I .oe_power_up = "low";
defparam \ld_data[5]~I .oe_register_mode = "none";
defparam \ld_data[5]~I .oe_sync_reset = "none";
defparam \ld_data[5]~I .operation_mode = "output";
defparam \ld_data[5]~I .output_async_reset = "none";
defparam \ld_data[5]~I .output_power_up = "low";
defparam \ld_data[5]~I .output_register_mode = "none";
defparam \ld_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[6]~I (
	.datain(\LSU|ld_data[6]~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[6]));
// synopsys translate_off
defparam \ld_data[6]~I .input_async_reset = "none";
defparam \ld_data[6]~I .input_power_up = "low";
defparam \ld_data[6]~I .input_register_mode = "none";
defparam \ld_data[6]~I .input_sync_reset = "none";
defparam \ld_data[6]~I .oe_async_reset = "none";
defparam \ld_data[6]~I .oe_power_up = "low";
defparam \ld_data[6]~I .oe_register_mode = "none";
defparam \ld_data[6]~I .oe_sync_reset = "none";
defparam \ld_data[6]~I .operation_mode = "output";
defparam \ld_data[6]~I .output_async_reset = "none";
defparam \ld_data[6]~I .output_power_up = "low";
defparam \ld_data[6]~I .output_register_mode = "none";
defparam \ld_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[7]~I (
	.datain(\LSU|ld_data[7]~346_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[7]));
// synopsys translate_off
defparam \ld_data[7]~I .input_async_reset = "none";
defparam \ld_data[7]~I .input_power_up = "low";
defparam \ld_data[7]~I .input_register_mode = "none";
defparam \ld_data[7]~I .input_sync_reset = "none";
defparam \ld_data[7]~I .oe_async_reset = "none";
defparam \ld_data[7]~I .oe_power_up = "low";
defparam \ld_data[7]~I .oe_register_mode = "none";
defparam \ld_data[7]~I .oe_sync_reset = "none";
defparam \ld_data[7]~I .operation_mode = "output";
defparam \ld_data[7]~I .output_async_reset = "none";
defparam \ld_data[7]~I .output_power_up = "low";
defparam \ld_data[7]~I .output_register_mode = "none";
defparam \ld_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[8]~I (
	.datain(\LSU|ld_data[8]~125_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[8]));
// synopsys translate_off
defparam \ld_data[8]~I .input_async_reset = "none";
defparam \ld_data[8]~I .input_power_up = "low";
defparam \ld_data[8]~I .input_register_mode = "none";
defparam \ld_data[8]~I .input_sync_reset = "none";
defparam \ld_data[8]~I .oe_async_reset = "none";
defparam \ld_data[8]~I .oe_power_up = "low";
defparam \ld_data[8]~I .oe_register_mode = "none";
defparam \ld_data[8]~I .oe_sync_reset = "none";
defparam \ld_data[8]~I .operation_mode = "output";
defparam \ld_data[8]~I .output_async_reset = "none";
defparam \ld_data[8]~I .output_power_up = "low";
defparam \ld_data[8]~I .output_register_mode = "none";
defparam \ld_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[9]~I (
	.datain(\LSU|ld_data[9]~141_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[9]));
// synopsys translate_off
defparam \ld_data[9]~I .input_async_reset = "none";
defparam \ld_data[9]~I .input_power_up = "low";
defparam \ld_data[9]~I .input_register_mode = "none";
defparam \ld_data[9]~I .input_sync_reset = "none";
defparam \ld_data[9]~I .oe_async_reset = "none";
defparam \ld_data[9]~I .oe_power_up = "low";
defparam \ld_data[9]~I .oe_register_mode = "none";
defparam \ld_data[9]~I .oe_sync_reset = "none";
defparam \ld_data[9]~I .operation_mode = "output";
defparam \ld_data[9]~I .output_async_reset = "none";
defparam \ld_data[9]~I .output_power_up = "low";
defparam \ld_data[9]~I .output_register_mode = "none";
defparam \ld_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[10]~I (
	.datain(\LSU|ld_data[10]~153_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[10]));
// synopsys translate_off
defparam \ld_data[10]~I .input_async_reset = "none";
defparam \ld_data[10]~I .input_power_up = "low";
defparam \ld_data[10]~I .input_register_mode = "none";
defparam \ld_data[10]~I .input_sync_reset = "none";
defparam \ld_data[10]~I .oe_async_reset = "none";
defparam \ld_data[10]~I .oe_power_up = "low";
defparam \ld_data[10]~I .oe_register_mode = "none";
defparam \ld_data[10]~I .oe_sync_reset = "none";
defparam \ld_data[10]~I .operation_mode = "output";
defparam \ld_data[10]~I .output_async_reset = "none";
defparam \ld_data[10]~I .output_power_up = "low";
defparam \ld_data[10]~I .output_register_mode = "none";
defparam \ld_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[11]~I (
	.datain(\LSU|ld_data[11]~168_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[11]));
// synopsys translate_off
defparam \ld_data[11]~I .input_async_reset = "none";
defparam \ld_data[11]~I .input_power_up = "low";
defparam \ld_data[11]~I .input_register_mode = "none";
defparam \ld_data[11]~I .input_sync_reset = "none";
defparam \ld_data[11]~I .oe_async_reset = "none";
defparam \ld_data[11]~I .oe_power_up = "low";
defparam \ld_data[11]~I .oe_register_mode = "none";
defparam \ld_data[11]~I .oe_sync_reset = "none";
defparam \ld_data[11]~I .operation_mode = "output";
defparam \ld_data[11]~I .output_async_reset = "none";
defparam \ld_data[11]~I .output_power_up = "low";
defparam \ld_data[11]~I .output_register_mode = "none";
defparam \ld_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[12]~I (
	.datain(\LSU|ld_data[12]~186_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[12]));
// synopsys translate_off
defparam \ld_data[12]~I .input_async_reset = "none";
defparam \ld_data[12]~I .input_power_up = "low";
defparam \ld_data[12]~I .input_register_mode = "none";
defparam \ld_data[12]~I .input_sync_reset = "none";
defparam \ld_data[12]~I .oe_async_reset = "none";
defparam \ld_data[12]~I .oe_power_up = "low";
defparam \ld_data[12]~I .oe_register_mode = "none";
defparam \ld_data[12]~I .oe_sync_reset = "none";
defparam \ld_data[12]~I .operation_mode = "output";
defparam \ld_data[12]~I .output_async_reset = "none";
defparam \ld_data[12]~I .output_power_up = "low";
defparam \ld_data[12]~I .output_register_mode = "none";
defparam \ld_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[13]~I (
	.datain(\LSU|ld_data[13]~201_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[13]));
// synopsys translate_off
defparam \ld_data[13]~I .input_async_reset = "none";
defparam \ld_data[13]~I .input_power_up = "low";
defparam \ld_data[13]~I .input_register_mode = "none";
defparam \ld_data[13]~I .input_sync_reset = "none";
defparam \ld_data[13]~I .oe_async_reset = "none";
defparam \ld_data[13]~I .oe_power_up = "low";
defparam \ld_data[13]~I .oe_register_mode = "none";
defparam \ld_data[13]~I .oe_sync_reset = "none";
defparam \ld_data[13]~I .operation_mode = "output";
defparam \ld_data[13]~I .output_async_reset = "none";
defparam \ld_data[13]~I .output_power_up = "low";
defparam \ld_data[13]~I .output_register_mode = "none";
defparam \ld_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[14]~I (
	.datain(\LSU|ld_data[14]~216_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[14]));
// synopsys translate_off
defparam \ld_data[14]~I .input_async_reset = "none";
defparam \ld_data[14]~I .input_power_up = "low";
defparam \ld_data[14]~I .input_register_mode = "none";
defparam \ld_data[14]~I .input_sync_reset = "none";
defparam \ld_data[14]~I .oe_async_reset = "none";
defparam \ld_data[14]~I .oe_power_up = "low";
defparam \ld_data[14]~I .oe_register_mode = "none";
defparam \ld_data[14]~I .oe_sync_reset = "none";
defparam \ld_data[14]~I .operation_mode = "output";
defparam \ld_data[14]~I .output_async_reset = "none";
defparam \ld_data[14]~I .output_power_up = "low";
defparam \ld_data[14]~I .output_register_mode = "none";
defparam \ld_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[15]~I (
	.datain(\LSU|ld_data[15]~223_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[15]));
// synopsys translate_off
defparam \ld_data[15]~I .input_async_reset = "none";
defparam \ld_data[15]~I .input_power_up = "low";
defparam \ld_data[15]~I .input_register_mode = "none";
defparam \ld_data[15]~I .input_sync_reset = "none";
defparam \ld_data[15]~I .oe_async_reset = "none";
defparam \ld_data[15]~I .oe_power_up = "low";
defparam \ld_data[15]~I .oe_register_mode = "none";
defparam \ld_data[15]~I .oe_sync_reset = "none";
defparam \ld_data[15]~I .operation_mode = "output";
defparam \ld_data[15]~I .output_async_reset = "none";
defparam \ld_data[15]~I .output_power_up = "low";
defparam \ld_data[15]~I .output_register_mode = "none";
defparam \ld_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[16]~I (
	.datain(\LSU|ld_data[16]~350_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[16]));
// synopsys translate_off
defparam \ld_data[16]~I .input_async_reset = "none";
defparam \ld_data[16]~I .input_power_up = "low";
defparam \ld_data[16]~I .input_register_mode = "none";
defparam \ld_data[16]~I .input_sync_reset = "none";
defparam \ld_data[16]~I .oe_async_reset = "none";
defparam \ld_data[16]~I .oe_power_up = "low";
defparam \ld_data[16]~I .oe_register_mode = "none";
defparam \ld_data[16]~I .oe_sync_reset = "none";
defparam \ld_data[16]~I .operation_mode = "output";
defparam \ld_data[16]~I .output_async_reset = "none";
defparam \ld_data[16]~I .output_power_up = "low";
defparam \ld_data[16]~I .output_register_mode = "none";
defparam \ld_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[17]~I (
	.datain(\LSU|ld_data[17]~250_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[17]));
// synopsys translate_off
defparam \ld_data[17]~I .input_async_reset = "none";
defparam \ld_data[17]~I .input_power_up = "low";
defparam \ld_data[17]~I .input_register_mode = "none";
defparam \ld_data[17]~I .input_sync_reset = "none";
defparam \ld_data[17]~I .oe_async_reset = "none";
defparam \ld_data[17]~I .oe_power_up = "low";
defparam \ld_data[17]~I .oe_register_mode = "none";
defparam \ld_data[17]~I .oe_sync_reset = "none";
defparam \ld_data[17]~I .operation_mode = "output";
defparam \ld_data[17]~I .output_async_reset = "none";
defparam \ld_data[17]~I .output_power_up = "low";
defparam \ld_data[17]~I .output_register_mode = "none";
defparam \ld_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[18]~I (
	.datain(\LSU|ld_data[18]~258_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[18]));
// synopsys translate_off
defparam \ld_data[18]~I .input_async_reset = "none";
defparam \ld_data[18]~I .input_power_up = "low";
defparam \ld_data[18]~I .input_register_mode = "none";
defparam \ld_data[18]~I .input_sync_reset = "none";
defparam \ld_data[18]~I .oe_async_reset = "none";
defparam \ld_data[18]~I .oe_power_up = "low";
defparam \ld_data[18]~I .oe_register_mode = "none";
defparam \ld_data[18]~I .oe_sync_reset = "none";
defparam \ld_data[18]~I .operation_mode = "output";
defparam \ld_data[18]~I .output_async_reset = "none";
defparam \ld_data[18]~I .output_power_up = "low";
defparam \ld_data[18]~I .output_register_mode = "none";
defparam \ld_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[19]~I (
	.datain(\LSU|ld_data[19]~265_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[19]));
// synopsys translate_off
defparam \ld_data[19]~I .input_async_reset = "none";
defparam \ld_data[19]~I .input_power_up = "low";
defparam \ld_data[19]~I .input_register_mode = "none";
defparam \ld_data[19]~I .input_sync_reset = "none";
defparam \ld_data[19]~I .oe_async_reset = "none";
defparam \ld_data[19]~I .oe_power_up = "low";
defparam \ld_data[19]~I .oe_register_mode = "none";
defparam \ld_data[19]~I .oe_sync_reset = "none";
defparam \ld_data[19]~I .operation_mode = "output";
defparam \ld_data[19]~I .output_async_reset = "none";
defparam \ld_data[19]~I .output_power_up = "low";
defparam \ld_data[19]~I .output_register_mode = "none";
defparam \ld_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[20]~I (
	.datain(\LSU|ld_data[20]~273_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[20]));
// synopsys translate_off
defparam \ld_data[20]~I .input_async_reset = "none";
defparam \ld_data[20]~I .input_power_up = "low";
defparam \ld_data[20]~I .input_register_mode = "none";
defparam \ld_data[20]~I .input_sync_reset = "none";
defparam \ld_data[20]~I .oe_async_reset = "none";
defparam \ld_data[20]~I .oe_power_up = "low";
defparam \ld_data[20]~I .oe_register_mode = "none";
defparam \ld_data[20]~I .oe_sync_reset = "none";
defparam \ld_data[20]~I .operation_mode = "output";
defparam \ld_data[20]~I .output_async_reset = "none";
defparam \ld_data[20]~I .output_power_up = "low";
defparam \ld_data[20]~I .output_register_mode = "none";
defparam \ld_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[21]~I (
	.datain(\LSU|ld_data[21]~280_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[21]));
// synopsys translate_off
defparam \ld_data[21]~I .input_async_reset = "none";
defparam \ld_data[21]~I .input_power_up = "low";
defparam \ld_data[21]~I .input_register_mode = "none";
defparam \ld_data[21]~I .input_sync_reset = "none";
defparam \ld_data[21]~I .oe_async_reset = "none";
defparam \ld_data[21]~I .oe_power_up = "low";
defparam \ld_data[21]~I .oe_register_mode = "none";
defparam \ld_data[21]~I .oe_sync_reset = "none";
defparam \ld_data[21]~I .operation_mode = "output";
defparam \ld_data[21]~I .output_async_reset = "none";
defparam \ld_data[21]~I .output_power_up = "low";
defparam \ld_data[21]~I .output_register_mode = "none";
defparam \ld_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[22]~I (
	.datain(\LSU|ld_data[22]~288_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[22]));
// synopsys translate_off
defparam \ld_data[22]~I .input_async_reset = "none";
defparam \ld_data[22]~I .input_power_up = "low";
defparam \ld_data[22]~I .input_register_mode = "none";
defparam \ld_data[22]~I .input_sync_reset = "none";
defparam \ld_data[22]~I .oe_async_reset = "none";
defparam \ld_data[22]~I .oe_power_up = "low";
defparam \ld_data[22]~I .oe_register_mode = "none";
defparam \ld_data[22]~I .oe_sync_reset = "none";
defparam \ld_data[22]~I .operation_mode = "output";
defparam \ld_data[22]~I .output_async_reset = "none";
defparam \ld_data[22]~I .output_power_up = "low";
defparam \ld_data[22]~I .output_register_mode = "none";
defparam \ld_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[23]~I (
	.datain(\LSU|ld_data[23]~295_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[23]));
// synopsys translate_off
defparam \ld_data[23]~I .input_async_reset = "none";
defparam \ld_data[23]~I .input_power_up = "low";
defparam \ld_data[23]~I .input_register_mode = "none";
defparam \ld_data[23]~I .input_sync_reset = "none";
defparam \ld_data[23]~I .oe_async_reset = "none";
defparam \ld_data[23]~I .oe_power_up = "low";
defparam \ld_data[23]~I .oe_register_mode = "none";
defparam \ld_data[23]~I .oe_sync_reset = "none";
defparam \ld_data[23]~I .operation_mode = "output";
defparam \ld_data[23]~I .output_async_reset = "none";
defparam \ld_data[23]~I .output_power_up = "low";
defparam \ld_data[23]~I .output_register_mode = "none";
defparam \ld_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[24]~I (
	.datain(\LSU|ld_data[24]~305_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[24]));
// synopsys translate_off
defparam \ld_data[24]~I .input_async_reset = "none";
defparam \ld_data[24]~I .input_power_up = "low";
defparam \ld_data[24]~I .input_register_mode = "none";
defparam \ld_data[24]~I .input_sync_reset = "none";
defparam \ld_data[24]~I .oe_async_reset = "none";
defparam \ld_data[24]~I .oe_power_up = "low";
defparam \ld_data[24]~I .oe_register_mode = "none";
defparam \ld_data[24]~I .oe_sync_reset = "none";
defparam \ld_data[24]~I .operation_mode = "output";
defparam \ld_data[24]~I .output_async_reset = "none";
defparam \ld_data[24]~I .output_power_up = "low";
defparam \ld_data[24]~I .output_register_mode = "none";
defparam \ld_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[25]~I (
	.datain(\LSU|ld_data[25]~310_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[25]));
// synopsys translate_off
defparam \ld_data[25]~I .input_async_reset = "none";
defparam \ld_data[25]~I .input_power_up = "low";
defparam \ld_data[25]~I .input_register_mode = "none";
defparam \ld_data[25]~I .input_sync_reset = "none";
defparam \ld_data[25]~I .oe_async_reset = "none";
defparam \ld_data[25]~I .oe_power_up = "low";
defparam \ld_data[25]~I .oe_register_mode = "none";
defparam \ld_data[25]~I .oe_sync_reset = "none";
defparam \ld_data[25]~I .operation_mode = "output";
defparam \ld_data[25]~I .output_async_reset = "none";
defparam \ld_data[25]~I .output_power_up = "low";
defparam \ld_data[25]~I .output_register_mode = "none";
defparam \ld_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[26]~I (
	.datain(\LSU|ld_data[26]~315_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[26]));
// synopsys translate_off
defparam \ld_data[26]~I .input_async_reset = "none";
defparam \ld_data[26]~I .input_power_up = "low";
defparam \ld_data[26]~I .input_register_mode = "none";
defparam \ld_data[26]~I .input_sync_reset = "none";
defparam \ld_data[26]~I .oe_async_reset = "none";
defparam \ld_data[26]~I .oe_power_up = "low";
defparam \ld_data[26]~I .oe_register_mode = "none";
defparam \ld_data[26]~I .oe_sync_reset = "none";
defparam \ld_data[26]~I .operation_mode = "output";
defparam \ld_data[26]~I .output_async_reset = "none";
defparam \ld_data[26]~I .output_power_up = "low";
defparam \ld_data[26]~I .output_register_mode = "none";
defparam \ld_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[27]~I (
	.datain(\LSU|ld_data[27]~320_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[27]));
// synopsys translate_off
defparam \ld_data[27]~I .input_async_reset = "none";
defparam \ld_data[27]~I .input_power_up = "low";
defparam \ld_data[27]~I .input_register_mode = "none";
defparam \ld_data[27]~I .input_sync_reset = "none";
defparam \ld_data[27]~I .oe_async_reset = "none";
defparam \ld_data[27]~I .oe_power_up = "low";
defparam \ld_data[27]~I .oe_register_mode = "none";
defparam \ld_data[27]~I .oe_sync_reset = "none";
defparam \ld_data[27]~I .operation_mode = "output";
defparam \ld_data[27]~I .output_async_reset = "none";
defparam \ld_data[27]~I .output_power_up = "low";
defparam \ld_data[27]~I .output_register_mode = "none";
defparam \ld_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[28]~I (
	.datain(\LSU|ld_data[28]~325_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[28]));
// synopsys translate_off
defparam \ld_data[28]~I .input_async_reset = "none";
defparam \ld_data[28]~I .input_power_up = "low";
defparam \ld_data[28]~I .input_register_mode = "none";
defparam \ld_data[28]~I .input_sync_reset = "none";
defparam \ld_data[28]~I .oe_async_reset = "none";
defparam \ld_data[28]~I .oe_power_up = "low";
defparam \ld_data[28]~I .oe_register_mode = "none";
defparam \ld_data[28]~I .oe_sync_reset = "none";
defparam \ld_data[28]~I .operation_mode = "output";
defparam \ld_data[28]~I .output_async_reset = "none";
defparam \ld_data[28]~I .output_power_up = "low";
defparam \ld_data[28]~I .output_register_mode = "none";
defparam \ld_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[29]~I (
	.datain(\LSU|ld_data[29]~330_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[29]));
// synopsys translate_off
defparam \ld_data[29]~I .input_async_reset = "none";
defparam \ld_data[29]~I .input_power_up = "low";
defparam \ld_data[29]~I .input_register_mode = "none";
defparam \ld_data[29]~I .input_sync_reset = "none";
defparam \ld_data[29]~I .oe_async_reset = "none";
defparam \ld_data[29]~I .oe_power_up = "low";
defparam \ld_data[29]~I .oe_register_mode = "none";
defparam \ld_data[29]~I .oe_sync_reset = "none";
defparam \ld_data[29]~I .operation_mode = "output";
defparam \ld_data[29]~I .output_async_reset = "none";
defparam \ld_data[29]~I .output_power_up = "low";
defparam \ld_data[29]~I .output_register_mode = "none";
defparam \ld_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[30]~I (
	.datain(\LSU|ld_data[30]~335_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[30]));
// synopsys translate_off
defparam \ld_data[30]~I .input_async_reset = "none";
defparam \ld_data[30]~I .input_power_up = "low";
defparam \ld_data[30]~I .input_register_mode = "none";
defparam \ld_data[30]~I .input_sync_reset = "none";
defparam \ld_data[30]~I .oe_async_reset = "none";
defparam \ld_data[30]~I .oe_power_up = "low";
defparam \ld_data[30]~I .oe_register_mode = "none";
defparam \ld_data[30]~I .oe_sync_reset = "none";
defparam \ld_data[30]~I .operation_mode = "output";
defparam \ld_data[30]~I .output_async_reset = "none";
defparam \ld_data[30]~I .output_power_up = "low";
defparam \ld_data[30]~I .output_register_mode = "none";
defparam \ld_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[31]~I (
	.datain(\LSU|ld_data[31]~337_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[31]));
// synopsys translate_off
defparam \ld_data[31]~I .input_async_reset = "none";
defparam \ld_data[31]~I .input_power_up = "low";
defparam \ld_data[31]~I .input_register_mode = "none";
defparam \ld_data[31]~I .input_sync_reset = "none";
defparam \ld_data[31]~I .oe_async_reset = "none";
defparam \ld_data[31]~I .oe_power_up = "low";
defparam \ld_data[31]~I .oe_register_mode = "none";
defparam \ld_data[31]~I .oe_sync_reset = "none";
defparam \ld_data[31]~I .operation_mode = "output";
defparam \ld_data[31]~I .output_async_reset = "none";
defparam \ld_data[31]~I .output_power_up = "low";
defparam \ld_data[31]~I .output_register_mode = "none";
defparam \ld_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[0]~I (
	.datain(\register_file|regs[26][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[0]));
// synopsys translate_off
defparam \r26[0]~I .input_async_reset = "none";
defparam \r26[0]~I .input_power_up = "low";
defparam \r26[0]~I .input_register_mode = "none";
defparam \r26[0]~I .input_sync_reset = "none";
defparam \r26[0]~I .oe_async_reset = "none";
defparam \r26[0]~I .oe_power_up = "low";
defparam \r26[0]~I .oe_register_mode = "none";
defparam \r26[0]~I .oe_sync_reset = "none";
defparam \r26[0]~I .operation_mode = "output";
defparam \r26[0]~I .output_async_reset = "none";
defparam \r26[0]~I .output_power_up = "low";
defparam \r26[0]~I .output_register_mode = "none";
defparam \r26[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[1]~I (
	.datain(\register_file|regs[26][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[1]));
// synopsys translate_off
defparam \r26[1]~I .input_async_reset = "none";
defparam \r26[1]~I .input_power_up = "low";
defparam \r26[1]~I .input_register_mode = "none";
defparam \r26[1]~I .input_sync_reset = "none";
defparam \r26[1]~I .oe_async_reset = "none";
defparam \r26[1]~I .oe_power_up = "low";
defparam \r26[1]~I .oe_register_mode = "none";
defparam \r26[1]~I .oe_sync_reset = "none";
defparam \r26[1]~I .operation_mode = "output";
defparam \r26[1]~I .output_async_reset = "none";
defparam \r26[1]~I .output_power_up = "low";
defparam \r26[1]~I .output_register_mode = "none";
defparam \r26[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[2]~I (
	.datain(\register_file|regs[26][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[2]));
// synopsys translate_off
defparam \r26[2]~I .input_async_reset = "none";
defparam \r26[2]~I .input_power_up = "low";
defparam \r26[2]~I .input_register_mode = "none";
defparam \r26[2]~I .input_sync_reset = "none";
defparam \r26[2]~I .oe_async_reset = "none";
defparam \r26[2]~I .oe_power_up = "low";
defparam \r26[2]~I .oe_register_mode = "none";
defparam \r26[2]~I .oe_sync_reset = "none";
defparam \r26[2]~I .operation_mode = "output";
defparam \r26[2]~I .output_async_reset = "none";
defparam \r26[2]~I .output_power_up = "low";
defparam \r26[2]~I .output_register_mode = "none";
defparam \r26[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[3]~I (
	.datain(\register_file|regs[26][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[3]));
// synopsys translate_off
defparam \r26[3]~I .input_async_reset = "none";
defparam \r26[3]~I .input_power_up = "low";
defparam \r26[3]~I .input_register_mode = "none";
defparam \r26[3]~I .input_sync_reset = "none";
defparam \r26[3]~I .oe_async_reset = "none";
defparam \r26[3]~I .oe_power_up = "low";
defparam \r26[3]~I .oe_register_mode = "none";
defparam \r26[3]~I .oe_sync_reset = "none";
defparam \r26[3]~I .operation_mode = "output";
defparam \r26[3]~I .output_async_reset = "none";
defparam \r26[3]~I .output_power_up = "low";
defparam \r26[3]~I .output_register_mode = "none";
defparam \r26[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[4]~I (
	.datain(\register_file|regs[26][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[4]));
// synopsys translate_off
defparam \r26[4]~I .input_async_reset = "none";
defparam \r26[4]~I .input_power_up = "low";
defparam \r26[4]~I .input_register_mode = "none";
defparam \r26[4]~I .input_sync_reset = "none";
defparam \r26[4]~I .oe_async_reset = "none";
defparam \r26[4]~I .oe_power_up = "low";
defparam \r26[4]~I .oe_register_mode = "none";
defparam \r26[4]~I .oe_sync_reset = "none";
defparam \r26[4]~I .operation_mode = "output";
defparam \r26[4]~I .output_async_reset = "none";
defparam \r26[4]~I .output_power_up = "low";
defparam \r26[4]~I .output_register_mode = "none";
defparam \r26[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[5]~I (
	.datain(\register_file|regs[26][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[5]));
// synopsys translate_off
defparam \r26[5]~I .input_async_reset = "none";
defparam \r26[5]~I .input_power_up = "low";
defparam \r26[5]~I .input_register_mode = "none";
defparam \r26[5]~I .input_sync_reset = "none";
defparam \r26[5]~I .oe_async_reset = "none";
defparam \r26[5]~I .oe_power_up = "low";
defparam \r26[5]~I .oe_register_mode = "none";
defparam \r26[5]~I .oe_sync_reset = "none";
defparam \r26[5]~I .operation_mode = "output";
defparam \r26[5]~I .output_async_reset = "none";
defparam \r26[5]~I .output_power_up = "low";
defparam \r26[5]~I .output_register_mode = "none";
defparam \r26[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[6]~I (
	.datain(\register_file|regs[26][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[6]));
// synopsys translate_off
defparam \r26[6]~I .input_async_reset = "none";
defparam \r26[6]~I .input_power_up = "low";
defparam \r26[6]~I .input_register_mode = "none";
defparam \r26[6]~I .input_sync_reset = "none";
defparam \r26[6]~I .oe_async_reset = "none";
defparam \r26[6]~I .oe_power_up = "low";
defparam \r26[6]~I .oe_register_mode = "none";
defparam \r26[6]~I .oe_sync_reset = "none";
defparam \r26[6]~I .operation_mode = "output";
defparam \r26[6]~I .output_async_reset = "none";
defparam \r26[6]~I .output_power_up = "low";
defparam \r26[6]~I .output_register_mode = "none";
defparam \r26[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[7]~I (
	.datain(\register_file|regs[26][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[7]));
// synopsys translate_off
defparam \r26[7]~I .input_async_reset = "none";
defparam \r26[7]~I .input_power_up = "low";
defparam \r26[7]~I .input_register_mode = "none";
defparam \r26[7]~I .input_sync_reset = "none";
defparam \r26[7]~I .oe_async_reset = "none";
defparam \r26[7]~I .oe_power_up = "low";
defparam \r26[7]~I .oe_register_mode = "none";
defparam \r26[7]~I .oe_sync_reset = "none";
defparam \r26[7]~I .operation_mode = "output";
defparam \r26[7]~I .output_async_reset = "none";
defparam \r26[7]~I .output_power_up = "low";
defparam \r26[7]~I .output_register_mode = "none";
defparam \r26[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[8]~I (
	.datain(\register_file|regs[26][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[8]));
// synopsys translate_off
defparam \r26[8]~I .input_async_reset = "none";
defparam \r26[8]~I .input_power_up = "low";
defparam \r26[8]~I .input_register_mode = "none";
defparam \r26[8]~I .input_sync_reset = "none";
defparam \r26[8]~I .oe_async_reset = "none";
defparam \r26[8]~I .oe_power_up = "low";
defparam \r26[8]~I .oe_register_mode = "none";
defparam \r26[8]~I .oe_sync_reset = "none";
defparam \r26[8]~I .operation_mode = "output";
defparam \r26[8]~I .output_async_reset = "none";
defparam \r26[8]~I .output_power_up = "low";
defparam \r26[8]~I .output_register_mode = "none";
defparam \r26[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[9]~I (
	.datain(\register_file|regs[26][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[9]));
// synopsys translate_off
defparam \r26[9]~I .input_async_reset = "none";
defparam \r26[9]~I .input_power_up = "low";
defparam \r26[9]~I .input_register_mode = "none";
defparam \r26[9]~I .input_sync_reset = "none";
defparam \r26[9]~I .oe_async_reset = "none";
defparam \r26[9]~I .oe_power_up = "low";
defparam \r26[9]~I .oe_register_mode = "none";
defparam \r26[9]~I .oe_sync_reset = "none";
defparam \r26[9]~I .operation_mode = "output";
defparam \r26[9]~I .output_async_reset = "none";
defparam \r26[9]~I .output_power_up = "low";
defparam \r26[9]~I .output_register_mode = "none";
defparam \r26[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[10]~I (
	.datain(\register_file|regs[26][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[10]));
// synopsys translate_off
defparam \r26[10]~I .input_async_reset = "none";
defparam \r26[10]~I .input_power_up = "low";
defparam \r26[10]~I .input_register_mode = "none";
defparam \r26[10]~I .input_sync_reset = "none";
defparam \r26[10]~I .oe_async_reset = "none";
defparam \r26[10]~I .oe_power_up = "low";
defparam \r26[10]~I .oe_register_mode = "none";
defparam \r26[10]~I .oe_sync_reset = "none";
defparam \r26[10]~I .operation_mode = "output";
defparam \r26[10]~I .output_async_reset = "none";
defparam \r26[10]~I .output_power_up = "low";
defparam \r26[10]~I .output_register_mode = "none";
defparam \r26[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[11]~I (
	.datain(\register_file|regs[26][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[11]));
// synopsys translate_off
defparam \r26[11]~I .input_async_reset = "none";
defparam \r26[11]~I .input_power_up = "low";
defparam \r26[11]~I .input_register_mode = "none";
defparam \r26[11]~I .input_sync_reset = "none";
defparam \r26[11]~I .oe_async_reset = "none";
defparam \r26[11]~I .oe_power_up = "low";
defparam \r26[11]~I .oe_register_mode = "none";
defparam \r26[11]~I .oe_sync_reset = "none";
defparam \r26[11]~I .operation_mode = "output";
defparam \r26[11]~I .output_async_reset = "none";
defparam \r26[11]~I .output_power_up = "low";
defparam \r26[11]~I .output_register_mode = "none";
defparam \r26[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[12]~I (
	.datain(\register_file|regs[26][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[12]));
// synopsys translate_off
defparam \r26[12]~I .input_async_reset = "none";
defparam \r26[12]~I .input_power_up = "low";
defparam \r26[12]~I .input_register_mode = "none";
defparam \r26[12]~I .input_sync_reset = "none";
defparam \r26[12]~I .oe_async_reset = "none";
defparam \r26[12]~I .oe_power_up = "low";
defparam \r26[12]~I .oe_register_mode = "none";
defparam \r26[12]~I .oe_sync_reset = "none";
defparam \r26[12]~I .operation_mode = "output";
defparam \r26[12]~I .output_async_reset = "none";
defparam \r26[12]~I .output_power_up = "low";
defparam \r26[12]~I .output_register_mode = "none";
defparam \r26[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[13]~I (
	.datain(\register_file|regs[26][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[13]));
// synopsys translate_off
defparam \r26[13]~I .input_async_reset = "none";
defparam \r26[13]~I .input_power_up = "low";
defparam \r26[13]~I .input_register_mode = "none";
defparam \r26[13]~I .input_sync_reset = "none";
defparam \r26[13]~I .oe_async_reset = "none";
defparam \r26[13]~I .oe_power_up = "low";
defparam \r26[13]~I .oe_register_mode = "none";
defparam \r26[13]~I .oe_sync_reset = "none";
defparam \r26[13]~I .operation_mode = "output";
defparam \r26[13]~I .output_async_reset = "none";
defparam \r26[13]~I .output_power_up = "low";
defparam \r26[13]~I .output_register_mode = "none";
defparam \r26[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[14]~I (
	.datain(\register_file|regs[26][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[14]));
// synopsys translate_off
defparam \r26[14]~I .input_async_reset = "none";
defparam \r26[14]~I .input_power_up = "low";
defparam \r26[14]~I .input_register_mode = "none";
defparam \r26[14]~I .input_sync_reset = "none";
defparam \r26[14]~I .oe_async_reset = "none";
defparam \r26[14]~I .oe_power_up = "low";
defparam \r26[14]~I .oe_register_mode = "none";
defparam \r26[14]~I .oe_sync_reset = "none";
defparam \r26[14]~I .operation_mode = "output";
defparam \r26[14]~I .output_async_reset = "none";
defparam \r26[14]~I .output_power_up = "low";
defparam \r26[14]~I .output_register_mode = "none";
defparam \r26[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[15]~I (
	.datain(\register_file|regs[26][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[15]));
// synopsys translate_off
defparam \r26[15]~I .input_async_reset = "none";
defparam \r26[15]~I .input_power_up = "low";
defparam \r26[15]~I .input_register_mode = "none";
defparam \r26[15]~I .input_sync_reset = "none";
defparam \r26[15]~I .oe_async_reset = "none";
defparam \r26[15]~I .oe_power_up = "low";
defparam \r26[15]~I .oe_register_mode = "none";
defparam \r26[15]~I .oe_sync_reset = "none";
defparam \r26[15]~I .operation_mode = "output";
defparam \r26[15]~I .output_async_reset = "none";
defparam \r26[15]~I .output_power_up = "low";
defparam \r26[15]~I .output_register_mode = "none";
defparam \r26[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[16]~I (
	.datain(\register_file|regs[26][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[16]));
// synopsys translate_off
defparam \r26[16]~I .input_async_reset = "none";
defparam \r26[16]~I .input_power_up = "low";
defparam \r26[16]~I .input_register_mode = "none";
defparam \r26[16]~I .input_sync_reset = "none";
defparam \r26[16]~I .oe_async_reset = "none";
defparam \r26[16]~I .oe_power_up = "low";
defparam \r26[16]~I .oe_register_mode = "none";
defparam \r26[16]~I .oe_sync_reset = "none";
defparam \r26[16]~I .operation_mode = "output";
defparam \r26[16]~I .output_async_reset = "none";
defparam \r26[16]~I .output_power_up = "low";
defparam \r26[16]~I .output_register_mode = "none";
defparam \r26[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[17]~I (
	.datain(\register_file|regs[26][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[17]));
// synopsys translate_off
defparam \r26[17]~I .input_async_reset = "none";
defparam \r26[17]~I .input_power_up = "low";
defparam \r26[17]~I .input_register_mode = "none";
defparam \r26[17]~I .input_sync_reset = "none";
defparam \r26[17]~I .oe_async_reset = "none";
defparam \r26[17]~I .oe_power_up = "low";
defparam \r26[17]~I .oe_register_mode = "none";
defparam \r26[17]~I .oe_sync_reset = "none";
defparam \r26[17]~I .operation_mode = "output";
defparam \r26[17]~I .output_async_reset = "none";
defparam \r26[17]~I .output_power_up = "low";
defparam \r26[17]~I .output_register_mode = "none";
defparam \r26[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[18]~I (
	.datain(\register_file|regs[26][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[18]));
// synopsys translate_off
defparam \r26[18]~I .input_async_reset = "none";
defparam \r26[18]~I .input_power_up = "low";
defparam \r26[18]~I .input_register_mode = "none";
defparam \r26[18]~I .input_sync_reset = "none";
defparam \r26[18]~I .oe_async_reset = "none";
defparam \r26[18]~I .oe_power_up = "low";
defparam \r26[18]~I .oe_register_mode = "none";
defparam \r26[18]~I .oe_sync_reset = "none";
defparam \r26[18]~I .operation_mode = "output";
defparam \r26[18]~I .output_async_reset = "none";
defparam \r26[18]~I .output_power_up = "low";
defparam \r26[18]~I .output_register_mode = "none";
defparam \r26[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[19]~I (
	.datain(\register_file|regs[26][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[19]));
// synopsys translate_off
defparam \r26[19]~I .input_async_reset = "none";
defparam \r26[19]~I .input_power_up = "low";
defparam \r26[19]~I .input_register_mode = "none";
defparam \r26[19]~I .input_sync_reset = "none";
defparam \r26[19]~I .oe_async_reset = "none";
defparam \r26[19]~I .oe_power_up = "low";
defparam \r26[19]~I .oe_register_mode = "none";
defparam \r26[19]~I .oe_sync_reset = "none";
defparam \r26[19]~I .operation_mode = "output";
defparam \r26[19]~I .output_async_reset = "none";
defparam \r26[19]~I .output_power_up = "low";
defparam \r26[19]~I .output_register_mode = "none";
defparam \r26[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[20]~I (
	.datain(\register_file|regs[26][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[20]));
// synopsys translate_off
defparam \r26[20]~I .input_async_reset = "none";
defparam \r26[20]~I .input_power_up = "low";
defparam \r26[20]~I .input_register_mode = "none";
defparam \r26[20]~I .input_sync_reset = "none";
defparam \r26[20]~I .oe_async_reset = "none";
defparam \r26[20]~I .oe_power_up = "low";
defparam \r26[20]~I .oe_register_mode = "none";
defparam \r26[20]~I .oe_sync_reset = "none";
defparam \r26[20]~I .operation_mode = "output";
defparam \r26[20]~I .output_async_reset = "none";
defparam \r26[20]~I .output_power_up = "low";
defparam \r26[20]~I .output_register_mode = "none";
defparam \r26[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[21]~I (
	.datain(\register_file|regs[26][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[21]));
// synopsys translate_off
defparam \r26[21]~I .input_async_reset = "none";
defparam \r26[21]~I .input_power_up = "low";
defparam \r26[21]~I .input_register_mode = "none";
defparam \r26[21]~I .input_sync_reset = "none";
defparam \r26[21]~I .oe_async_reset = "none";
defparam \r26[21]~I .oe_power_up = "low";
defparam \r26[21]~I .oe_register_mode = "none";
defparam \r26[21]~I .oe_sync_reset = "none";
defparam \r26[21]~I .operation_mode = "output";
defparam \r26[21]~I .output_async_reset = "none";
defparam \r26[21]~I .output_power_up = "low";
defparam \r26[21]~I .output_register_mode = "none";
defparam \r26[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[22]~I (
	.datain(\register_file|regs[26][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[22]));
// synopsys translate_off
defparam \r26[22]~I .input_async_reset = "none";
defparam \r26[22]~I .input_power_up = "low";
defparam \r26[22]~I .input_register_mode = "none";
defparam \r26[22]~I .input_sync_reset = "none";
defparam \r26[22]~I .oe_async_reset = "none";
defparam \r26[22]~I .oe_power_up = "low";
defparam \r26[22]~I .oe_register_mode = "none";
defparam \r26[22]~I .oe_sync_reset = "none";
defparam \r26[22]~I .operation_mode = "output";
defparam \r26[22]~I .output_async_reset = "none";
defparam \r26[22]~I .output_power_up = "low";
defparam \r26[22]~I .output_register_mode = "none";
defparam \r26[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[23]~I (
	.datain(\register_file|regs[26][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[23]));
// synopsys translate_off
defparam \r26[23]~I .input_async_reset = "none";
defparam \r26[23]~I .input_power_up = "low";
defparam \r26[23]~I .input_register_mode = "none";
defparam \r26[23]~I .input_sync_reset = "none";
defparam \r26[23]~I .oe_async_reset = "none";
defparam \r26[23]~I .oe_power_up = "low";
defparam \r26[23]~I .oe_register_mode = "none";
defparam \r26[23]~I .oe_sync_reset = "none";
defparam \r26[23]~I .operation_mode = "output";
defparam \r26[23]~I .output_async_reset = "none";
defparam \r26[23]~I .output_power_up = "low";
defparam \r26[23]~I .output_register_mode = "none";
defparam \r26[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[24]~I (
	.datain(\register_file|regs[26][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[24]));
// synopsys translate_off
defparam \r26[24]~I .input_async_reset = "none";
defparam \r26[24]~I .input_power_up = "low";
defparam \r26[24]~I .input_register_mode = "none";
defparam \r26[24]~I .input_sync_reset = "none";
defparam \r26[24]~I .oe_async_reset = "none";
defparam \r26[24]~I .oe_power_up = "low";
defparam \r26[24]~I .oe_register_mode = "none";
defparam \r26[24]~I .oe_sync_reset = "none";
defparam \r26[24]~I .operation_mode = "output";
defparam \r26[24]~I .output_async_reset = "none";
defparam \r26[24]~I .output_power_up = "low";
defparam \r26[24]~I .output_register_mode = "none";
defparam \r26[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[25]~I (
	.datain(\register_file|regs[26][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[25]));
// synopsys translate_off
defparam \r26[25]~I .input_async_reset = "none";
defparam \r26[25]~I .input_power_up = "low";
defparam \r26[25]~I .input_register_mode = "none";
defparam \r26[25]~I .input_sync_reset = "none";
defparam \r26[25]~I .oe_async_reset = "none";
defparam \r26[25]~I .oe_power_up = "low";
defparam \r26[25]~I .oe_register_mode = "none";
defparam \r26[25]~I .oe_sync_reset = "none";
defparam \r26[25]~I .operation_mode = "output";
defparam \r26[25]~I .output_async_reset = "none";
defparam \r26[25]~I .output_power_up = "low";
defparam \r26[25]~I .output_register_mode = "none";
defparam \r26[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[26]~I (
	.datain(\register_file|regs[26][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[26]));
// synopsys translate_off
defparam \r26[26]~I .input_async_reset = "none";
defparam \r26[26]~I .input_power_up = "low";
defparam \r26[26]~I .input_register_mode = "none";
defparam \r26[26]~I .input_sync_reset = "none";
defparam \r26[26]~I .oe_async_reset = "none";
defparam \r26[26]~I .oe_power_up = "low";
defparam \r26[26]~I .oe_register_mode = "none";
defparam \r26[26]~I .oe_sync_reset = "none";
defparam \r26[26]~I .operation_mode = "output";
defparam \r26[26]~I .output_async_reset = "none";
defparam \r26[26]~I .output_power_up = "low";
defparam \r26[26]~I .output_register_mode = "none";
defparam \r26[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[27]~I (
	.datain(\register_file|regs[26][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[27]));
// synopsys translate_off
defparam \r26[27]~I .input_async_reset = "none";
defparam \r26[27]~I .input_power_up = "low";
defparam \r26[27]~I .input_register_mode = "none";
defparam \r26[27]~I .input_sync_reset = "none";
defparam \r26[27]~I .oe_async_reset = "none";
defparam \r26[27]~I .oe_power_up = "low";
defparam \r26[27]~I .oe_register_mode = "none";
defparam \r26[27]~I .oe_sync_reset = "none";
defparam \r26[27]~I .operation_mode = "output";
defparam \r26[27]~I .output_async_reset = "none";
defparam \r26[27]~I .output_power_up = "low";
defparam \r26[27]~I .output_register_mode = "none";
defparam \r26[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[28]~I (
	.datain(\register_file|regs[26][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[28]));
// synopsys translate_off
defparam \r26[28]~I .input_async_reset = "none";
defparam \r26[28]~I .input_power_up = "low";
defparam \r26[28]~I .input_register_mode = "none";
defparam \r26[28]~I .input_sync_reset = "none";
defparam \r26[28]~I .oe_async_reset = "none";
defparam \r26[28]~I .oe_power_up = "low";
defparam \r26[28]~I .oe_register_mode = "none";
defparam \r26[28]~I .oe_sync_reset = "none";
defparam \r26[28]~I .operation_mode = "output";
defparam \r26[28]~I .output_async_reset = "none";
defparam \r26[28]~I .output_power_up = "low";
defparam \r26[28]~I .output_register_mode = "none";
defparam \r26[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[29]~I (
	.datain(\register_file|regs[26][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[29]));
// synopsys translate_off
defparam \r26[29]~I .input_async_reset = "none";
defparam \r26[29]~I .input_power_up = "low";
defparam \r26[29]~I .input_register_mode = "none";
defparam \r26[29]~I .input_sync_reset = "none";
defparam \r26[29]~I .oe_async_reset = "none";
defparam \r26[29]~I .oe_power_up = "low";
defparam \r26[29]~I .oe_register_mode = "none";
defparam \r26[29]~I .oe_sync_reset = "none";
defparam \r26[29]~I .operation_mode = "output";
defparam \r26[29]~I .output_async_reset = "none";
defparam \r26[29]~I .output_power_up = "low";
defparam \r26[29]~I .output_register_mode = "none";
defparam \r26[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[30]~I (
	.datain(\register_file|regs[26][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[30]));
// synopsys translate_off
defparam \r26[30]~I .input_async_reset = "none";
defparam \r26[30]~I .input_power_up = "low";
defparam \r26[30]~I .input_register_mode = "none";
defparam \r26[30]~I .input_sync_reset = "none";
defparam \r26[30]~I .oe_async_reset = "none";
defparam \r26[30]~I .oe_power_up = "low";
defparam \r26[30]~I .oe_register_mode = "none";
defparam \r26[30]~I .oe_sync_reset = "none";
defparam \r26[30]~I .operation_mode = "output";
defparam \r26[30]~I .output_async_reset = "none";
defparam \r26[30]~I .output_power_up = "low";
defparam \r26[30]~I .output_register_mode = "none";
defparam \r26[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r26[31]~I (
	.datain(\register_file|regs[26][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r26[31]));
// synopsys translate_off
defparam \r26[31]~I .input_async_reset = "none";
defparam \r26[31]~I .input_power_up = "low";
defparam \r26[31]~I .input_register_mode = "none";
defparam \r26[31]~I .input_sync_reset = "none";
defparam \r26[31]~I .oe_async_reset = "none";
defparam \r26[31]~I .oe_power_up = "low";
defparam \r26[31]~I .oe_register_mode = "none";
defparam \r26[31]~I .oe_sync_reset = "none";
defparam \r26[31]~I .operation_mode = "output";
defparam \r26[31]~I .output_async_reset = "none";
defparam \r26[31]~I .output_power_up = "low";
defparam \r26[31]~I .output_register_mode = "none";
defparam \r26[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[0]~I (
	.datain(\register_file|regs[25][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[0]));
// synopsys translate_off
defparam \r25[0]~I .input_async_reset = "none";
defparam \r25[0]~I .input_power_up = "low";
defparam \r25[0]~I .input_register_mode = "none";
defparam \r25[0]~I .input_sync_reset = "none";
defparam \r25[0]~I .oe_async_reset = "none";
defparam \r25[0]~I .oe_power_up = "low";
defparam \r25[0]~I .oe_register_mode = "none";
defparam \r25[0]~I .oe_sync_reset = "none";
defparam \r25[0]~I .operation_mode = "output";
defparam \r25[0]~I .output_async_reset = "none";
defparam \r25[0]~I .output_power_up = "low";
defparam \r25[0]~I .output_register_mode = "none";
defparam \r25[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[1]~I (
	.datain(\register_file|regs[25][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[1]));
// synopsys translate_off
defparam \r25[1]~I .input_async_reset = "none";
defparam \r25[1]~I .input_power_up = "low";
defparam \r25[1]~I .input_register_mode = "none";
defparam \r25[1]~I .input_sync_reset = "none";
defparam \r25[1]~I .oe_async_reset = "none";
defparam \r25[1]~I .oe_power_up = "low";
defparam \r25[1]~I .oe_register_mode = "none";
defparam \r25[1]~I .oe_sync_reset = "none";
defparam \r25[1]~I .operation_mode = "output";
defparam \r25[1]~I .output_async_reset = "none";
defparam \r25[1]~I .output_power_up = "low";
defparam \r25[1]~I .output_register_mode = "none";
defparam \r25[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[2]~I (
	.datain(\register_file|regs[25][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[2]));
// synopsys translate_off
defparam \r25[2]~I .input_async_reset = "none";
defparam \r25[2]~I .input_power_up = "low";
defparam \r25[2]~I .input_register_mode = "none";
defparam \r25[2]~I .input_sync_reset = "none";
defparam \r25[2]~I .oe_async_reset = "none";
defparam \r25[2]~I .oe_power_up = "low";
defparam \r25[2]~I .oe_register_mode = "none";
defparam \r25[2]~I .oe_sync_reset = "none";
defparam \r25[2]~I .operation_mode = "output";
defparam \r25[2]~I .output_async_reset = "none";
defparam \r25[2]~I .output_power_up = "low";
defparam \r25[2]~I .output_register_mode = "none";
defparam \r25[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[3]~I (
	.datain(\register_file|regs[25][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[3]));
// synopsys translate_off
defparam \r25[3]~I .input_async_reset = "none";
defparam \r25[3]~I .input_power_up = "low";
defparam \r25[3]~I .input_register_mode = "none";
defparam \r25[3]~I .input_sync_reset = "none";
defparam \r25[3]~I .oe_async_reset = "none";
defparam \r25[3]~I .oe_power_up = "low";
defparam \r25[3]~I .oe_register_mode = "none";
defparam \r25[3]~I .oe_sync_reset = "none";
defparam \r25[3]~I .operation_mode = "output";
defparam \r25[3]~I .output_async_reset = "none";
defparam \r25[3]~I .output_power_up = "low";
defparam \r25[3]~I .output_register_mode = "none";
defparam \r25[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[4]~I (
	.datain(\register_file|regs[25][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[4]));
// synopsys translate_off
defparam \r25[4]~I .input_async_reset = "none";
defparam \r25[4]~I .input_power_up = "low";
defparam \r25[4]~I .input_register_mode = "none";
defparam \r25[4]~I .input_sync_reset = "none";
defparam \r25[4]~I .oe_async_reset = "none";
defparam \r25[4]~I .oe_power_up = "low";
defparam \r25[4]~I .oe_register_mode = "none";
defparam \r25[4]~I .oe_sync_reset = "none";
defparam \r25[4]~I .operation_mode = "output";
defparam \r25[4]~I .output_async_reset = "none";
defparam \r25[4]~I .output_power_up = "low";
defparam \r25[4]~I .output_register_mode = "none";
defparam \r25[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[5]~I (
	.datain(\register_file|regs[25][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[5]));
// synopsys translate_off
defparam \r25[5]~I .input_async_reset = "none";
defparam \r25[5]~I .input_power_up = "low";
defparam \r25[5]~I .input_register_mode = "none";
defparam \r25[5]~I .input_sync_reset = "none";
defparam \r25[5]~I .oe_async_reset = "none";
defparam \r25[5]~I .oe_power_up = "low";
defparam \r25[5]~I .oe_register_mode = "none";
defparam \r25[5]~I .oe_sync_reset = "none";
defparam \r25[5]~I .operation_mode = "output";
defparam \r25[5]~I .output_async_reset = "none";
defparam \r25[5]~I .output_power_up = "low";
defparam \r25[5]~I .output_register_mode = "none";
defparam \r25[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[6]~I (
	.datain(\register_file|regs[25][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[6]));
// synopsys translate_off
defparam \r25[6]~I .input_async_reset = "none";
defparam \r25[6]~I .input_power_up = "low";
defparam \r25[6]~I .input_register_mode = "none";
defparam \r25[6]~I .input_sync_reset = "none";
defparam \r25[6]~I .oe_async_reset = "none";
defparam \r25[6]~I .oe_power_up = "low";
defparam \r25[6]~I .oe_register_mode = "none";
defparam \r25[6]~I .oe_sync_reset = "none";
defparam \r25[6]~I .operation_mode = "output";
defparam \r25[6]~I .output_async_reset = "none";
defparam \r25[6]~I .output_power_up = "low";
defparam \r25[6]~I .output_register_mode = "none";
defparam \r25[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[7]~I (
	.datain(\register_file|regs[25][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[7]));
// synopsys translate_off
defparam \r25[7]~I .input_async_reset = "none";
defparam \r25[7]~I .input_power_up = "low";
defparam \r25[7]~I .input_register_mode = "none";
defparam \r25[7]~I .input_sync_reset = "none";
defparam \r25[7]~I .oe_async_reset = "none";
defparam \r25[7]~I .oe_power_up = "low";
defparam \r25[7]~I .oe_register_mode = "none";
defparam \r25[7]~I .oe_sync_reset = "none";
defparam \r25[7]~I .operation_mode = "output";
defparam \r25[7]~I .output_async_reset = "none";
defparam \r25[7]~I .output_power_up = "low";
defparam \r25[7]~I .output_register_mode = "none";
defparam \r25[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[8]~I (
	.datain(\register_file|regs[25][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[8]));
// synopsys translate_off
defparam \r25[8]~I .input_async_reset = "none";
defparam \r25[8]~I .input_power_up = "low";
defparam \r25[8]~I .input_register_mode = "none";
defparam \r25[8]~I .input_sync_reset = "none";
defparam \r25[8]~I .oe_async_reset = "none";
defparam \r25[8]~I .oe_power_up = "low";
defparam \r25[8]~I .oe_register_mode = "none";
defparam \r25[8]~I .oe_sync_reset = "none";
defparam \r25[8]~I .operation_mode = "output";
defparam \r25[8]~I .output_async_reset = "none";
defparam \r25[8]~I .output_power_up = "low";
defparam \r25[8]~I .output_register_mode = "none";
defparam \r25[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[9]~I (
	.datain(\register_file|regs[25][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[9]));
// synopsys translate_off
defparam \r25[9]~I .input_async_reset = "none";
defparam \r25[9]~I .input_power_up = "low";
defparam \r25[9]~I .input_register_mode = "none";
defparam \r25[9]~I .input_sync_reset = "none";
defparam \r25[9]~I .oe_async_reset = "none";
defparam \r25[9]~I .oe_power_up = "low";
defparam \r25[9]~I .oe_register_mode = "none";
defparam \r25[9]~I .oe_sync_reset = "none";
defparam \r25[9]~I .operation_mode = "output";
defparam \r25[9]~I .output_async_reset = "none";
defparam \r25[9]~I .output_power_up = "low";
defparam \r25[9]~I .output_register_mode = "none";
defparam \r25[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[10]~I (
	.datain(\register_file|regs[25][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[10]));
// synopsys translate_off
defparam \r25[10]~I .input_async_reset = "none";
defparam \r25[10]~I .input_power_up = "low";
defparam \r25[10]~I .input_register_mode = "none";
defparam \r25[10]~I .input_sync_reset = "none";
defparam \r25[10]~I .oe_async_reset = "none";
defparam \r25[10]~I .oe_power_up = "low";
defparam \r25[10]~I .oe_register_mode = "none";
defparam \r25[10]~I .oe_sync_reset = "none";
defparam \r25[10]~I .operation_mode = "output";
defparam \r25[10]~I .output_async_reset = "none";
defparam \r25[10]~I .output_power_up = "low";
defparam \r25[10]~I .output_register_mode = "none";
defparam \r25[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[11]~I (
	.datain(\register_file|regs[25][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[11]));
// synopsys translate_off
defparam \r25[11]~I .input_async_reset = "none";
defparam \r25[11]~I .input_power_up = "low";
defparam \r25[11]~I .input_register_mode = "none";
defparam \r25[11]~I .input_sync_reset = "none";
defparam \r25[11]~I .oe_async_reset = "none";
defparam \r25[11]~I .oe_power_up = "low";
defparam \r25[11]~I .oe_register_mode = "none";
defparam \r25[11]~I .oe_sync_reset = "none";
defparam \r25[11]~I .operation_mode = "output";
defparam \r25[11]~I .output_async_reset = "none";
defparam \r25[11]~I .output_power_up = "low";
defparam \r25[11]~I .output_register_mode = "none";
defparam \r25[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[12]~I (
	.datain(\register_file|regs[25][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[12]));
// synopsys translate_off
defparam \r25[12]~I .input_async_reset = "none";
defparam \r25[12]~I .input_power_up = "low";
defparam \r25[12]~I .input_register_mode = "none";
defparam \r25[12]~I .input_sync_reset = "none";
defparam \r25[12]~I .oe_async_reset = "none";
defparam \r25[12]~I .oe_power_up = "low";
defparam \r25[12]~I .oe_register_mode = "none";
defparam \r25[12]~I .oe_sync_reset = "none";
defparam \r25[12]~I .operation_mode = "output";
defparam \r25[12]~I .output_async_reset = "none";
defparam \r25[12]~I .output_power_up = "low";
defparam \r25[12]~I .output_register_mode = "none";
defparam \r25[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[13]~I (
	.datain(\register_file|regs[25][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[13]));
// synopsys translate_off
defparam \r25[13]~I .input_async_reset = "none";
defparam \r25[13]~I .input_power_up = "low";
defparam \r25[13]~I .input_register_mode = "none";
defparam \r25[13]~I .input_sync_reset = "none";
defparam \r25[13]~I .oe_async_reset = "none";
defparam \r25[13]~I .oe_power_up = "low";
defparam \r25[13]~I .oe_register_mode = "none";
defparam \r25[13]~I .oe_sync_reset = "none";
defparam \r25[13]~I .operation_mode = "output";
defparam \r25[13]~I .output_async_reset = "none";
defparam \r25[13]~I .output_power_up = "low";
defparam \r25[13]~I .output_register_mode = "none";
defparam \r25[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[14]~I (
	.datain(\register_file|regs[25][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[14]));
// synopsys translate_off
defparam \r25[14]~I .input_async_reset = "none";
defparam \r25[14]~I .input_power_up = "low";
defparam \r25[14]~I .input_register_mode = "none";
defparam \r25[14]~I .input_sync_reset = "none";
defparam \r25[14]~I .oe_async_reset = "none";
defparam \r25[14]~I .oe_power_up = "low";
defparam \r25[14]~I .oe_register_mode = "none";
defparam \r25[14]~I .oe_sync_reset = "none";
defparam \r25[14]~I .operation_mode = "output";
defparam \r25[14]~I .output_async_reset = "none";
defparam \r25[14]~I .output_power_up = "low";
defparam \r25[14]~I .output_register_mode = "none";
defparam \r25[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[15]~I (
	.datain(\register_file|regs[25][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[15]));
// synopsys translate_off
defparam \r25[15]~I .input_async_reset = "none";
defparam \r25[15]~I .input_power_up = "low";
defparam \r25[15]~I .input_register_mode = "none";
defparam \r25[15]~I .input_sync_reset = "none";
defparam \r25[15]~I .oe_async_reset = "none";
defparam \r25[15]~I .oe_power_up = "low";
defparam \r25[15]~I .oe_register_mode = "none";
defparam \r25[15]~I .oe_sync_reset = "none";
defparam \r25[15]~I .operation_mode = "output";
defparam \r25[15]~I .output_async_reset = "none";
defparam \r25[15]~I .output_power_up = "low";
defparam \r25[15]~I .output_register_mode = "none";
defparam \r25[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[16]~I (
	.datain(\register_file|regs[25][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[16]));
// synopsys translate_off
defparam \r25[16]~I .input_async_reset = "none";
defparam \r25[16]~I .input_power_up = "low";
defparam \r25[16]~I .input_register_mode = "none";
defparam \r25[16]~I .input_sync_reset = "none";
defparam \r25[16]~I .oe_async_reset = "none";
defparam \r25[16]~I .oe_power_up = "low";
defparam \r25[16]~I .oe_register_mode = "none";
defparam \r25[16]~I .oe_sync_reset = "none";
defparam \r25[16]~I .operation_mode = "output";
defparam \r25[16]~I .output_async_reset = "none";
defparam \r25[16]~I .output_power_up = "low";
defparam \r25[16]~I .output_register_mode = "none";
defparam \r25[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[17]~I (
	.datain(\register_file|regs[25][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[17]));
// synopsys translate_off
defparam \r25[17]~I .input_async_reset = "none";
defparam \r25[17]~I .input_power_up = "low";
defparam \r25[17]~I .input_register_mode = "none";
defparam \r25[17]~I .input_sync_reset = "none";
defparam \r25[17]~I .oe_async_reset = "none";
defparam \r25[17]~I .oe_power_up = "low";
defparam \r25[17]~I .oe_register_mode = "none";
defparam \r25[17]~I .oe_sync_reset = "none";
defparam \r25[17]~I .operation_mode = "output";
defparam \r25[17]~I .output_async_reset = "none";
defparam \r25[17]~I .output_power_up = "low";
defparam \r25[17]~I .output_register_mode = "none";
defparam \r25[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[18]~I (
	.datain(\register_file|regs[25][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[18]));
// synopsys translate_off
defparam \r25[18]~I .input_async_reset = "none";
defparam \r25[18]~I .input_power_up = "low";
defparam \r25[18]~I .input_register_mode = "none";
defparam \r25[18]~I .input_sync_reset = "none";
defparam \r25[18]~I .oe_async_reset = "none";
defparam \r25[18]~I .oe_power_up = "low";
defparam \r25[18]~I .oe_register_mode = "none";
defparam \r25[18]~I .oe_sync_reset = "none";
defparam \r25[18]~I .operation_mode = "output";
defparam \r25[18]~I .output_async_reset = "none";
defparam \r25[18]~I .output_power_up = "low";
defparam \r25[18]~I .output_register_mode = "none";
defparam \r25[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[19]~I (
	.datain(\register_file|regs[25][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[19]));
// synopsys translate_off
defparam \r25[19]~I .input_async_reset = "none";
defparam \r25[19]~I .input_power_up = "low";
defparam \r25[19]~I .input_register_mode = "none";
defparam \r25[19]~I .input_sync_reset = "none";
defparam \r25[19]~I .oe_async_reset = "none";
defparam \r25[19]~I .oe_power_up = "low";
defparam \r25[19]~I .oe_register_mode = "none";
defparam \r25[19]~I .oe_sync_reset = "none";
defparam \r25[19]~I .operation_mode = "output";
defparam \r25[19]~I .output_async_reset = "none";
defparam \r25[19]~I .output_power_up = "low";
defparam \r25[19]~I .output_register_mode = "none";
defparam \r25[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[20]~I (
	.datain(\register_file|regs[25][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[20]));
// synopsys translate_off
defparam \r25[20]~I .input_async_reset = "none";
defparam \r25[20]~I .input_power_up = "low";
defparam \r25[20]~I .input_register_mode = "none";
defparam \r25[20]~I .input_sync_reset = "none";
defparam \r25[20]~I .oe_async_reset = "none";
defparam \r25[20]~I .oe_power_up = "low";
defparam \r25[20]~I .oe_register_mode = "none";
defparam \r25[20]~I .oe_sync_reset = "none";
defparam \r25[20]~I .operation_mode = "output";
defparam \r25[20]~I .output_async_reset = "none";
defparam \r25[20]~I .output_power_up = "low";
defparam \r25[20]~I .output_register_mode = "none";
defparam \r25[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[21]~I (
	.datain(\register_file|regs[25][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[21]));
// synopsys translate_off
defparam \r25[21]~I .input_async_reset = "none";
defparam \r25[21]~I .input_power_up = "low";
defparam \r25[21]~I .input_register_mode = "none";
defparam \r25[21]~I .input_sync_reset = "none";
defparam \r25[21]~I .oe_async_reset = "none";
defparam \r25[21]~I .oe_power_up = "low";
defparam \r25[21]~I .oe_register_mode = "none";
defparam \r25[21]~I .oe_sync_reset = "none";
defparam \r25[21]~I .operation_mode = "output";
defparam \r25[21]~I .output_async_reset = "none";
defparam \r25[21]~I .output_power_up = "low";
defparam \r25[21]~I .output_register_mode = "none";
defparam \r25[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[22]~I (
	.datain(\register_file|regs[25][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[22]));
// synopsys translate_off
defparam \r25[22]~I .input_async_reset = "none";
defparam \r25[22]~I .input_power_up = "low";
defparam \r25[22]~I .input_register_mode = "none";
defparam \r25[22]~I .input_sync_reset = "none";
defparam \r25[22]~I .oe_async_reset = "none";
defparam \r25[22]~I .oe_power_up = "low";
defparam \r25[22]~I .oe_register_mode = "none";
defparam \r25[22]~I .oe_sync_reset = "none";
defparam \r25[22]~I .operation_mode = "output";
defparam \r25[22]~I .output_async_reset = "none";
defparam \r25[22]~I .output_power_up = "low";
defparam \r25[22]~I .output_register_mode = "none";
defparam \r25[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[23]~I (
	.datain(\register_file|regs[25][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[23]));
// synopsys translate_off
defparam \r25[23]~I .input_async_reset = "none";
defparam \r25[23]~I .input_power_up = "low";
defparam \r25[23]~I .input_register_mode = "none";
defparam \r25[23]~I .input_sync_reset = "none";
defparam \r25[23]~I .oe_async_reset = "none";
defparam \r25[23]~I .oe_power_up = "low";
defparam \r25[23]~I .oe_register_mode = "none";
defparam \r25[23]~I .oe_sync_reset = "none";
defparam \r25[23]~I .operation_mode = "output";
defparam \r25[23]~I .output_async_reset = "none";
defparam \r25[23]~I .output_power_up = "low";
defparam \r25[23]~I .output_register_mode = "none";
defparam \r25[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[24]~I (
	.datain(\register_file|regs[25][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[24]));
// synopsys translate_off
defparam \r25[24]~I .input_async_reset = "none";
defparam \r25[24]~I .input_power_up = "low";
defparam \r25[24]~I .input_register_mode = "none";
defparam \r25[24]~I .input_sync_reset = "none";
defparam \r25[24]~I .oe_async_reset = "none";
defparam \r25[24]~I .oe_power_up = "low";
defparam \r25[24]~I .oe_register_mode = "none";
defparam \r25[24]~I .oe_sync_reset = "none";
defparam \r25[24]~I .operation_mode = "output";
defparam \r25[24]~I .output_async_reset = "none";
defparam \r25[24]~I .output_power_up = "low";
defparam \r25[24]~I .output_register_mode = "none";
defparam \r25[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[25]~I (
	.datain(\register_file|regs[25][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[25]));
// synopsys translate_off
defparam \r25[25]~I .input_async_reset = "none";
defparam \r25[25]~I .input_power_up = "low";
defparam \r25[25]~I .input_register_mode = "none";
defparam \r25[25]~I .input_sync_reset = "none";
defparam \r25[25]~I .oe_async_reset = "none";
defparam \r25[25]~I .oe_power_up = "low";
defparam \r25[25]~I .oe_register_mode = "none";
defparam \r25[25]~I .oe_sync_reset = "none";
defparam \r25[25]~I .operation_mode = "output";
defparam \r25[25]~I .output_async_reset = "none";
defparam \r25[25]~I .output_power_up = "low";
defparam \r25[25]~I .output_register_mode = "none";
defparam \r25[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[26]~I (
	.datain(\register_file|regs[25][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[26]));
// synopsys translate_off
defparam \r25[26]~I .input_async_reset = "none";
defparam \r25[26]~I .input_power_up = "low";
defparam \r25[26]~I .input_register_mode = "none";
defparam \r25[26]~I .input_sync_reset = "none";
defparam \r25[26]~I .oe_async_reset = "none";
defparam \r25[26]~I .oe_power_up = "low";
defparam \r25[26]~I .oe_register_mode = "none";
defparam \r25[26]~I .oe_sync_reset = "none";
defparam \r25[26]~I .operation_mode = "output";
defparam \r25[26]~I .output_async_reset = "none";
defparam \r25[26]~I .output_power_up = "low";
defparam \r25[26]~I .output_register_mode = "none";
defparam \r25[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[27]~I (
	.datain(\register_file|regs[25][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[27]));
// synopsys translate_off
defparam \r25[27]~I .input_async_reset = "none";
defparam \r25[27]~I .input_power_up = "low";
defparam \r25[27]~I .input_register_mode = "none";
defparam \r25[27]~I .input_sync_reset = "none";
defparam \r25[27]~I .oe_async_reset = "none";
defparam \r25[27]~I .oe_power_up = "low";
defparam \r25[27]~I .oe_register_mode = "none";
defparam \r25[27]~I .oe_sync_reset = "none";
defparam \r25[27]~I .operation_mode = "output";
defparam \r25[27]~I .output_async_reset = "none";
defparam \r25[27]~I .output_power_up = "low";
defparam \r25[27]~I .output_register_mode = "none";
defparam \r25[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[28]~I (
	.datain(\register_file|regs[25][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[28]));
// synopsys translate_off
defparam \r25[28]~I .input_async_reset = "none";
defparam \r25[28]~I .input_power_up = "low";
defparam \r25[28]~I .input_register_mode = "none";
defparam \r25[28]~I .input_sync_reset = "none";
defparam \r25[28]~I .oe_async_reset = "none";
defparam \r25[28]~I .oe_power_up = "low";
defparam \r25[28]~I .oe_register_mode = "none";
defparam \r25[28]~I .oe_sync_reset = "none";
defparam \r25[28]~I .operation_mode = "output";
defparam \r25[28]~I .output_async_reset = "none";
defparam \r25[28]~I .output_power_up = "low";
defparam \r25[28]~I .output_register_mode = "none";
defparam \r25[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[29]~I (
	.datain(\register_file|regs[25][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[29]));
// synopsys translate_off
defparam \r25[29]~I .input_async_reset = "none";
defparam \r25[29]~I .input_power_up = "low";
defparam \r25[29]~I .input_register_mode = "none";
defparam \r25[29]~I .input_sync_reset = "none";
defparam \r25[29]~I .oe_async_reset = "none";
defparam \r25[29]~I .oe_power_up = "low";
defparam \r25[29]~I .oe_register_mode = "none";
defparam \r25[29]~I .oe_sync_reset = "none";
defparam \r25[29]~I .operation_mode = "output";
defparam \r25[29]~I .output_async_reset = "none";
defparam \r25[29]~I .output_power_up = "low";
defparam \r25[29]~I .output_register_mode = "none";
defparam \r25[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[30]~I (
	.datain(\register_file|regs[25][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[30]));
// synopsys translate_off
defparam \r25[30]~I .input_async_reset = "none";
defparam \r25[30]~I .input_power_up = "low";
defparam \r25[30]~I .input_register_mode = "none";
defparam \r25[30]~I .input_sync_reset = "none";
defparam \r25[30]~I .oe_async_reset = "none";
defparam \r25[30]~I .oe_power_up = "low";
defparam \r25[30]~I .oe_register_mode = "none";
defparam \r25[30]~I .oe_sync_reset = "none";
defparam \r25[30]~I .operation_mode = "output";
defparam \r25[30]~I .output_async_reset = "none";
defparam \r25[30]~I .output_power_up = "low";
defparam \r25[30]~I .output_register_mode = "none";
defparam \r25[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r25[31]~I (
	.datain(\register_file|regs[25][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r25[31]));
// synopsys translate_off
defparam \r25[31]~I .input_async_reset = "none";
defparam \r25[31]~I .input_power_up = "low";
defparam \r25[31]~I .input_register_mode = "none";
defparam \r25[31]~I .input_sync_reset = "none";
defparam \r25[31]~I .oe_async_reset = "none";
defparam \r25[31]~I .oe_power_up = "low";
defparam \r25[31]~I .oe_register_mode = "none";
defparam \r25[31]~I .oe_sync_reset = "none";
defparam \r25[31]~I .operation_mode = "output";
defparam \r25[31]~I .output_async_reset = "none";
defparam \r25[31]~I .output_power_up = "low";
defparam \r25[31]~I .output_register_mode = "none";
defparam \r25[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \clk_i~I (
	.datain(\clock_divier|dff1|q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_i));
// synopsys translate_off
defparam \clk_i~I .input_async_reset = "none";
defparam \clk_i~I .input_power_up = "low";
defparam \clk_i~I .input_register_mode = "none";
defparam \clk_i~I .input_sync_reset = "none";
defparam \clk_i~I .oe_async_reset = "none";
defparam \clk_i~I .oe_power_up = "low";
defparam \clk_i~I .oe_register_mode = "none";
defparam \clk_i~I .oe_sync_reset = "none";
defparam \clk_i~I .operation_mode = "output";
defparam \clk_i~I .output_async_reset = "none";
defparam \clk_i~I .output_power_up = "low";
defparam \clk_i~I .output_register_mode = "none";
defparam \clk_i~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
