# do LogicalStep_Lab1.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:17:30 on May 11,2017
# vlog -work work LogicalStep_Lab1_top.vo 
# -- Compiling module LogicalStep_Lab1_top
# 
# Top level modules:
# 	LogicalStep_Lab1_top
# End time: 10:17:31 on May 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:17:31 on May 11,2017
# vlog -work work waveform.vwf.vt 
# -- Compiling module LogicalStep_Lab1_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab1_top_vlg_vec_tst
# End time: 10:17:31 on May 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab1_top_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 10:17:31 on May 11,2017
# Loading work.LogicalStep_Lab1_top_vlg_vec_tst
# Loading work.LogicalStep_Lab1_top
# ** Note: $finish    : waveform.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /LogicalStep_Lab1_top_vlg_vec_tst
# End time: 10:17:32 on May 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
