
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.39

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
     2    4.20    0.01    0.07    0.07 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _001_ (net)
                  0.01    0.00    0.07 v _465_/A2 (AND3_X1)
     1    1.21    0.01    0.03    0.10 v _465_/ZN (AND3_X1)
                                         _017_ (net)
                  0.01    0.00    0.10 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.96    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ input17/A (BUF_X2)
     3   14.14    0.02    0.03    0.23 ^ input17/Z (BUF_X2)
                                         net17 (net)
                  0.02    0.00    0.23 ^ _383_/A4 (NOR4_X4)
     2    6.45    0.01    0.01    0.25 v _383_/ZN (NOR4_X4)
                                         _071_ (net)
                  0.01    0.00    0.25 v _384_/A4 (NOR4_X2)
     2    5.81    0.05    0.09    0.34 ^ _384_/ZN (NOR4_X2)
                                         _072_ (net)
                  0.05    0.00    0.34 ^ _396_/A (OAI221_X2)
     3    7.84    0.02    0.05    0.39 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.39 v _416_/A (AOI211_X2)
     6    9.36    0.06    0.10    0.49 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.49 ^ _428_/A4 (AND4_X1)
     1    1.76    0.01    0.06    0.55 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.55 ^ _429_/B2 (OAI21_X1)
     1    1.18    0.01    0.02    0.57 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.57 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.96    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ input17/A (BUF_X2)
     3   14.14    0.02    0.03    0.23 ^ input17/Z (BUF_X2)
                                         net17 (net)
                  0.02    0.00    0.23 ^ _383_/A4 (NOR4_X4)
     2    6.45    0.01    0.01    0.25 v _383_/ZN (NOR4_X4)
                                         _071_ (net)
                  0.01    0.00    0.25 v _384_/A4 (NOR4_X2)
     2    5.81    0.05    0.09    0.34 ^ _384_/ZN (NOR4_X2)
                                         _072_ (net)
                  0.05    0.00    0.34 ^ _396_/A (OAI221_X2)
     3    7.84    0.02    0.05    0.39 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.39 v _416_/A (AOI211_X2)
     6    9.36    0.06    0.10    0.49 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.49 ^ _428_/A4 (AND4_X1)
     1    1.76    0.01    0.06    0.55 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.55 ^ _429_/B2 (OAI21_X1)
     1    1.18    0.01    0.02    0.57 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.57 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.12806755304336548

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6451

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.728383541107178

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7381

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[3]$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ divider_counter[3]$_SDFF_PN1_/CK (DFF_X1)
   0.08    0.08 v divider_counter[3]$_SDFF_PN1_/Q (DFF_X1)
   0.04    0.11 v _354_/Z (BUF_X1)
   0.11    0.22 v _356_/ZN (OR4_X4)
   0.08    0.30 ^ _384_/ZN (NOR4_X2)
   0.05    0.35 v _396_/ZN (OAI221_X2)
   0.10    0.45 ^ _416_/ZN (AOI211_X2)
   0.06    0.52 ^ _428_/ZN (AND4_X1)
   0.02    0.53 v _429_/ZN (OAI21_X1)
   0.00    0.53 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
           0.53   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.53   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.07 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
   0.03    0.10 v _465_/ZN (AND3_X1)
   0.00    0.10 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5663

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3913

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
69.097651

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-04   2.55e-06   3.35e-06   2.78e-04  82.1%
Combinational          2.52e-05   2.40e-05   1.13e-05   6.05e-05  17.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.97e-04   2.65e-05   1.46e-05   3.38e-04 100.0%
                          87.8%       7.8%       4.3%
