

================================================================
== Vitis HLS Report for 'compute_neighbor_tables'
================================================================
* Date:           Mon Jul 28 11:58:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|      559|  55.000 ns|  2.795 us|   12|  560|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp = alloca i64 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:15]   --->   Operation 6 'alloca' 'neightbor_table_offsets_temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 7 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "%store_ln19 = store i32 0, i7 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 8 'store' 'store_ln19' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 9 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.19ns)   --->   "%store_ln20 = store i32 0, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 10 'store' 'store_ln20' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes"   --->   Operation 11 'read' 'num_nodes_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (1.24ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1, i32 %num_nodes_read, i32 %in_degree_table, i32 %neighbor_table_offsets, i32 %neightbor_table_offsets_temp"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1, i32 %num_nodes_read, i32 %in_degree_table, i32 %neighbor_table_offsets, i32 %neightbor_table_offsets_temp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 14 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (1.24ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2, i32 %num_edges_read, i32 %edge_list, i32 %neightbor_table_offsets_temp, i32 %neighbor_table"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:6]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %edge_list"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_degree_table"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_degree_table"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table_offsets"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_nodes"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_nodes, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_edges"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_edges, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i32 %neightbor_table_offsets_temp, i64 666, i64 22, i64 18446744073709551615" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:16]   --->   Operation 31 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2, i32 %num_edges_read, i32 %edge_list, i32 %neightbor_table_offsets_temp, i32 %neighbor_table"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:40]   --->   Operation 33 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('neightbor_table_offsets_temp', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:15) [25]  (0 ns)
	'getelementptr' operation ('neightbor_table_offsets_temp_addr', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20) [29]  (0 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20) of constant 0 on array 'neightbor_table_offsets_temp', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:15 [30]  (1.2 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	wire read operation ('num_nodes') on port 'num_nodes' [24]  (0 ns)
	'call' operation ('call_ln0') to 'compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1' [31]  (1.25 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.25ns
The critical path consists of the following:
	wire read operation ('num_edges') on port 'num_edges' [23]  (0 ns)
	'call' operation ('call_ln0') to 'compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2' [32]  (1.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
