#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fed76000100 .scope module, "tb" "tb" 2 8;
 .timescale -9 -9;
v0x7fed76030c10_0 .var "ALU", 2 0;
v0x7fed76030d00_0 .var "IE", 0 0;
v0x7fed76030d90_0 .var "OE", 0 0;
v0x7fed76030e60_0 .var "RAA", 1 0;
v0x7fed76030f30_0 .var "RAE", 0 0;
v0x7fed76031040_0 .var "RBA", 1 0;
v0x7fed76031110_0 .var "RBE", 0 0;
v0x7fed760311a0_0 .var "SH", 1 0;
v0x7fed76031270_0 .var "WA", 1 0;
v0x7fed76031380_0 .var "WE", 0 0;
v0x7fed76031450_0 .var "clock", 0 0;
v0x7fed76031520_0 .var/i "idx", 31 0;
v0x7fed760315b0_0 .var "n_input", 7 0;
v0x7fed76031680_0 .net "n_is_0", 0 0, L_0x7fed76031870;  1 drivers
v0x7fed76031710_0 .net "result", 7 0, v0x7fed7602fad0_0;  1 drivers
v0x7fed760317e0 .array "test_vals", 0 3, 7 0;
S_0x7fed76000270 .scope module, "DUT" "data_path" 2 27, 3 14 0, S_0x7fed76000100;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "n_is_0";
    .port_info 1 /OUTPUT 8 "result";
    .port_info 2 /INPUT 8 "n_input";
    .port_info 3 /INPUT 1 "IE";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 2 "WA";
    .port_info 6 /INPUT 1 "RAE";
    .port_info 7 /INPUT 2 "RAA";
    .port_info 8 /INPUT 1 "RBE";
    .port_info 9 /INPUT 2 "RBA";
    .port_info 10 /INPUT 3 "ALU";
    .port_info 11 /INPUT 2 "SH";
    .port_info 12 /INPUT 1 "OE";
    .port_info 13 /INPUT 1 "clock";
P_0x7fed7600de90 .param/l "BLANK" 0 3 31, C4<00000000>;
v0x7fed7602fbc0_0 .net "ALU", 2 0, v0x7fed76030c10_0;  1 drivers
v0x7fed7602fc70_0 .net "IE", 0 0, v0x7fed76030d00_0;  1 drivers
v0x7fed7602fd20_0 .net "OE", 0 0, v0x7fed76030d90_0;  1 drivers
v0x7fed7602fdf0_0 .net "RAA", 1 0, v0x7fed76030e60_0;  1 drivers
v0x7fed7602fea0_0 .net "RAE", 0 0, v0x7fed76030f30_0;  1 drivers
v0x7fed7602ff70_0 .net "RBA", 1 0, v0x7fed76031040_0;  1 drivers
v0x7fed76030020_0 .net "RBE", 0 0, v0x7fed76031110_0;  1 drivers
v0x7fed760300d0_0 .net "SH", 1 0, v0x7fed760311a0_0;  1 drivers
v0x7fed76030180_0 .net "WA", 1 0, v0x7fed76031270_0;  1 drivers
v0x7fed760302b0_0 .net "WE", 0 0, v0x7fed76031380_0;  1 drivers
L_0x103deb008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fed76030340_0 .net/2u *"_ivl_0", 7 0, L_0x103deb008;  1 drivers
v0x7fed760303d0_0 .net "clock", 0 0, v0x7fed76031450_0;  1 drivers
v0x7fed76030460_0 .net "from_alu", 7 0, v0x7fed7602eeb0_0;  1 drivers
v0x7fed76030530_0 .net "from_mux", 7 0, v0x7fed7602cea0_0;  1 drivers
v0x7fed760305c0_0 .net "from_shifter", 7 0, v0x7fed7602f5c0_0;  1 drivers
v0x7fed76030650_0 .net "n_input", 7 0, v0x7fed760315b0_0;  1 drivers
v0x7fed76030700_0 .net "n_is_0", 0 0, L_0x7fed76031870;  alias, 1 drivers
v0x7fed76030890_0 .net "result", 7 0, v0x7fed7602fad0_0;  alias, 1 drivers
v0x7fed76030940_0 .net "rf_port_A", 7 0, L_0x7fed76031c40;  1 drivers
v0x7fed760309d0_0 .net "rf_port_B", 7 0, L_0x7fed76032080;  1 drivers
v0x7fed76030a60_0 .var "to_register_file", 7 0;
E_0x7fed76009840 .event negedge, v0x7fed7602e1c0_0;
E_0x7fed7600ebe0 .event edge, v0x7fed7602cea0_0;
L_0x7fed76031870 .cmp/eq 8, v0x7fed7602cea0_0, L_0x103deb008;
S_0x7fed7601e000 .scope module, "comp1" "c1_mux" 3 59, 4 8 0, S_0x7fed76000270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_mux";
    .port_info 1 /INPUT 8 "new_data";
    .port_info 2 /INPUT 8 "feedback";
    .port_info 3 /INPUT 1 "IE";
v0x7fed7600c080_0 .net "IE", 0 0, v0x7fed76030d00_0;  alias, 1 drivers
v0x7fed7602cdf0_0 .net "feedback", 7 0, v0x7fed7602f5c0_0;  alias, 1 drivers
v0x7fed7602cea0_0 .var "from_mux", 7 0;
v0x7fed7602cf60_0 .net "new_data", 7 0, v0x7fed760315b0_0;  alias, 1 drivers
E_0x7fed7600c1d0 .event edge, v0x7fed7600c080_0, v0x7fed7602cf60_0, v0x7fed7602cdf0_0;
S_0x7fed7602d070 .scope module, "comp2" "c2_register_file" 3 66, 5 8 0, S_0x7fed76000270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 8 "from_mux";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 2 "WA";
    .port_info 5 /INPUT 1 "RAE";
    .port_info 6 /INPUT 2 "RAA";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /INPUT 2 "RBA";
    .port_info 9 /INPUT 1 "clock";
P_0x7fed7602d240 .param/l "BLANK" 0 5 21, C4<00000000>;
L_0x103deb050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fed760319d0 .functor XNOR 1, v0x7fed76030f30_0, L_0x103deb050, C4<0>, C4<0>;
L_0x103deb128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fed76031de0 .functor XNOR 1, v0x7fed76031110_0, L_0x103deb128, C4<0>, C4<0>;
v0x7fed7602d450_0 .net "RAA", 1 0, v0x7fed76030e60_0;  alias, 1 drivers
v0x7fed7602d510_0 .net "RAE", 0 0, v0x7fed76030f30_0;  alias, 1 drivers
v0x7fed7602d5b0_0 .net "RBA", 1 0, v0x7fed76031040_0;  alias, 1 drivers
v0x7fed7602d650_0 .net "RBE", 0 0, v0x7fed76031110_0;  alias, 1 drivers
v0x7fed7602d6f0_0 .net "WA", 1 0, v0x7fed76031270_0;  alias, 1 drivers
v0x7fed7602d7e0_0 .net "WE", 0 0, v0x7fed76031380_0;  alias, 1 drivers
v0x7fed7602d880_0 .net/2u *"_ivl_0", 0 0, L_0x103deb050;  1 drivers
L_0x103deb0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fed7602d930_0 .net/2u *"_ivl_10", 7 0, L_0x103deb0e0;  1 drivers
v0x7fed7602d9e0_0 .net/2u *"_ivl_14", 0 0, L_0x103deb128;  1 drivers
v0x7fed7602daf0_0 .net *"_ivl_16", 0 0, L_0x7fed76031de0;  1 drivers
v0x7fed7602db90_0 .net *"_ivl_18", 7 0, L_0x7fed76031e90;  1 drivers
v0x7fed7602dc40_0 .net *"_ivl_2", 0 0, L_0x7fed760319d0;  1 drivers
v0x7fed7602dce0_0 .net *"_ivl_20", 3 0, L_0x7fed76031f30;  1 drivers
L_0x103deb170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fed7602dd90_0 .net *"_ivl_23", 1 0, L_0x103deb170;  1 drivers
L_0x103deb1b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fed7602de40_0 .net/2u *"_ivl_24", 7 0, L_0x103deb1b8;  1 drivers
v0x7fed7602def0_0 .net *"_ivl_4", 7 0, L_0x7fed76031a80;  1 drivers
v0x7fed7602dfa0_0 .net *"_ivl_6", 3 0, L_0x7fed76031b20;  1 drivers
L_0x103deb098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fed7602e130_0 .net *"_ivl_9", 1 0, L_0x103deb098;  1 drivers
v0x7fed7602e1c0_0 .net "clock", 0 0, v0x7fed76031450_0;  alias, 1 drivers
v0x7fed7602e260_0 .net "from_mux", 7 0, v0x7fed76030a60_0;  1 drivers
v0x7fed7602e310 .array "internal", 0 3, 7 0;
v0x7fed7602e3b0_0 .net "port_A", 7 0, L_0x7fed76031c40;  alias, 1 drivers
v0x7fed7602e460_0 .net "port_B", 7 0, L_0x7fed76032080;  alias, 1 drivers
E_0x7fed7602d400 .event posedge, v0x7fed7602e1c0_0;
L_0x7fed76031a80 .array/port v0x7fed7602e310, L_0x7fed76031b20;
L_0x7fed76031b20 .concat [ 2 2 0 0], v0x7fed76030e60_0, L_0x103deb098;
L_0x7fed76031c40 .functor MUXZ 8, L_0x103deb0e0, L_0x7fed76031a80, L_0x7fed760319d0, C4<>;
L_0x7fed76031e90 .array/port v0x7fed7602e310, L_0x7fed76031f30;
L_0x7fed76031f30 .concat [ 2 2 0 0], v0x7fed76031040_0, L_0x103deb170;
L_0x7fed76032080 .functor MUXZ 8, L_0x103deb1b8, L_0x7fed76031e90, L_0x7fed76031de0, C4<>;
S_0x7fed7602e600 .scope module, "comp3" "c3_alu" 3 79, 6 8 0, S_0x7fed76000270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_alu";
    .port_info 1 /INPUT 8 "A_bus";
    .port_info 2 /INPUT 8 "B_bus";
    .port_info 3 /INPUT 3 "ALU";
P_0x7fed7602e770 .param/l "A_add_B" 0 6 19, C4<100>;
P_0x7fed7602e7b0 .param/l "A_and_B" 0 6 16, C4<001>;
P_0x7fed7602e7f0 .param/l "A_or_B" 0 6 17, C4<010>;
P_0x7fed7602e830 .param/l "A_sub_B" 0 6 20, C4<101>;
P_0x7fed7602e870 .param/l "dec_A" 0 6 22, C4<111>;
P_0x7fed7602e8b0 .param/l "inc_A" 0 6 21, C4<110>;
P_0x7fed7602e8f0 .param/l "not_A" 0 6 18, C4<011>;
P_0x7fed7602e930 .param/l "pass_A" 0 6 15, C4<000>;
v0x7fed7602ec60_0 .net "ALU", 2 0, v0x7fed76030c10_0;  alias, 1 drivers
v0x7fed7602ed20_0 .net "A_bus", 7 0, L_0x7fed76031c40;  alias, 1 drivers
v0x7fed7602ede0_0 .net "B_bus", 7 0, L_0x7fed76032080;  alias, 1 drivers
v0x7fed7602eeb0_0 .var "from_alu", 7 0;
E_0x7fed7602ec10 .event edge, v0x7fed7602ec60_0, v0x7fed7602e3b0_0, v0x7fed7602e460_0;
S_0x7fed7602efa0 .scope module, "comp4" "c4_shifter" 3 86, 7 8 0, S_0x7fed76000270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_shifter";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "SH";
P_0x7fed7602f160 .param/l "LEFT" 0 7 15, C4<01>;
P_0x7fed7602f1a0 .param/l "PASS" 0 7 14, C4<00>;
P_0x7fed7602f1e0 .param/l "RIGHT" 0 7 16, C4<10>;
P_0x7fed7602f220 .param/l "ROTATE" 0 7 17, C4<11>;
v0x7fed7602f440_0 .net "SH", 1 0, v0x7fed760311a0_0;  alias, 1 drivers
v0x7fed7602f500_0 .net "from_alu", 7 0, v0x7fed7602eeb0_0;  alias, 1 drivers
v0x7fed7602f5c0_0 .var "from_shifter", 7 0;
E_0x7fed7602f400 .event edge, v0x7fed7602f440_0, v0x7fed7602eeb0_0;
S_0x7fed7602f6c0 .scope module, "comp5" "c5_triBuff" 3 93, 8 11 0, S_0x7fed76000270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "OE";
v0x7fed7602f940_0 .net "OE", 0 0, v0x7fed76030d90_0;  alias, 1 drivers
v0x7fed7602f9f0_0 .net "from_shifter", 7 0, v0x7fed7602f5c0_0;  alias, 1 drivers
v0x7fed7602fad0_0 .var "result", 7 0;
E_0x7fed7602f910 .event edge, v0x7fed7602f940_0, v0x7fed7602cdf0_0;
    .scope S_0x7fed7601e000;
T_0 ;
    %wait E_0x7fed7600c1d0;
    %load/vec4 v0x7fed7600c080_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7fed7602cf60_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7fed7602cdf0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x7fed7602cea0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fed7602d070;
T_1 ;
    %wait E_0x7fed7602d400;
    %load/vec4 v0x7fed7602d7e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fed7602e260_0;
    %load/vec4 v0x7fed7602d6f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fed7602e310, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fed7602e600;
T_2 ;
    %wait E_0x7fed7602ec10;
    %load/vec4 v0x7fed7602ec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7fed7602ed20_0;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x7fed7602ed20_0;
    %load/vec4 v0x7fed7602ede0_0;
    %and;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7fed7602ed20_0;
    %load/vec4 v0x7fed7602ede0_0;
    %or;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7fed7602ed20_0;
    %inv;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x7fed7602ed20_0;
    %load/vec4 v0x7fed7602ede0_0;
    %add;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x7fed7602ed20_0;
    %load/vec4 v0x7fed7602ede0_0;
    %sub;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7fed7602ed20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x7fed7602ed20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fed7602eeb0_0, 0, 8;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fed7602efa0;
T_3 ;
    %wait E_0x7fed7602f400;
    %load/vec4 v0x7fed7602f440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fed7602f500_0;
    %store/vec4 v0x7fed7602f5c0_0, 0, 8;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fed7602f500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fed7602f5c0_0, 0, 8;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fed7602f500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fed7602f5c0_0, 0, 8;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fed7602f500_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fed7602f500_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fed7602f5c0_0, 0, 8;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fed7602f6c0;
T_4 ;
    %wait E_0x7fed7602f910;
    %load/vec4 v0x7fed7602f940_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fed7602f9f0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fed7602fad0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fed76000270;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fed76030a60_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fed76000270;
T_6 ;
    %wait E_0x7fed7600ebe0;
    %load/vec4 v0x7fed76030530_0;
    %store/vec4 v0x7fed76030a60_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fed76000270;
T_7 ;
    %wait E_0x7fed76009840;
    %delay 1, 0;
    %vpi_call 3 102 "$write", "\012 ************************************************\012" {0 0 0};
    %vpi_call 3 103 "$write", " {data_path}                               %7t ns\012", $time {0 0 0};
    %vpi_call 3 104 "$write", "               n_is_0:  %1b\012", v0x7fed76030700_0 {0 0 0};
    %vpi_call 3 105 "$write", " -------------------------\012" {0 0 0};
    %vpi_call 3 106 "$write", "                   IE:  %1b\012", v0x7fed7602fc70_0 {0 0 0};
    %vpi_call 3 107 "$write", "  mux[0], shifter_out:  %4b_%4b\012", &PV<v0x7fed760305c0_0, 4, 4>, &PV<v0x7fed760305c0_0, 0, 4> {0 0 0};
    %vpi_call 3 108 "$write", "         mux[1], n_in:  %4b_%4b\012", &PV<v0x7fed76030650_0, 4, 4>, &PV<v0x7fed76030650_0, 0, 4> {0 0 0};
    %vpi_call 3 109 "$write", "         mux out, nnn:  %4b_%4b\012", &PV<v0x7fed76030530_0, 4, 4>, &PV<v0x7fed76030530_0, 0, 4> {0 0 0};
    %vpi_call 3 110 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 111 "$write", "               rf_inp:  %4b_%4b\012", &PV<v0x7fed76030a60_0, 4, 4>, &PV<v0x7fed76030a60_0, 0, 4> {0 0 0};
    %vpi_call 3 112 "$write", " WE:   %1b  ,  WA:   %2b\012", v0x7fed760302b0_0, v0x7fed76030180_0 {0 0 0};
    %vpi_call 3 113 "$write", " RAE:  %1b  ,  RAA:  %2b\012", v0x7fed7602fea0_0, v0x7fed7602fdf0_0 {0 0 0};
    %vpi_call 3 114 "$write", " RBE:  %1b  ,  RBA:  %2b\012", v0x7fed76030020_0, v0x7fed7602ff70_0 {0 0 0};
    %vpi_call 3 115 "$write", " reg[00]:  %4b_%4b\012", &APV<v0x7fed7602e310, 0, 4, 4>, &APV<v0x7fed7602e310, 0, 0, 4> {0 0 0};
    %vpi_call 3 116 "$write", " reg[01]:  %4b_%4b\012", &APV<v0x7fed7602e310, 1, 4, 4>, &APV<v0x7fed7602e310, 1, 0, 4> {0 0 0};
    %vpi_call 3 117 "$write", " reg[10]:  %4b_%4b\012", &APV<v0x7fed7602e310, 2, 4, 4>, &APV<v0x7fed7602e310, 2, 0, 4> {0 0 0};
    %vpi_call 3 118 "$write", " reg[11]:  %4b_%4b\012", &APV<v0x7fed7602e310, 3, 4, 4>, &APV<v0x7fed7602e310, 3, 0, 4> {0 0 0};
    %vpi_call 3 119 "$write", "               port A:  %4b_%4b\012", &PV<v0x7fed76030940_0, 4, 4>, &PV<v0x7fed76030940_0, 0, 4> {0 0 0};
    %vpi_call 3 120 "$write", "               port B:  %4b_%4b\012", &PV<v0x7fed760309d0_0, 4, 4>, &PV<v0x7fed760309d0_0, 0, 4> {0 0 0};
    %vpi_call 3 121 "$write", " --------------------------------------\012" {0 0 0};
    %vpi_call 3 122 "$write", "        alu operation:  %3b\012", v0x7fed7602fbc0_0 {0 0 0};
    %vpi_call 3 123 "$write", "           alu output:  %4b_%4b\012", &PV<v0x7fed76030460_0, 4, 4>, &PV<v0x7fed76030460_0, 0, 4> {0 0 0};
    %vpi_call 3 124 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 125 "$write", "    shifter operation:  %3b\012", v0x7fed760300d0_0 {0 0 0};
    %vpi_call 3 126 "$write", "       shifter output:  %4b_%4b\012", &PV<v0x7fed760305c0_0, 4, 4>, &PV<v0x7fed760305c0_0, 0, 4> {0 0 0};
    %vpi_call 3 127 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 128 "$write", "                   OE:  %1b\012", v0x7fed7602fd20_0 {0 0 0};
    %vpi_call 3 129 "$write", "               result:  %4b_%4b", &PV<v0x7fed76030890_0, 4, 4>, &PV<v0x7fed76030890_0, 0, 4> {0 0 0};
    %load/vec4 v0x7fed7602fd20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 3 130 "$write", "   !!!SUCCESS!!!\012" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 3 131 "$write", "      ...working\012" {0 0 0};
T_7.1 ;
    %vpi_call 3 132 "$write", " ************************************************\012" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fed76000100;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x7fed76031450_0;
    %inv;
    %store/vec4 v0x7fed76031450_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fed76000100;
T_9 ;
    %vpi_call 2 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fed76000100 {0 0 0};
    %vpi_call 2 54 "$write", "\012 test the data path, 4 inputs, add, and output\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76031450_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fed760317e0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fed760317e0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fed760317e0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fed760317e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fed76031520_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fed76031520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0x7fed76031520_0;
    %load/vec4a v0x7fed760317e0, 4;
    %store/vec4 v0x7fed760315b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76030d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76031380_0, 0, 1;
    %load/vec4 v0x7fed76031520_0;
    %pad/s 2;
    %store/vec4 v0x7fed76031270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76030f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76030e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76031110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76031040_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fed76030c10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed760311a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76030d90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fed76031520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fed76031520_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76030d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76031380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76031270_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76030f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76030e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76031110_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fed76031040_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fed76030c10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed760311a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76030d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76030d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76031380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76031270_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76030f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76030e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed76031110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed76031040_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fed76030c10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fed760311a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed76030d90_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 103 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %6t ns\012\012", $time {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "./data_path.v";
    "./../c1_mux/c1_mux.v";
    "./../c2_register_file/c2_register_file.v";
    "./../c3_alu/c3_alu.v";
    "./../c4_shifter/c4_shifter.v";
    "./../c5_triBuff/c5_triBuff.v";
