{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672779197889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672779197889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 21:53:17 2023 " "Processing started: Tue Jan  3 21:53:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672779197889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1672779197889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LIB_C -c LIB_C --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LIB_C -c LIB_C --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1672779197889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1672779198069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1672779198069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../../../LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../../../../LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_pkg " "Found design unit 1: componentes_control_seg_C_pkg" {  } { { "../../componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_C_pkg " "Found design unit 1: retardos_cntl_seg_C_pkg" {  } { { "../../../tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_C-estructural " "Found design unit 1: LIB_C-estructural" {  } { { "../CODIGO/LIB_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204685 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_C " "Found entity 1: LIB_C" {  } { { "../CODIGO/LIB_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672779204685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIB_C " "Elaborating entity \"LIB_C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1672779204733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204739 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "../CODIGO/LIB_C.vhd" "R_decPBRSEC" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204744 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RdecoPBRopSEC:R_decPBRSEC\|RDB_N:RDDL3_instrucDL " "Elaborating entity \"RDB_N\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\|RDB_N:RDDL3_instrucDL\"" {  } { { "RdecoPBRopSEC.vhd" "RDDL3_instrucDL" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204749 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "RdecoPBRopSEC.vhd" "decPBRSEC" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD_C-estructural " "Found design unit 1: ensam_RD_C-estructural" {  } { { "ensam_RD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD_C " "Found entity 1: ensam_RD_C" {  } { { "ensam_RD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD_C ensam_RD_C:R_dat " "Elaborating entity \"ensam_RD_C\" for hierarchy \"ensam_RD_C:R_dat\"" {  } { { "../CODIGO/LIB_C.vhd" "R_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204761 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD_C.vhd" "senyales_cntl" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204767 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RDI_N:RDA4_rd " "Elaborating entity \"RDI_N\" for hierarchy \"ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RDI_N:RDA4_rd\"" {  } { { "senya_cntlRD.vhd" "RDA4_rd" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204772 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RD_N:RDM5_rd " "Elaborating entity \"RD_N\" for hierarchy \"ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RD_N:RDM5_rd\"" {  } { { "senya_cntlRD.vhd" "RDM5_rd" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204778 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RDI_1:RDA4_pbr " "Elaborating entity \"RDI_1\" for hierarchy \"ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RDI_1:RDA4_pbr\"" {  } { { "senya_cntlRD.vhd" "RDA4_pbr" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204783 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RD_1:RDM5_pbr " "Elaborating entity \"RD_1\" for hierarchy \"ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\|RD_1:RDM5_pbr\"" {  } { { "senya_cntlRD.vhd" "RDM5_pbr" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204789 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg ensam_RD_C:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"ensam_RD_C:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD_C.vhd" "genvalreg" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204795 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD ensam_RD_C:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"ensam_RD_C:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD_C.vhd" "LDDat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204796 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero LDD.vhd(95) " "VHDL Signal Declaration warning at LDD.vhd(95): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672779204797 "|LIB_C|ensam_RD_C:R_dat|LDD:LDDat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204802 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1 " "Elaborating entity \"cmp\" for hierarchy \"ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1\"" {  } { { "LDD.vhd" "not_comp1" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_latproh-compor " "Found design unit 1: inst_latproh-compor" {  } { { "inst_latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204813 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_latproh " "Found entity 1: inst_latproh" {  } { { "inst_latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_latproh ensam_RD_C:R_dat\|inst_latproh:ins_laph " "Elaborating entity \"inst_latproh\" for hierarchy \"ensam_RD_C:R_dat\|inst_latproh:ins_laph\"" {  } { { "ensam_RD_C.vhd" "ins_laph" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latproh-estruc " "Found design unit 1: latproh-estruc" {  } { { "latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204818 ""} { "Info" "ISGN_ENTITY_NAME" "1 latproh " "Found entity 1: latproh" {  } { { "latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latproh ensam_RD_C:R_dat\|latproh:pos_laph " "Elaborating entity \"latproh\" for hierarchy \"ensam_RD_C:R_dat\|latproh:pos_laph\"" {  } { { "ensam_RD_C.vhd" "pos_laph" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD_C-comportamiento " "Found design unit 1: LDRD_C-comportamiento" {  } { { "LDRD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204825 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD_C " "Found entity 1: LDRD_C" {  } { { "LDRD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD_C ensam_RD_C:R_dat\|LDRD_C:R_dat " "Elaborating entity \"LDRD_C\" for hierarchy \"ensam_RD_C:R_dat\|LDRD_C:R_dat\"" {  } { { "ensam_RD_C.vhd" "R_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDC-estructural " "Found design unit 1: LDC-estructural" {  } { { "LDC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204835 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDC " "Found entity 1: LDC" {  } { { "LDC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDC ensam_RD_C:R_dat\|LDC:cortos " "Elaborating entity \"LDC\" for hierarchy \"ensam_RD_C:R_dat\|LDC:cortos\"" {  } { { "ensam_RD_C.vhd" "cortos" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"ensam_RS:R_Sec\"" {  } { { "../CODIGO/LIB_C.vhd" "R_Sec" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204848 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_RS.vhd" "senyales_cntl" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\|RDI_N:RDA4_opsec " "Elaborating entity \"RDI_N\" for hierarchy \"ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\|RDI_N:RDA4_opsec\"" {  } { { "senya_cntlRS.vhd" "RDA4_opsec" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "LDRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204854 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "LDRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_RS.vhd" "R_sec" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "LGR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204860 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "LGR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672779204860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1672779204860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LGR:R_lgr\"" {  } { { "../CODIGO/LIB_C.vhd" "R_lgr" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672779204861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672779204983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 21:53:24 2023 " "Processing ended: Tue Jan  3 21:53:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672779204983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672779204983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672779204983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1672779204983 ""}
