<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='487' ll='490' type='iterator_range&lt;const_mop_iterator&gt; llvm::MachineInstr::defs() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='486'>/// \copydoc defs()</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2933' u='c' c='_ZN4llvm11biasPhysRegEPKNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='439' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='467' u='c' c='_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='326' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='403' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='122' u='c' c='_ZL17isValidClauseInstRKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='417' u='c' c='_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='427' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing18canMoveToBeginningERKN4llvm12MachineInstrERKNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='216' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
