m255
K3
13
cModel Technology
Z0 d/nfs/stak/students/w/wilsonj/ECE474/homework2
T_opt
V?<14NDiYkV=DTLH_ZL=942
04 3 4 work alu fast 0
Z1 =1-8851fb6cf8de-53611e12-ca0bc-16eb
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 n@_opt
Z4 OE;O;6.6a;45
Z5 d/nfs/stak/students/w/wilsonj/ECE474/homework2
valu
Z6 Ib:K;mXLJTY1R^oFX[N^Dk2
Z7 VJgo_8Wz`f7PQ5W7I5HO0o1
R5
Z8 w1398873617
Z9 8alu.gate.v
Z10 Falu.gate.v
L0 33
Z11 OE;L;6.6a;45
r1
31
Z12 o-L mtiAvm -L mtiOvm -L mtiUPF
Z13 !s100 NNHKZ=NV=mEj?8bA[VKA[0
!s85 0
valu_DW01_addsub_0
Z14 I^XlE4LSD;=WN`JdNh02h:1
Z15 VVU5G3FX2SdIBK0kc2;Ik?3
R5
R8
R9
R10
L0 2
R11
r1
31
R12
Z16 nalu_@d@w01_addsub_0
Z17 !s100 EAXEe9:=<8TfGbW3C<44l2
!s85 0
vAND2X1
Z18 IgWSEj@hQSBajS7E`Q_7P63
Z19 V72GfgCEn7RkYVHdOCYHVD2
R5
Z20 w1213164907
Z21 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
Z22 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
L0 27
R11
r1
31
Z23 o-work work -L mtiAvm -L mtiOvm -L mtiUPF
Z24 n@a@n@d2@x1
Z25 !s100 bEWJMONkn;=G9lD1P1:d83
!s85 0
vAND2X2
Z26 IQGcU^CIEE>Sb^RMLTbd6]0
Z27 VHUd;3XnFg?G8H71mD?A333
R5
Z28 w1213164908
Z29 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
Z30 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
L0 27
R11
r1
31
R23
Z31 n@a@n@d2@x2
Z32 !s100 1iCaUdLzCcV1H>VC_nzZB2
!s85 0
vAND2X4
Z33 IY7klJ>NnJZmEcjk;[`;4g3
Z34 V412U908NkhdEiWXla0P=01
R5
Z35 w1213164909
Z36 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
Z37 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
L0 27
R11
r1
31
R23
Z38 n@a@n@d2@x4
Z39 !s100 DBS25j?Uke_jS62LHW<Jf1
!s85 0
vAND3X1
Z40 Im=B[WQTzbJ83YQ5e[1HzM2
Z41 VS1QX9N^Z=BCD]om3Ja^jU3
R5
R35
Z42 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
Z43 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
L0 27
R11
r1
31
R23
Z44 n@a@n@d3@x1
Z45 !s100 FB]4N7Z1d@[C`=RT9LbY61
!s85 0
vAND3X2
Z46 IzV8bQzfIUJzP]iEiIz`R@2
Z47 VYPPRUkClb@aTh?e577B^e3
R5
Z48 w1213164910
Z49 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
Z50 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
L0 27
R11
r1
31
R23
Z51 n@a@n@d3@x2
Z52 !s100 m@G_oSaRmm0EYR<N`h7P;0
!s85 0
vAND3X4
Z53 I=`n4XU2CiSf[A]O:V__Dm3
Z54 VEJahna[N0LXM8m<i7adk30
R5
Z55 w1213164911
Z56 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
Z57 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
L0 27
R11
r1
31
R23
Z58 n@a@n@d3@x4
Z59 !s100 Iccaak8TbncMG`AHfnLNM3
!s85 0
vAND4X1
Z60 I]gGlVN5HCTk8mC_AMHhHG1
Z61 VieCg9FjfJ5]7cj`k5YOB50
R5
Z62 w1213164912
Z63 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
Z64 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
L0 27
R11
r1
31
R23
Z65 n@a@n@d4@x1
Z66 !s100 H8;7efJf?aF;X39Of>h?o3
!s85 0
vAND4X2
Z67 Id8lY2oV:dlUWGddl99DS80
Z68 VDcM=MZVZI?^NQZ4VCE92S1
R5
R62
Z69 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
Z70 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
L0 27
R11
r1
31
R23
Z71 n@a@n@d4@x2
Z72 !s100 EJD=SELA?[7jz;=mCFRgP2
!s85 0
vAND4X4
Z73 IK=BG?;B1ia92f2FA2mEfB2
Z74 VRbkzfkM1B@nNQbFK2iEMC2
R5
Z75 w1213164913
Z76 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
Z77 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
L0 27
R11
r1
31
R23
Z78 n@a@n@d4@x4
Z79 !s100 >3>NO7C]agKjUDSS<4j[D3
!s85 0
vAO21X1
Z80 IojkUB=Wn4ZoKC1<PkOAoc1
Z81 V`:5Xl9SBgbE92Q_b<Xj?g2
R5
Z82 w1213164914
Z83 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
Z84 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
L0 27
R11
r1
31
R23
Z85 n@a@o21@x1
Z86 !s100 IT6@HL2]INhekhbhKzgnb2
!s85 0
vAO21X2
Z87 IJRFb:3M@[=Da0PIeKWU?@1
Z88 V42Z:]C9b?H=9jFAVcP7;F0
R5
Z89 w1213164915
Z90 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
Z91 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
L0 27
R11
r1
31
R23
Z92 n@a@o21@x2
Z93 !s100 aTFO8;9RP]SGP5h>M<DSl3
!s85 0
vAO221X1
Z94 I1F4W>agkBAUW5aK17i3M[3
Z95 V[GPffCk:0VhD]L46TZ6?c0
R5
R89
Z96 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
Z97 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
L0 27
R11
r1
31
R23
Z98 n@a@o221@x1
Z99 !s100 :TDYb=jVgi;d1WK`AlEBN2
!s85 0
vAO221X2
Z100 I1gCI1IkSGn`H89[ZmB8Fb0
Z101 V_`Qo9Za<f<TBM:fh0O]4P3
R5
Z102 w1213164916
Z103 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
Z104 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
L0 27
R11
r1
31
R23
Z105 n@a@o221@x2
Z106 !s100 FQOfnaaW3ahzTi[dB`YZJ1
!s85 0
vAO222X1
Z107 IBCFL<e5lLMGBP3U21a>2j1
Z108 V9mU9hAnSHBgJYbio<oTnd0
R5
Z109 w1213164917
Z110 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
Z111 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
L0 27
R11
r1
31
R23
Z112 n@a@o222@x1
Z113 !s100 KWaCcZ:o>RnV<>zX3JQPk0
!s85 0
vAO222X2
Z114 I2Y?LRFV;84mz;A<H=f]E]1
Z115 VoFUDYk[]A5^OkRBKR[L[D3
R5
Z116 w1213164918
Z117 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
Z118 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
L0 27
R11
r1
31
R23
Z119 n@a@o222@x2
Z120 !s100 NY_20WY7;hTFel0R[5m2m2
!s85 0
vAO22X1
Z121 IzeX9V;<C=1nl=M<b?QQ>j0
Z122 V=2YXQF`OJLJGU]F3OZ=d22
R5
R116
Z123 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
Z124 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
L0 27
R11
r1
31
R23
Z125 n@a@o22@x1
Z126 !s100 hPGnYH:R=;<TeLY7J]m3;3
!s85 0
vAO22X2
Z127 I2MHD]5]4PQn9z;L48;hAV3
Z128 V@KcQ`499NFQf50MLC4g1?1
R5
Z129 w1213164919
Z130 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
Z131 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
L0 27
R11
r1
31
R23
Z132 n@a@o22@x2
Z133 !s100 Bn20=f@4K[jVLgo@SQ@D@2
!s85 0
vAOBUFX1
Z134 Ie6j6kn7@:Y=iJd7aPOZD:1
Z135 V0lPld>FI53WgQ0K9Ao1Ra3
R5
Z136 w1213164920
Z137 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
Z138 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
L0 27
R11
r1
31
R23
Z139 n@a@o@b@u@f@x1
Z140 !s100 liKWM@zoDeknh>j2Gf]<E3
!s85 0
vAOBUFX2
Z141 IfcgZTP1Ce>?1GhanD^SbT1
Z142 VKg3JE2zP@DBibSN[XR61Y1
R5
Z143 w1213164921
Z144 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
Z145 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
L0 27
R11
r1
31
R23
Z146 n@a@o@b@u@f@x2
Z147 !s100 V7Hc5c6oRQ9XX<H[Y8;gN0
!s85 0
vAOBUFX4
Z148 I[C?<5blG;MEPo]F2V7[e`3
Z149 VTId;V9V5lzfR]TE=E?zf90
R5
R143
Z150 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
Z151 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
L0 27
R11
r1
31
R23
Z152 n@a@o@b@u@f@x4
Z153 !s100 9a]M:4b@8oo]F0HD2ld3o0
!s85 0
vAODFFARX1
Z154 IF`NJi[X8SoB>W6h1m^=7B1
Z155 VDleE4dgBon4VeO;Z=e=1F1
R5
Z156 w1213164922
Z157 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
Z158 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
L0 27
R11
r1
31
R23
Z159 n@a@o@d@f@f@a@r@x1
Z160 !s100 3<>3DK16za:Qe[Tl?2F9>0
!s85 0
vAODFFARX2
Z161 I8kJ@34h30^T[RAPN0YhAc1
Z162 V<dDi;8SS3;__<3OHkQcAB0
R5
Z163 w1213164923
Z164 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
Z165 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
L0 27
R11
r1
31
R23
Z166 n@a@o@d@f@f@a@r@x2
Z167 !s100 08B:eH::jfRlj^a@?SEmd3
!s85 0
vAODFFNARX1
Z168 I]YIRNVL>Xdm5JfeU6[ed:3
Z169 VNc9zQT1:GlSo5WiOI[:DR1
R5
R163
Z170 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
Z171 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
L0 27
R11
r1
31
R23
Z172 n@a@o@d@f@f@n@a@r@x1
Z173 !s100 IT>AN8f:aR2efd]lNC2d@2
!s85 0
vAODFFNARX2
Z174 Idb@8Ib^ndkBG[a;5@Y1L32
Z175 V3b1<6<YlMdA:dF[3FE^3o3
R5
Z176 w1213164924
Z177 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
Z178 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
L0 27
R11
r1
31
R23
Z179 n@a@o@d@f@f@n@a@r@x2
Z180 !s100 m3dm<HV7POi3fgGYASIo91
!s85 0
vAOI21X1
Z181 I5HTiMc^>iFF0f_nkFOHfT0
Z182 VIJVoRBKKn?R76g`?j]9X62
R5
Z183 w1213164925
Z184 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
Z185 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
L0 27
R11
r1
31
R23
Z186 n@a@o@i21@x1
Z187 !s100 dE]TUMjWWLaoT3A<5cIL41
!s85 0
vAOI21X2
Z188 IUFkUfKikj92bJbM3WTM<k0
Z189 VFK9hYj^9kDH^aOMHM3:3R3
R5
Z190 w1213164926
Z191 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
Z192 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
L0 27
R11
r1
31
R23
Z193 n@a@o@i21@x2
Z194 !s100 ;_MIF<YJZk0;>@NYizUNP3
!s85 0
vAOI221X1
Z195 IVj7lJ[WzSN6ifDjSW>LK93
Z196 VXZLF?:z470]eMdVhF9aS73
R5
R190
Z197 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
Z198 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
L0 27
R11
r1
31
R23
Z199 n@a@o@i221@x1
Z200 !s100 Z^acM1Q8USba7j1NR`@iM3
!s85 0
vAOI221X2
Z201 IaYc2:lKF?9CD8BfoGa03:3
Z202 V7NVA`lM=Xj1^7nmc=^nM;0
R5
Z203 w1213164927
Z204 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
Z205 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
L0 27
R11
r1
31
R23
Z206 n@a@o@i221@x2
Z207 !s100 2<R9OKdQ[>gSZ2nJ7=_fL1
!s85 0
vAOI222X1
Z208 I25em^o>Vh[8<b:QC579Vk3
Z209 V;iHKR>`I8j=MdX_S75;n=0
R5
Z210 w1213164928
Z211 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
Z212 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
L0 27
R11
r1
31
R23
Z213 n@a@o@i222@x1
Z214 !s100 b`>:HoW=bzAFVncg1hlg12
!s85 0
vAOI222X2
Z215 IFZP^FMdj5iMMJMMB51[Cf2
Z216 VDJcZBYVNP<K>f6hBh:f^>1
R5
Z217 w1213164929
Z218 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
Z219 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
L0 27
R11
r1
31
R23
Z220 n@a@o@i222@x2
Z221 !s100 CU8ZK_<R=UfI@?GQ1:ocQ2
!s85 0
vAOI22X1
Z222 Ih;Hi3?B76QIiVlizJd@zP3
Z223 V1dHT?SO3ORK_BfVE6oh5N3
R5
R217
Z224 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
Z225 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
L0 27
R11
r1
31
R23
Z226 n@a@o@i22@x1
Z227 !s100 DX=]OKKa>8ATBdCnAmH]i2
!s85 0
vAOI22X2
Z228 IejUEcHWZY0RZQ3=6G[UD20
Z229 V0Y0X[QnfXE9zaJ>QKZ>GR3
R5
Z230 w1213164930
Z231 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
Z232 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
L0 27
R11
r1
31
R23
Z233 n@a@o@i22@x2
Z234 !s100 7=hcTQAU[=ZUQcBTWal920
!s85 0
vAOINVX1
Z235 ITe:2n1jFNl]^z[zoV?Fng3
Z236 VVEVJ06XRoj@00E>93^=OY0
R5
Z237 w1213164931
Z238 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
Z239 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
L0 27
R11
r1
31
R23
Z240 n@a@o@i@n@v@x1
Z241 !s100 N3kPe1Pd;K=DlFYRZ[CN]1
!s85 0
vAOINVX2
Z242 I72Y=l^h@OBjOZ9UeRM][;2
Z243 VC5?UgElPcF9BSBRD?[JCA3
R5
R237
Z244 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
Z245 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
L0 27
R11
r1
31
R23
Z246 n@a@o@i@n@v@x2
Z247 !s100 eSCP1cL7ZfXeiOnj3Kaz]0
!s85 0
vAOINVX4
Z248 IPLCjWQoODD];CzMYcO6O11
Z249 V3[8^Ed6cOJc354K`i8bU10
R5
Z250 w1213164932
Z251 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
Z252 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
L0 27
R11
r1
31
R23
Z253 n@a@o@i@n@v@x4
Z254 !s100 cY6cb0Jda6KSa?SFng^6G0
!s85 0
vCGLNPRX2
Z255 I1Wdh>;2F8Qfh>m9JM`j;j3
Z256 VXN1nnQMY^<029nPW3CVHi3
R5
Z257 w1227255958
Z258 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
Z259 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
L0 27
R11
r1
31
R23
Z260 n@c@g@l@n@p@r@x2
Z261 !s100 9`LUGkW0W74bLVkcS<NU82
!s85 0
vCGLNPRX8
Z262 I4cY`chXI?^8g`ZOoJcZ3O1
Z263 VdhD@?aeS9S60z77z_TI6m0
R5
Z264 w1227160717
Z265 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
Z266 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
L0 27
R11
r1
31
R23
Z267 n@c@g@l@n@p@r@x8
Z268 !s100 8EHi1S<maYaEX?[Ie5T:o3
!s85 0
vCGLNPSX16
Z269 IVHB_gUVRVLXR`2o8O4?=82
Z270 VzVdnHS]boT<@2LfhDcgaB0
R5
Z271 w1227160719
Z272 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
Z273 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
L0 27
R11
r1
31
R23
Z274 n@c@g@l@n@p@s@x16
Z275 !s100 XTizAMK]zY4ejcLLh?7i11
!s85 0
vCGLNPSX2
Z276 IHl_QL54_Q1Dci_=DQ3iCi2
Z277 VBO9`D;Xjm1WdiLCZLUl>n0
R5
Z278 w1227160716
Z279 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
Z280 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
L0 27
R11
r1
31
R23
Z281 n@c@g@l@n@p@s@x2
Z282 !s100 VLI^6RZVhY31@QNf0?@zZ1
!s85 0
vCGLNPSX4
Z283 ImfemgBI5g:PcY1^0ODAkV0
Z284 Vl[^If1bHQMcQ]M6PV4UKj1
R5
R271
Z285 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
Z286 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
L0 27
R11
r1
31
R23
Z287 n@c@g@l@n@p@s@x4
Z288 !s100 9:dDZYXE9]SbEUFiTeO4D2
!s85 0
vCGLNPSX8
Z289 Ii?07NIzcOHBREKFXh4YOV0
Z290 VVCJB=GlB8lPN<gYU>S6JX0
R5
Z291 w1227160715
Z292 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
Z293 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
L0 27
R11
r1
31
R23
Z294 n@c@g@l@n@p@s@x8
Z295 !s100 F>3MQFOJ4@_[?>fjDgO2K0
!s85 0
vCGLPPRX2
Z296 I2jRh>@bOnFagDKYBa2DNX3
Z297 V@NHVIzLT7dY]SX8dF7PIz0
R5
Z298 w1227160718
Z299 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
Z300 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
L0 27
R11
r1
31
R23
Z301 n@c@g@l@p@p@r@x2
Z302 !s100 0@jEYh?3;N?lYlmzPVn1o3
!s85 0
vCGLPPRX8
Z303 IM00i?=e@6a7dV;S_ia00k3
Z304 VMUn_o1>A2@^3Z^?GB^^>P0
R5
R291
Z305 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
Z306 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
L0 27
R11
r1
31
R23
Z307 n@c@g@l@p@p@r@x8
Z308 !s100 iiC@fBXnK8;a_fX?0ePMJ2
!s85 0
vCGLPPSX16
Z309 Ijb<?C6DY8?ABL6Z?l[]Az0
Z310 V0<?0mfJG577>EO>`G[SId0
R5
R264
Z311 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
Z312 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
L0 27
R11
r1
31
R23
Z313 n@c@g@l@p@p@s@x16
Z314 !s100 2d2DWN@aFZa9<aICM<6>T1
!s85 0
vCGLPPSX2
Z315 I[AzOTb>@3ShB4VWMUQ@IQ2
Z316 V>E=B@5YEG]IARG4>::`7:2
R5
Z317 w1227160711
Z318 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
Z319 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
L0 27
R11
r1
31
R23
Z320 n@c@g@l@p@p@s@x2
Z321 !s100 m_mKG==7eePR[RHZE:[Y`2
!s85 0
vCGLPPSX4
Z322 IGOb3BZl=;:J5TA2bR>oY`2
Z323 VV`W]OZBh^G1MgRi1DbPWS2
R5
Z324 w1227160713
Z325 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
Z326 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
L0 27
R11
r1
31
R23
Z327 n@c@g@l@p@p@s@x4
Z328 !s100 TTW8a8?QCDHkcA2iocjJh0
!s85 0
vCGLPPSX8
Z329 IF7@Wza8EBUa[C^@>LQLD[1
Z330 VIgAR=nO?;=zon`5>TElG>0
R5
Z331 w1227160750
Z332 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
Z333 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
L0 27
R11
r1
31
R23
Z334 n@c@g@l@p@p@s@x8
Z335 !s100 z0iIij^WMU_Pmzz2CG1_>3
!s85 0
vDEC24X1
Z336 IZe=;82d3gVnio?S[PjJ6J3
Z337 VX:_SmOzL7KPa]<ISAjlJ;1
R5
Z338 w1213164942
Z339 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
Z340 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
L0 27
R11
r1
31
R23
Z341 n@d@e@c24@x1
Z342 !s100 h;?OAK438BgNmFd`ngCFZ0
!s85 0
vDEC24X2
Z343 I350_zeY:fH_8RjkYC>cEd1
Z344 VFWBTz]TMM2oK`ZNLfcP:73
R5
Z345 w1213164943
Z346 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
Z347 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
L0 27
R11
r1
31
R23
Z348 n@d@e@c24@x2
Z349 !s100 4Blm^fTn_840S[f:h`CHX3
!s85 0
vDELLN1X2
Z350 ImHU0>o:BmoQIM<cG=6kCR3
Z351 VhLbhD4dV4jgUSAh?UjUGE0
R5
R345
Z352 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
Z353 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
L0 27
R11
r1
31
R23
Z354 n@d@e@l@l@n1@x2
Z355 !s100 TQn>?mBhi;<<S:Q=M7NEZ1
!s85 0
vDELLN2X2
Z356 I5N@lAn`K>N;e9<;;:J:IW1
Z357 V3]<eO]oZ4njE8IFRX0Z6i1
R5
Z358 w1213164944
Z359 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
Z360 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
L0 27
R11
r1
31
R23
Z361 n@d@e@l@l@n2@x2
Z362 !s100 ;95n3gTacA^9TUP0U2[NY3
!s85 0
vDELLN3X2
Z363 I:<=Pn75SnRUU;m9jWTYH?3
Z364 Vi[?clIF`44QT4Y`<?Jn2>0
R5
Z365 w1213164945
Z366 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
Z367 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
L0 27
R11
r1
31
R23
Z368 n@d@e@l@l@n3@x2
Z369 !s100 GlV89fFOngc7W]PFE:<;T0
!s85 0
vDFFARX1
Z370 IEF`XRLnC?2=lWSJIiRGB]1
Z371 VlQ_;MXd6Zd@oi81n^DKnd2
R5
Z372 w1213164946
Z373 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
Z374 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
L0 27
R11
r1
31
R23
Z375 n@d@f@f@a@r@x1
Z376 !s100 CNnO0`_;ickj4Jjc>h9Uc0
!s85 0
vDFFARX2
Z377 IN;SQM[S<YSO3LQ1]R<K8;1
Z378 V6]PLRZ5EAeT=XPVAiL^am1
R5
R372
Z379 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
Z380 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
L0 27
R11
r1
31
R23
Z381 n@d@f@f@a@r@x2
Z382 !s100 @c9?69VkX36[>3ITL]RFE3
!s85 0
vDFFASRX1
Z383 I3KQ3Kl5^TgiTEbhUGZ5g60
Z384 VzJh:F?7RW0WljQRQBnFe20
R5
Z385 w1213164947
Z386 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
Z387 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
L0 27
R11
r1
31
R23
Z388 n@d@f@f@a@s@r@x1
Z389 !s100 beaoRF6]KoXVk8DPmVcEP0
!s85 0
vDFFASRX2
Z390 IU1I0BK13_@SWTL[g`N2:71
Z391 Vd3aDnUkz1RIc<oQ;WjNP90
R5
Z392 w1213164948
Z393 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
Z394 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
L0 27
R11
r1
31
R23
Z395 n@d@f@f@a@s@r@x2
Z396 !s100 _hamZOE1Q961DID1O]j]z3
!s85 0
vDFFASX1
Z397 I80aP[<lhiBVCc^PBI_<]c0
Z398 VeELnjl1Uajl]^TM:@8nC23
R5
Z399 w1213164949
Z400 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
Z401 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
L0 27
R11
r1
31
R23
Z402 n@d@f@f@a@s@x1
Z403 !s100 V`ODagYRLA4eIzYE34VaF3
!s85 0
vDFFASX2
Z404 I`oHQ>2b]WU1?XKm4?I7Cc1
Z405 V_n4[8=5M:DG[NJ?QPZD_10
R5
Z406 w1213164950
Z407 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
Z408 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
L0 27
R11
r1
31
R23
Z409 n@d@f@f@a@s@x2
Z410 !s100 oTL`5[aLd_m5OK52H?8[c2
!s85 0
vDFFNARX1
Z411 I<g`h_oI?kOb>k4k_^7g^X2
Z412 VfWIR0:S9AnGiK6iQEz[L52
R5
Z413 w1213164951
Z414 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
Z415 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
L0 27
R11
r1
31
R23
Z416 n@d@f@f@n@a@r@x1
Z417 !s100 ARK6;SeP1eTeeF;0BZhEZ3
!s85 0
vDFFNARX2
Z418 IjlXEZTF@C:]>2n?C2oa]Q0
Z419 VHRZU0RdbK2zaYB6:4dk_32
R5
R413
Z420 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
Z421 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
L0 27
R11
r1
31
R23
Z422 n@d@f@f@n@a@r@x2
Z423 !s100 K>okef]3z:RiEY8U;Go]C0
!s85 0
vDFFNASRNX1
Z424 I`[?IHEYG;L6kND4DQOB1G2
Z425 VS@IUj<QQ6]WBYAVTMCnlh2
R5
Z426 w1213164952
Z427 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
Z428 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
L0 27
R11
r1
31
R23
Z429 n@d@f@f@n@a@s@r@n@x1
Z430 !s100 `l7J5GTMUWGdZC?T=4n^Z0
!s85 0
vDFFNASRNX2
Z431 I2VAWjh_eJQ<EMAj^JRfW22
Z432 VAFkVLP70]6aEi99Z8P2AI2
R5
Z433 w1213164953
Z434 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
Z435 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
L0 27
R11
r1
31
R23
Z436 n@d@f@f@n@a@s@r@n@x2
Z437 !s100 O9NPTDRJRgl3dTcB=knM>0
!s85 0
vDFFNASRQX1
Z438 IDn<=EeKH`fQi[bhhB2>Qd3
Z439 V2kPfj=jeJGcklo:CmX3Mi1
R5
R433
Z440 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
Z441 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
L0 27
R11
r1
31
R23
Z442 n@d@f@f@n@a@s@r@q@x1
Z443 !s100 V@n1eS@O=;G4l=DWFD;GO2
!s85 0
vDFFNASRQX2
Z444 IJlGm=mON_G0hfQOCoG]`O3
Z445 Vk7:E]I7AZh5j9E7D0k`I63
R5
Z446 w1213164954
Z447 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
Z448 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
L0 27
R11
r1
31
R23
Z449 n@d@f@f@n@a@s@r@q@x2
Z450 !s100 W@7a[R5iHJ405?7Fh`_N43
!s85 0
vDFFNASRX1
Z451 IQMKNaEL4Jal=aBbem>]Y_0
Z452 V0S023QFaWJ2RgEL=9JkLS1
R5
Z453 w1213164955
Z454 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
Z455 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
L0 27
R11
r1
31
R23
Z456 n@d@f@f@n@a@s@r@x1
Z457 !s100 IXehckG@1T<1Sj3CM:NE51
!s85 0
vDFFNASRX2
Z458 IGeXiPJbH[Y0>Emno<JQ[M0
Z459 VBMGM>g7hkdb`0PBkS5_Oo0
R5
R453
Z460 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
Z461 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
L0 27
R11
r1
31
R23
Z462 n@d@f@f@n@a@s@r@x2
Z463 !s100 Bho0NY<7nI6??;4bbk;?>1
!s85 0
vDFFNASX1
Z464 IzAo0I?8nGeWVQ<8z9Yh;g0
Z465 VLKBY=^9U]fDlVGDFllPM53
R5
Z466 w1213164956
Z467 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
Z468 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
L0 27
R11
r1
31
R23
Z469 n@d@f@f@n@a@s@x1
Z470 !s100 JTTbV5a`iDSPP2NXH[n5A0
!s85 0
vDFFNASX2
Z471 I1YMRz9<1f>PXk2o_dnlBO2
Z472 V]_Flm]z89nX`^8:gd[;HB0
R5
Z473 w1213164957
Z474 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
Z475 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
L0 27
R11
r1
31
R23
Z476 n@d@f@f@n@a@s@x2
Z477 !s100 X[NfT=ARzjng]PW?F:<gH3
!s85 0
vDFFNX1
Z478 IG?z7:[W7X:;?zLWZazTHb1
Z479 V[<c]@:O]dDI_N;jUin3l_0
R5
Z480 w1213164958
Z481 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
Z482 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
L0 27
R11
r1
31
R23
Z483 n@d@f@f@n@x1
Z484 !s100 AY;^f:1d6mY=fHnl2JRmH2
!s85 0
vDFFNX2
Z485 Iah=N6D2m9RW1]XFOTi:OC3
Z486 VYbOI3YFAIFF98SGRe>VAL0
R5
Z487 w1213164959
Z488 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
Z489 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
L0 27
R11
r1
31
R23
Z490 n@d@f@f@n@x2
Z491 !s100 akN3WGHi^e^LM>=__BB=@3
!s85 0
vDFFSSRX1
Z492 IaA3e?QCe>HbLE5I[Tc6oC1
Z493 Vnh`BLmlEAR[=RBV=IT78O0
R5
R487
Z494 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
Z495 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
L0 27
R11
r1
31
R23
Z496 n@d@f@f@s@s@r@x1
Z497 !s100 =l[nTUOL]n1R6O4QM<=Rm1
!s85 0
vDFFSSRX2
Z498 IM7lBg`7A@Ij0]@6CNoiT83
Z499 Vb3EZT?]Ud66bShN[l[Di]1
R5
Z500 w1213164961
Z501 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
Z502 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
L0 27
R11
r1
31
R23
Z503 n@d@f@f@s@s@r@x2
Z504 !s100 UBoYIbK[86T_]?ehQ>z^j3
!s85 0
vDFFX1
Z505 IoWQFGELz8CeDg]XY[Jh_N3
Z506 Vl4Kkk163KjV4[5F<OP]@Q3
R5
R500
Z507 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
Z508 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
L0 27
R11
r1
31
R23
Z509 n@d@f@f@x1
Z510 !s100 6I1NG5]hLEdV;Hcfjh9aI3
!s85 0
vDFFX2
Z511 IS<c?i3mSHQje4IzX?c3dm3
Z512 VmKRY5Si9FC^073@Iad=GX3
R5
Z513 w1213164962
Z514 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
Z515 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
L0 27
R11
r1
31
R23
Z516 n@d@f@f@x2
Z517 !s100 :4HBimCY:E?M@l9WYUb8]3
!s85 0
vFADDX1
Z518 IAgP8F7KkGj@z_f[AzKffF1
Z519 VRQ`fmUcU8MiN2nzi<Y3`n0
R5
Z520 w1213164963
Z521 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
Z522 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
L0 27
R11
r1
31
R23
Z523 n@f@a@d@d@x1
Z524 !s100 <OZn>`a>B6R8nFAm`_<;>0
!s85 0
vFADDX2
Z525 IZ91CDOMQ1:D=cf7z0T=dn0
Z526 VekINZE`eeHQKOeFeISUBm3
R5
Z527 w1213164964
Z528 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
Z529 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
L0 27
R11
r1
31
R23
Z530 n@f@a@d@d@x2
Z531 !s100 ?b2o8UL3GAWJf]g@KI@8n1
!s85 0
vHADDX1
Z532 I2XE`DTNSP4g17;hz5UNi:1
Z533 VmagOZWdT]cDnJB2BQ@F1o1
R5
Z534 w1213164965
Z535 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
Z536 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
L0 27
R11
r1
31
R23
Z537 n@h@a@d@d@x1
Z538 !s100 =4JkckjE1>kX:kAP[B[S33
!s85 0
vHADDX2
Z539 ID]I6O7=oUQz1:76LbQH0;1
Z540 Vn[QR0@Xa4Ud:C7ozQKN_i2
R5
Z541 w1213164966
Z542 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
Z543 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
L0 27
R11
r1
31
R23
Z544 n@h@a@d@d@x2
Z545 !s100 P:S@?4?B17[_e^ib6F88h3
!s85 0
vIBUFFX16
Z546 IKRE4U@QDXzOUHY;g@PcUN2
Z547 Voi@Gm2i^[b^3nIeS6oT_W0
R5
Z548 w1213164967
Z549 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
Z550 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
L0 27
R11
r1
31
R23
Z551 n@i@b@u@f@f@x16
Z552 !s100 Nc;FGmnk@Hk;dooRBoOVg0
!s85 0
vIBUFFX2
Z553 I^W<Tk4_@U0ij0aI=RD>fU1
Z554 VMz<]YJ=KQgO<j6oJOjezG0
R5
Z555 w1213164968
Z556 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
Z557 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
L0 27
R11
r1
31
R23
Z558 n@i@b@u@f@f@x2
Z559 !s100 M=]BFicK2E0KU:OSinAEo3
!s85 0
vIBUFFX32
Z560 IP^hhB[GZJPm3XjRZ@IWa00
Z561 VGI8UgWo3mz_C8?RL2YW<L1
R5
R555
Z562 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
Z563 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
L0 27
R11
r1
31
R23
Z564 n@i@b@u@f@f@x32
Z565 !s100 GX^Yg4FMJnQWf[hBF;gFn2
!s85 0
vIBUFFX4
Z566 IOMSHdIj2QiUX?U]K_doiD0
Z567 VOQM]ni`@n6AUlOXAa?LNA3
R5
Z568 w1213164970
Z569 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
Z570 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
L0 27
R11
r1
31
R23
Z571 n@i@b@u@f@f@x4
Z572 !s100 jA`gFj8=iBh6emXoVnkKL0
!s85 0
vIBUFFX8
Z573 I:c?9eKiZ2K3OegF:;mI<S1
Z574 V5NG3SCQ8[a3^DZi]9@;>h1
R5
Z575 w1213164971
Z576 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
Z577 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
L0 27
R11
r1
31
R23
Z578 n@i@b@u@f@f@x8
Z579 !s100 d_o1?5k33_;bP[a`T_IfS2
!s85 0
vINVX0
Z580 IN=hZD?3P^T7661me;<?2d0
Z581 Vb7kzEdGHnDeBTFKz1W=8b0
R5
Z582 w1213164972
Z583 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
Z584 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
L0 27
R11
r1
31
R23
Z585 n@i@n@v@x0
Z586 !s100 h7NF<HJ:`dB1A:dC?0=IY0
!s85 0
vINVX1
Z587 I[GHg<l;AXj]e<Z[ADomjG0
Z588 V_XbTeb8aijei[YlakF;@Z0
R5
Z589 w1213164974
Z590 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
Z591 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
L0 27
R11
r1
31
R23
Z592 n@i@n@v@x1
Z593 !s100 CnW[3>4feU^UDlb]CPX0Z2
!s85 0
vINVX16
Z594 IZ^H=lELXz7>8GXAoEok0[3
Z595 VYG[cSRI40`>oO[E5gNU180
R5
Z596 w1213164973
Z597 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
Z598 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
L0 27
R11
r1
31
R23
Z599 n@i@n@v@x16
Z600 !s100 ZCX]_IZI50jgLGoTd8F8>2
!s85 0
vINVX2
Z601 I6ICVj<8>]F=[mk6B`ZDb72
Z602 V:?[A5IM>5d3kJ84dh8XTX0
R5
Z603 w1213164975
Z604 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
Z605 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
L0 27
R11
r1
31
R23
Z606 n@i@n@v@x2
Z607 !s100 I]AX6^Al1c`lF>d==A9jF1
!s85 0
vINVX32
Z608 IoHKYk70LMl^zQS??Af<4E3
Z609 VI8LMLXaGJ509YiY_moiCZ3
R5
Z610 w1213164976
Z611 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
Z612 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
L0 27
R11
r1
31
R23
Z613 n@i@n@v@x32
Z614 !s100 4[zj><W>kElRVS8QZR1mG3
!s85 0
vINVX4
Z615 IQi=2idd7l2Tz7>l`dPPH@0
Z616 VnL504BRbQ5mdgjLOc4GBm0
R5
Z617 w1213164977
Z618 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
Z619 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
L0 27
R11
r1
31
R23
Z620 n@i@n@v@x4
Z621 !s100 zAlI9CoA>fKgWP0zK`;R80
!s85 0
vINVX8
Z622 I440^WH1SI;M11NfWk?;m83
Z623 VhOGLLIP52]4Z1S>ooQBbm3
R5
Z624 w1213164978
Z625 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
Z626 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
L0 27
R11
r1
31
R23
Z627 n@i@n@v@x8
Z628 !s100 j^=D?=H`93CQLBPXDJdd^1
!s85 0
vISOLANDX1
Z629 IU5CU4Ak[bfW_L;7z8c;n_0
Z630 Vb[aa>UV2A9Te:Hg=0oOJ22
R5
Z631 w1213164979
Z632 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
Z633 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
L0 27
R11
r1
31
R23
Z634 n@i@s@o@l@a@n@d@x1
Z635 !s100 iXJ5:]9Si@=^YNij[l8OE1
!s85 0
vISOLANDX2
Z636 Iz0ce:n;48zTKKUd>bEiQh3
Z637 VEDU:jdP^[BXQYf5VM4jm>2
R5
R631
Z638 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
Z639 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
L0 27
R11
r1
31
R23
Z640 n@i@s@o@l@a@n@d@x2
Z641 !s100 f[NIejQR1a;hc6N7bPO>92
!s85 0
vISOLANDX4
Z642 IlmP;ojoiK1AQ6d]>FCW683
Z643 V0icD@LYR7HN2j;=nTY:8`0
R5
Z644 w1213164980
Z645 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
Z646 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
L0 27
R11
r1
31
R23
Z647 n@i@s@o@l@a@n@d@x4
Z648 !s100 @ROn?02gA_mi2i_Ma;HYm3
!s85 0
vISOLANDX8
Z649 I4fgFTYnYNzNak_SYMJMbM3
Z650 VFT`CK60IHg61_DhKamhd<1
R5
Z651 w1213164981
Z652 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
Z653 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
L0 27
R11
r1
31
R23
Z654 n@i@s@o@l@a@n@d@x8
Z655 !s100 6S@TL<[;VdVjm`Z_J`k@j1
!s85 0
vISOLORX1
Z656 If?SO:DNTc?oU?HN>_ONQY1
Z657 Vg2nhPFFYM`jZ87MURWi[D0
R5
Z658 w1213164982
Z659 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
Z660 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
L0 27
R11
r1
31
R23
Z661 n@i@s@o@l@o@r@x1
Z662 !s100 Z0N8>1IjnXfYf36Aodcon1
!s85 0
vISOLORX2
Z663 I7e?NcMGI6dFKNB5h9m7RH2
Z664 V_Pl`^ASTEIRjKV;lTUhY`3
R5
Z665 w1213164983
Z666 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
Z667 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
L0 27
R11
r1
31
R23
Z668 n@i@s@o@l@o@r@x2
Z669 !s100 obM];43hF2:Ckb5N5HEoI2
!s85 0
vISOLORX4
Z670 IFHozanhjVP<6Y<WATj5jc1
Z671 VX3Kn13kI>TGNO<=LdiMYj3
R5
Z672 w1213164984
Z673 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
Z674 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
L0 27
R11
r1
31
R23
Z675 n@i@s@o@l@o@r@x4
Z676 !s100 b?`O[7kO[5XA:@UPN>e=_3
!s85 0
vISOLORX8
Z677 I1Ye0I=U^dEYRmELRFSF@h3
Z678 VN[gXAQBCC<LX`z9`GiFMB1
R5
Z679 w1213164985
Z680 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
Z681 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
L0 27
R11
r1
31
R23
Z682 n@i@s@o@l@o@r@x8
Z683 !s100 5mXK8l>cRkB8S>EIZJKSR1
!s85 0
vLARX1
Z684 IlcFa8KVhM2n[<K>hQXdjN0
Z685 Vh3baI<G3h:ZUk^3Mfi2[O1
R5
R679
Z686 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
Z687 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
L0 27
R11
r1
31
R23
Z688 n@l@a@r@x1
Z689 !s100 6[aKkF^WK>jaIc0]0flM83
!s85 0
vLARX2
Z690 IMzkgi>TVm2]`QBW?ogPA70
Z691 VmR?k]^lAW;O;:CFKXa^YD0
R5
Z692 w1213164986
Z693 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
Z694 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
L0 27
R11
r1
31
R23
Z695 n@l@a@r@x2
Z696 !s100 6B58jm?gFNl1k@g^n4O[K0
!s85 0
vLASRNX1
Z697 I8gNYBmWhdiPaDnT<a3de^0
Z698 VCVj7IP31BAbjHSF8^i_1?0
R5
Z699 w1213164987
Z700 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
Z701 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
L0 27
R11
r1
31
R23
Z702 n@l@a@s@r@n@x1
Z703 !s100 H?Gb=Wb17aj5R]F=dh:142
!s85 0
vLASRNX2
Z704 IScia]2g0c<ViZo31:2OF`3
Z705 VR]n_?F>IUZlV7Jh2JoeP^1
R5
Z706 w1213164988
Z707 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
Z708 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
L0 27
R11
r1
31
R23
Z709 n@l@a@s@r@n@x2
Z710 !s100 `dd<0DT7D_4FA8>oSQLNn3
!s85 0
vLASRQX1
Z711 IlR0cl`CRXj68R]Cn720a33
Z712 V67oNR>AgAV_M<WRzN_IdL2
R5
Z713 w1213164989
Z714 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
Z715 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
L0 27
R11
r1
31
R23
Z716 n@l@a@s@r@q@x1
Z717 !s100 QcTB3ai8OG8RaP[GlLaOh1
!s85 0
vLASRQX2
Z718 I3ZQSR@4J<U[ej4:iM5cWc3
Z719 Vh7<gYO3FPb1a[ma`kBBfD1
R5
Z720 w1213164990
Z721 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
Z722 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
L0 27
R11
r1
31
R23
Z723 n@l@a@s@r@q@x2
Z724 !s100 :Z]:Mkd;=@51HPE;Flo6O3
!s85 0
vLASRX1
Z725 IUKIQcSTUB@E1zz`4>R4LN0
Z726 VkOEB57HMzDX0=G_J4S8:<3
R5
Z727 w1213164991
Z728 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
Z729 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
L0 27
R11
r1
31
R23
Z730 n@l@a@s@r@x1
Z731 !s100 LM7<TRC==oOFIWkUk6S:D0
!s85 0
vLASRX2
Z732 IE5Hf8;YS?<:n6Ao[PB6QS3
Z733 VML0VJe4@i2ih]5=A2d^B>2
R5
Z734 w1213164992
Z735 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
Z736 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
L0 27
R11
r1
31
R23
Z737 n@l@a@s@r@x2
Z738 !s100 Rn:8S1;?@Yee8C212kZMS0
!s85 0
vLASX1
Z739 I2<CBIb8HIS[J7aY]`T2:;2
Z740 VS=j@>U[h=z10XJI=I2Cg>2
R5
Z741 w1213164994
Z742 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
Z743 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
L0 27
R11
r1
31
R23
Z744 n@l@a@s@x1
Z745 !s100 1fg4M=;LHWC;TKJEZN32P3
!s85 0
vLASX2
Z746 I:9cEdbPQR]=;dgVG5@LDn3
Z747 Vf5S3^B7TOFW2j7>;Y:T5_2
R5
Z748 w1213164996
Z749 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
Z750 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
L0 27
R11
r1
31
R23
Z751 n@l@a@s@x2
Z752 !s100 3z:GhcKH57SemecWoCC5e0
!s85 0
vLATCHX1
Z753 IzSb4SGT`1=>CQk[fNUYIz2
Z754 VDMVDXfRP21YAD_JaQihRk3
R5
Z755 w1213164998
Z756 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
Z757 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
L0 27
R11
r1
31
R23
Z758 n@l@a@t@c@h@x1
Z759 !s100 n41[mHzG_Y:Ea?>Q3CK7e1
!s85 0
vLATCHX2
Z760 ITmDkL>f:=V1WoMYlH47Tc0
Z761 VoA;^Ua?GLP]YTEV?AGZB=2
R5
Z762 w1213165001
Z763 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
Z764 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
L0 27
R11
r1
31
R23
Z765 n@l@a@t@c@h@x2
Z766 !s100 ]Xk@X8:dA8XS8Le?3RjXZ1
!s85 0
vLNANDX1
Z767 I8l@zl491;amGPRD=h9@e63
Z768 Vha_?a^>^8?JNiW>AIP9o31
R5
Z769 w1213165003
Z770 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
Z771 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
L0 27
R11
r1
31
R23
Z772 n@l@n@a@n@d@x1
Z773 !s100 G6LlY`b?[XZ7<0iFA0_`H2
!s85 0
vLNANDX2
Z774 IR]dOUe0OVC9YI7fUWjQ9E2
Z775 Vb:A^ko5hEzSemCzL@Fm4[3
R5
Z776 w1213165005
Z777 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
Z778 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
L0 27
R11
r1
31
R23
Z779 n@l@n@a@n@d@x2
Z780 !s100 9E5Fe@nC52S?@Bf@LT=NJ3
!s85 0
vLSDNENX1
Z781 I:i4^544?eUGJ]QAO5485X1
Z782 Vkb4Bj:zE66bi@=IjY1=h]1
R5
Z783 w1229010451
Z784 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
Z785 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
L0 27
R11
r1
31
R23
Z786 n@l@s@d@n@e@n@x1
Z787 !s100 PN1853_9hd68`?m0<PGO10
!s85 0
vLSDNENX2
Z788 IKH@LWH0U<WL]IIl]0Qn`:1
Z789 VW>cl5P4joRe:^9hZ:;iVS0
R5
Z790 w1229010454
Z791 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
Z792 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
L0 27
R11
r1
31
R23
Z793 n@l@s@d@n@e@n@x2
Z794 !s100 >FS5<f[oAUBbaDB=YlbLF0
!s85 0
vLSDNENX4
Z795 I;^F?;WRgk6]C]6O9F`Vf81
Z796 VEi`O?D4UOO3c2ncVYaCV11
R5
Z797 w1229010456
Z798 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
Z799 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
L0 27
R11
r1
31
R23
Z800 n@l@s@d@n@e@n@x4
Z801 !s100 YGmWG`Mg`Jd0^VM@aZ8NL0
!s85 0
vLSDNENX8
Z802 IliQg9Plc2hB8L6]N[W1DH0
Z803 VM4:3R]:[o272PQA>9ZUGI0
R5
Z804 w1229010459
Z805 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
Z806 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
L0 27
R11
r1
31
R23
Z807 n@l@s@d@n@e@n@x8
Z808 !s100 Y`_LO]fBEz8mn_1d6f<=X0
!s85 0
vLSDNX1
Z809 I_Nm;MbY935U0l:m[=0T1d3
Z810 V5?c9AnL>zcgbTSX[L7mki0
R5
Z811 w1213165008
Z812 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
Z813 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
L0 27
R11
r1
31
R23
Z814 n@l@s@d@n@x1
Z815 !s100 =_Jlb_oUJLcjTTIC`;X9^3
!s85 0
vLSDNX2
Z816 IRM4JcekGBTb:Qg`3g67T70
Z817 Vc6[7cI>Zj5FGaC?JF33nN2
R5
Z818 w1213165010
Z819 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
Z820 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
L0 27
R11
r1
31
R23
Z821 n@l@s@d@n@x2
Z822 !s100 X>Y3XX?7>mh:J?=?DT1NS3
!s85 0
vLSDNX4
Z823 IMNB6AYz_8=:<HBE9`0k_O3
Z824 V5UCZWa6mgJBGSI1NFGS6[2
R5
Z825 w1213165013
Z826 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
Z827 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
L0 27
R11
r1
31
R23
Z828 n@l@s@d@n@x4
Z829 !s100 =d91Zoe896F_RB0ze1>2<2
!s85 0
vLSDNX8
Z830 IQWFW2MDe]W;c6_5ddOjJb2
Z831 Vk01b3gbKZcEi4EAJgjaTY2
R5
Z832 w1213165015
Z833 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
Z834 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
L0 27
R11
r1
31
R23
Z835 n@l@s@d@n@x8
Z836 !s100 AghW=IjJ<cb7C>3BK351k0
!s85 0
vLSUPENX1
Z837 I<9z=G92>KRmZdLg?9[eV`0
Z838 Vlj4dngEX2]0YWl:aZA2F63
R5
Z839 w1229010462
Z840 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
Z841 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
L0 27
R11
r1
31
R23
Z842 n@l@s@u@p@e@n@x1
Z843 !s100 031XBnak]Ae0mdiTK^2Ia2
!s85 0
vLSUPENX2
Z844 IiH;B0=kjI16eI7BKj^?ln2
Z845 V;Og5mM>39F[=hYdFiD[2O1
R5
Z846 w1229010466
Z847 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
Z848 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
L0 27
R11
r1
31
R23
Z849 n@l@s@u@p@e@n@x2
Z850 !s100 znWEJb`C5;3BMC<z]CIS40
!s85 0
vLSUPENX4
Z851 I?d4_OADP[^`b6ILjQ]8`Q0
Z852 VZCibnmW]kcoJEN?7E=B7^3
R5
Z853 w1229010469
Z854 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
Z855 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
L0 27
R11
r1
31
R23
Z856 n@l@s@u@p@e@n@x4
Z857 !s100 27XknANbbD200DUWX=?Pz0
!s85 0
vLSUPENX8
Z858 IQXQiESm;FKSFCEGV4<Mk>2
Z859 VQZVSbQ=PQCJYQj=@WPSzf1
R5
Z860 w1229010472
Z861 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
Z862 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
L0 27
R11
r1
31
R23
Z863 n@l@s@u@p@e@n@x8
Z864 !s100 5L[IlS6UC18Bmi0kF<WjS1
!s85 0
vLSUPX1
Z865 I`0WRPe5aC4OcJE34GjWdb2
Z866 V5^1UnYUi1FYCG90BhB@422
R5
Z867 w1213165017
Z868 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
Z869 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
L0 27
R11
r1
31
R23
Z870 n@l@s@u@p@x1
Z871 !s100 :FVe3UXoLRRzNBk6h6oj<2
!s85 0
vLSUPX2
Z872 ITS;7>4D2ZY;R;cA3[@>6H2
Z873 V1b[85LNFlm2ON:C=IQ8QO1
R5
Z874 w1213165018
Z875 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
Z876 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
L0 27
R11
r1
31
R23
Z877 n@l@s@u@p@x2
Z878 !s100 MXCmi]N8VzgnjSl[6ci0j3
!s85 0
vLSUPX4
Z879 IFMg]=0bl63Jg6][3KIl3G0
Z880 VM[]MJXZgME9FPQm]?OFcW0
R5
Z881 w1213165020
Z882 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
Z883 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
L0 27
R11
r1
31
R23
Z884 n@l@s@u@p@x4
Z885 !s100 n1Ana09b5T[aeB5_NVIHI0
!s85 0
vLSUPX8
Z886 I]=ZV9FJ?H1]ea`Lk`W_jO0
Z887 Vhd@IY2E=W^`[A?TBdB_M^2
R5
Z888 w1213165022
Z889 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
Z890 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
L0 27
R11
r1
31
R23
Z891 n@l@s@u@p@x8
Z892 !s100 `NU00@QBRlm`hP3e<_G8V0
!s85 0
vMUX21X1
Z893 Ij0iY165;eVS_9SIffa98P0
Z894 VccBYl;Nj7^AVI8^ob4@io2
R5
Z895 w1213165023
Z896 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
Z897 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
L0 27
R11
r1
31
R23
Z898 n@m@u@x21@x1
Z899 !s100 gQfRP_ENSC;?In=nD2:_c3
!s85 0
vMUX21X2
Z900 I5L8a3DeMl`_`GLER?=4XC0
Z901 VZ_D7L:i`1dXoP0_0`Bl[C0
R5
Z902 w1213165025
Z903 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
Z904 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
L0 27
R11
r1
31
R23
Z905 n@m@u@x21@x2
Z906 !s100 ofe2[VmKG=_R_<PNO]@C^3
!s85 0
vMUX41X1
Z907 IQAPHnGL<CSSEhFhkG2U`H3
Z908 Vcb:M`j3mKAPj<liM;W7Tk2
R5
Z909 w1213165028
Z910 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
Z911 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
L0 27
R11
r1
31
R23
Z912 n@m@u@x41@x1
Z913 !s100 >1RP_i2GW;_W=Ik_`cVki1
!s85 0
vMUX41X2
Z914 Ih;SNbHK0ndSHWHZ=cF?461
Z915 Vb12Gl_b3BPMoied`0lz[K1
R5
Z916 w1213165030
Z917 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
Z918 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
L0 27
R11
r1
31
R23
Z919 n@m@u@x41@x2
Z920 !s100 TQe0f=MzYQ86o^^ZGYS]_1
!s85 0
vNAND2X0
Z921 IBA1L1WVVofSG<mB1S_2E41
Z922 VFl:3CL=TRbi?1<2mNWj502
R5
Z923 w1213165031
Z924 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
Z925 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
L0 27
R11
r1
31
R23
Z926 n@n@a@n@d2@x0
Z927 !s100 jPK`T_48c_>_Hii8k2eLm2
!s85 0
vNAND2X1
Z928 IVg6cMACUE:zUTbYWOc`_Q0
Z929 V0Mk4^@I_:<>lo74SD6Pm02
R5
Z930 w1213165032
Z931 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
Z932 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
L0 27
R11
r1
31
R23
Z933 n@n@a@n@d2@x1
Z934 !s100 _WYV@UbPbzfOi]X4kFH7T1
!s85 0
vNAND2X2
Z935 IPUM4FY4R_96:>:hCG;W7V1
Z936 V>:f5AjMLYRaTLI=5imnN92
R5
Z937 w1213165035
Z938 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
Z939 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
L0 27
R11
r1
31
R23
Z940 n@n@a@n@d2@x2
Z941 !s100 c376U43LZ]cWKkUOb0hO02
!s85 0
vNAND2X4
Z942 IUzN5c@P<oj7X9m9H7bU9n3
Z943 VTKEF6oY?IbT43a`CD?Yd?1
R5
Z944 w1213165037
Z945 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
Z946 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
L0 27
R11
r1
31
R23
Z947 n@n@a@n@d2@x4
Z948 !s100 aQ2N5T7DnQ5T>K`KBUjP?3
!s85 0
vNAND3X0
Z949 IfE1^5=]AOVaY1]4_]:mbG2
Z950 V@JF0YlT;OBzj2CS;n^VkB0
R5
Z951 w1213165040
Z952 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
Z953 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
L0 27
R11
r1
31
R23
Z954 n@n@a@n@d3@x0
Z955 !s100 >Y02J6JkSQZB1HY:lZXOG1
!s85 0
vNAND3X1
Z956 I[9QWTi`Og4CDUKA?`?:_z1
Z957 V7052`baoaGQUN<m6d`i9M0
R5
Z958 w1213165042
Z959 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
Z960 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
L0 27
R11
r1
31
R23
Z961 n@n@a@n@d3@x1
Z962 !s100 XLPAe00zKVH4k^3a1G7j72
!s85 0
vNAND3X2
Z963 IRZ^z7I^g[CbDLb3Hm<beV0
Z964 V:PdTL6DejzoYC>dmj?j1e3
R5
Z965 w1213165044
Z966 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
Z967 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
L0 27
R11
r1
31
R23
Z968 n@n@a@n@d3@x2
Z969 !s100 PzzScK0NZN<m@KHI3_Cm=0
!s85 0
vNAND3X4
Z970 I=K67mYL]fL=C3LKWR?N=M1
Z971 V`7LFGHaVR^NU9KdK8_f_M3
R5
Z972 w1213165046
Z973 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
Z974 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
L0 27
R11
r1
31
R23
Z975 n@n@a@n@d3@x4
Z976 !s100 0_JMFG5o?0[Xg0[h5icEY2
!s85 0
vNAND4X0
Z977 Id=]7m84R9Y3QX;bjaY[QJ1
Z978 Vc@J4b[?7Wl:cf3`c4iIea0
R5
Z979 w1213165049
Z980 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
Z981 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
L0 27
R11
r1
31
R23
Z982 n@n@a@n@d4@x0
Z983 !s100 A`z3JBhQ4HbCM9b5Wo:1M0
!s85 0
vNAND4X1
Z984 I;fKd^gnoQY]5I==13n<N=2
Z985 VkcPMf>>CIKlhN`LhZ9cna2
R5
Z986 w1213165051
Z987 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
Z988 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
L0 27
R11
r1
31
R23
Z989 n@n@a@n@d4@x1
Z990 !s100 70TWg50BESQ9UoOoIY<1c0
!s85 0
vNBUFFX16
Z991 IO;^6OP252PQ9Wm0n]7k^Y2
Z992 VTAaNX[=ZX2UTONhEDZCQ`1
R5
Z993 w1213165053
Z994 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
Z995 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
L0 27
R11
r1
31
R23
Z996 n@n@b@u@f@f@x16
Z997 !s100 aYnH85Tde0mDYLJCj=1ol0
!s85 0
vNBUFFX2
Z998 IL@nBRoT[]0YhRKbonKcZ]1
Z999 V7O;c?BD8D@W5CI>Mi4diY0
R5
Z1000 w1213165054
Z1001 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
Z1002 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
L0 27
R11
r1
31
R23
Z1003 n@n@b@u@f@f@x2
Z1004 !s100 hE]9LzZI>M4>i19=Bh^mO3
!s85 0
vNBUFFX32
Z1005 IUcg8<T?3HJ?`MinFjjFnV2
Z1006 VUh79m[oZP[e`C`X3@zDgK2
R5
Z1007 w1213165055
Z1008 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
Z1009 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
L0 27
R11
r1
31
R23
Z1010 n@n@b@u@f@f@x32
Z1011 !s100 Gl2ah72TM8eGJ<[ZFh5^O2
!s85 0
vNBUFFX4
Z1012 I6UPEeVmYKT?4R3MLW4^d:1
Z1013 VSVoP0i[_`_R2hRh3fRCfS0
R5
Z1014 w1213165056
Z1015 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
Z1016 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
L0 27
R11
r1
31
R23
Z1017 n@n@b@u@f@f@x4
Z1018 !s100 ROgS?BZJWd6M:CFA7N?kz1
!s85 0
vNBUFFX8
Z1019 I2ZF^b1IWLc;RzIY:on`681
Z1020 Voo;CJa^IiW>@QSeFchO031
R5
Z1021 w1213165057
Z1022 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
Z1023 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
L0 27
R11
r1
31
R23
Z1024 n@n@b@u@f@f@x8
Z1025 !s100 lRKdRFBG6hR8ObSkLz<[j1
!s85 0
vNOR2X0
Z1026 IC>8I7nbNK:M`YbYc^[_j_1
Z1027 VDGPnlS_@CQ7^fWiI6Fc<c0
R5
Z1028 w1213165059
Z1029 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
Z1030 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
L0 27
R11
r1
31
R23
Z1031 n@n@o@r2@x0
Z1032 !s100 Y;FQ;zZPk8m:HBOJm7c0c3
!s85 0
vNOR2X1
Z1033 Ie7_A@l_FkKFj>;`DHQ18m2
Z1034 VkJ96AC]3MB;C3I:`zVec;2
R5
Z1035 w1213165060
Z1036 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
Z1037 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
L0 27
R11
r1
31
R23
Z1038 n@n@o@r2@x1
Z1039 !s100 BHO8HU4iEXbWm>V]z^]J01
!s85 0
vNOR2X2
Z1040 I_1NJjE9YO6PGWV0oQWkK70
Z1041 V]BfI_l302@U[XoA@RWUSa3
R5
Z1042 w1213165062
Z1043 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
Z1044 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
L0 27
R11
r1
31
R23
Z1045 n@n@o@r2@x2
Z1046 !s100 `E>zQidjSmGU;?RFHz3a02
!s85 0
vNOR2X4
Z1047 Iihf3]FllRJFFdcUPE2hRM2
Z1048 V0[NLZ_laXWT2R4;MNaNnS2
R5
Z1049 w1213165063
Z1050 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
Z1051 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
L0 27
R11
r1
31
R23
Z1052 n@n@o@r2@x4
Z1053 !s100 LFm1OO;RGI4aCJjb]YVVN0
!s85 0
vNOR3X0
Z1054 I<Nhiz99S6<L:ah?=BU4C_2
Z1055 V3Adahgm>L1dSC8ZlK;mYL2
R5
Z1056 w1213165064
Z1057 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
Z1058 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
L0 27
R11
r1
31
R23
Z1059 n@n@o@r3@x0
Z1060 !s100 dk^66NZH_NWleUOlP5^Eh1
!s85 0
vNOR3X1
Z1061 I^a]5QWEEb_ON3N32<VG[;1
Z1062 VBJP>ai6@Q:zVB8X:eE_m;0
R5
Z1063 w1213165066
Z1064 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
Z1065 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
L0 27
R11
r1
31
R23
Z1066 n@n@o@r3@x1
Z1067 !s100 ;1UJLUA_TlbhRO4MOZA_73
!s85 0
vNOR3X2
Z1068 I9AJLJBj?>N;;W3Dm==Mng2
Z1069 VB:YIEo9LL6hfBXEaKXlZ53
R5
Z1070 w1213165067
Z1071 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
Z1072 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
L0 27
R11
r1
31
R23
Z1073 n@n@o@r3@x2
Z1074 !s100 ?]Il0SPOkY;^g^A:[EF?O3
!s85 0
vNOR3X4
Z1075 IGfL8fFWFzm]ZKo7L<3_SW3
Z1076 VEAQk83n2d`>^MEdV4<?L[2
R5
Z1077 w1213165068
Z1078 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
Z1079 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
L0 27
R11
r1
31
R23
Z1080 n@n@o@r3@x4
Z1081 !s100 LF2UUd65D_f4@d^Zh3_5c1
!s85 0
vNOR4X0
Z1082 IhXjPM@PkXhH1SM0DfFbBN2
Z1083 VG?hhN3_iRT4m46iYgBHhZ0
R5
Z1084 w1213165070
Z1085 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
Z1086 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
L0 27
R11
r1
31
R23
Z1087 n@n@o@r4@x0
Z1088 !s100 2^LNcc3C20aGWJh?0Pfhn0
!s85 0
vNOR4X1
Z1089 IT>7L]WWA;7LFcE8ifdg803
Z1090 VjL:Hmm_MJ=L^HkE7<co3f2
R5
Z1091 w1213165071
Z1092 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
Z1093 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
L0 27
R11
r1
31
R23
Z1094 n@n@o@r4@x1
Z1095 !s100 f;e?n>8bfkSDCABGC`k[j1
!s85 0
vOA21X1
Z1096 Ie15E6bG@l_JOhYXMO:B[z3
Z1097 VU4aiHm<9IB9[NE^:<ES5b2
R5
R1091
Z1098 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
Z1099 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
L0 27
R11
r1
31
R23
Z1100 n@o@a21@x1
Z1101 !s100 M<EjW<NilRjg:MaRi@jz20
!s85 0
vOA21X2
Z1102 I^J;DoF]kkl[eCHNL^@hC>3
Z1103 V30VKIL?Tio9czzi^GaSM[0
R5
Z1104 w1213165072
Z1105 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
Z1106 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
L0 27
R11
r1
31
R23
Z1107 n@o@a21@x2
Z1108 !s100 7f>o8BJg]JDOO5mZGabBi0
!s85 0
vOA221X1
Z1109 IDLhTZTX?ASaU_<h=j51Y<3
Z1110 Vo<`E6eB];XV;VdD=6?UQ?3
R5
Z1111 w1213165073
Z1112 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
Z1113 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
L0 27
R11
r1
31
R23
Z1114 n@o@a221@x1
Z1115 !s100 FeBJGKJLD@J<d]VAz_^lb3
!s85 0
vOA221X2
Z1116 I2ARO>0HUOidE[_k@<WVVz0
Z1117 V6Y9z>U5@Y_XmimXAL>eEI3
R5
Z1118 w1213165074
Z1119 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
Z1120 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
L0 27
R11
r1
31
R23
Z1121 n@o@a221@x2
Z1122 !s100 Rn7I0Unz4gN5BI[3NWQQb0
!s85 0
vOA222X1
Z1123 IQH^zY@Td_KZU8mC1LGk3i1
Z1124 ValC>aGiPR5?7OR@9<8Lc>2
R5
R1118
Z1125 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
Z1126 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
L0 27
R11
r1
31
R23
Z1127 n@o@a222@x1
Z1128 !s100 ]Mc:UF3E_3Q[b_4]^hkVk3
!s85 0
vOA222X2
Z1129 I_X2ji8c:K?A5@V4=kU^Ol0
Z1130 V<hE^Q>XEKEMIl?^>Pc3We0
R5
Z1131 w1213165076
Z1132 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
Z1133 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
L0 27
R11
r1
31
R23
Z1134 n@o@a222@x2
Z1135 !s100 QVRP>O33J_T_<O@f;29450
!s85 0
vOA22X1
Z1136 Iz<?iFR=R6U?ci4EBUSW6U3
Z1137 V[Km]mHYkE9HWiIiHLnaY:2
R5
Z1138 w1213165077
Z1139 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
Z1140 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
L0 27
R11
r1
31
R23
Z1141 n@o@a22@x1
Z1142 !s100 GYMFgnJdVEf55[C`U[NoQ1
!s85 0
vOA22X2
Z1143 I<AkBOm=P`I7c1WOAl;OcS0
Z1144 V=m3Ii;6bPa=87CCEFF3RI3
R5
R1138
Z1145 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
Z1146 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
L0 27
R11
r1
31
R23
Z1147 n@o@a22@x2
Z1148 !s100 hONaR[44f^=`dFV:f23^^1
!s85 0
vOAI21X1
Z1149 I;fQ18Uj>GBD`K9Yh9zDOf3
Z1150 V16PDgFUj57KYG`iL3Pn5k3
R5
Z1151 w1213165078
Z1152 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
Z1153 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
L0 27
R11
r1
31
R23
Z1154 n@o@a@i21@x1
Z1155 !s100 ?d5aOfYB66V778ULakIM:1
!s85 0
vOAI21X2
Z1156 IWD0ShOB>@Ljb8VkQhY=RS2
Z1157 VgGd5?DWj@Ko1aR3[Bifle1
R5
Z1158 w1213165079
Z1159 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
Z1160 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
L0 27
R11
r1
31
R23
Z1161 n@o@a@i21@x2
Z1162 !s100 mT`Kh=K35JJ_>=ZbABz>=1
!s85 0
vOAI221X1
Z1163 IGSSA;FS8=[bUMh8UJVb0K0
Z1164 V2>I2Q?:9=3[omfM^EMBFl1
R5
Z1165 w1213165080
Z1166 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
Z1167 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
L0 27
R11
r1
31
R23
Z1168 n@o@a@i221@x1
Z1169 !s100 IVCX`NzX?hWLnUe1mfY9O0
!s85 0
vOAI221X2
Z1170 IfFj83GdllTgX5lj8P2TUe2
Z1171 VSdeEBNIR6S?HjYL6CkAf]3
R5
R1165
Z1172 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
Z1173 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
L0 27
R11
r1
31
R23
Z1174 n@o@a@i221@x2
Z1175 !s100 ?PX78z:cj3:d9V:D8oCE90
!s85 0
vOAI222X1
Z1176 Ij0JlXhni82F23bVP^13ah3
Z1177 V3PJe_Gi^`m^4f?jkN9ha60
R5
Z1178 w1213165081
Z1179 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
Z1180 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
L0 27
R11
r1
31
R23
Z1181 n@o@a@i222@x1
Z1182 !s100 nORlEiEcgYLT]zk3JYE3E2
!s85 0
vOAI222X2
Z1183 I4nB:dH>j`TZ3<?^1kzlaD3
Z1184 V[X[53U0SeMQXg0IVmc>:92
R5
Z1185 w1213165082
Z1186 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
Z1187 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
L0 27
R11
r1
31
R23
Z1188 n@o@a@i222@x2
Z1189 !s100 :8i=27>E]>MDl<hbA`<hL2
!s85 0
vOAI22X1
Z1190 Iz4R<2bRnoBPmK<7MlO@U;0
Z1191 VSogWbzgK12]JmzSSlb_nS1
R5
Z1192 w1213165083
Z1193 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
Z1194 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
L0 27
R11
r1
31
R23
Z1195 n@o@a@i22@x1
Z1196 !s100 BO`iJ26C[LCGHfdR]8J;G1
!s85 0
vOAI22X2
Z1197 IN;7jC0ncd?Sa>ddlORkd03
Z1198 VmGk?0DA0mfam7ZLC:OZ]03
R5
Z1199 w1213165084
Z1200 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
Z1201 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
L0 27
R11
r1
31
R23
Z1202 n@o@a@i22@x2
Z1203 !s100 `z9fJXPSLl:Fd[e___Q683
!s85 0
vOR2X1
Z1204 IYBm;3a[hh:U3So;CMYkKj1
Z1205 VR:G2:V6T7oYlPBlMBb^lF1
R5
Z1206 w1213165085
Z1207 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
Z1208 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
L0 27
R11
r1
31
R23
Z1209 n@o@r2@x1
Z1210 !s100 Wf4mV=>gGNGRTkO4VhJc21
!s85 0
vOR2X2
Z1211 IQ=5B98D`hzzd?X?eDI2el2
Z1212 Vf0G;Nd9kk>ODmNHeAQg4?3
R5
R1206
Z1213 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
Z1214 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
L0 27
R11
r1
31
R23
Z1215 n@o@r2@x2
Z1216 !s100 ?mJogj^Ci6XNd<hhW=ajL0
!s85 0
vOR2X4
Z1217 IIJD6kRBDkNb_oDLE7T`=]1
Z1218 Vd[TQDTKG77@Vgbh1[BA4@1
R5
Z1219 w1213165086
Z1220 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
Z1221 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
L0 27
R11
r1
31
R23
Z1222 n@o@r2@x4
Z1223 !s100 36P:8@g]z;fcfjK[z7S9c2
!s85 0
vOR3X1
Z1224 I?_0:F0Nocne8mie42V66C1
Z1225 VR`?miBm=W3A7f3C2GM>ZT0
R5
Z1226 w1213165087
Z1227 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
Z1228 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
L0 27
R11
r1
31
R23
Z1229 n@o@r3@x1
Z1230 !s100 Kbcbj^zlJkR0jG>FY5>oc3
!s85 0
vOR3X2
Z1231 Ige41MH45J?@1mV^YH2j073
Z1232 Vd2H39Xam`RBF1dmPCKaUh0
R5
R1226
Z1233 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
Z1234 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
L0 27
R11
r1
31
R23
Z1235 n@o@r3@x2
Z1236 !s100 M8?biDHzj3MmiXc66`V7Z0
!s85 0
vOR3X4
Z1237 Io2c5[3ZI2FFVKT8ZSb52M1
Z1238 VK`1jGcA?CnhNlWSOR^Dma1
R5
Z1239 w1213165088
Z1240 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
Z1241 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
L0 27
R11
r1
31
R23
Z1242 n@o@r3@x4
Z1243 !s100 ;Rk<27kXRN4S?`ZY1FQ_e3
!s85 0
vOR4X1
Z1244 IT?EVJDh2>0>og:C7T@DUh3
Z1245 VJ_Ok4@dV115GL=6GI7;1R0
R5
R1239
Z1246 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
Z1247 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
L0 27
R11
r1
31
R23
Z1248 n@o@r4@x1
Z1249 !s100 M74j0Gz3i5GEQK6TDl9L21
!s85 0
vOR4X2
Z1250 I_azlV3Bk@@hYTV^X^N0?K1
Z1251 VZCTlH[^l7dgQ2n8f_Vo;_0
R5
Z1252 w1213165089
Z1253 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
Z1254 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
L0 27
R11
r1
31
R23
Z1255 n@o@r4@x2
Z1256 !s100 Q`A^lP>;T69LE=94;QcnH1
!s85 0
vOR4X4
Z1257 I4]EDn`@F12S>zPAU3eFZ_0
Z1258 V5[d[oo?4JSl]izSgB@3WD0
R5
Z1259 w1213165090
Z1260 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
Z1261 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
L0 27
R11
r1
31
R23
Z1262 n@o@r4@x4
Z1263 !s100 D1am2INGGeRmN:[N44BEM2
!s85 0
vRDFFNX1
Z1264 IF8Yd0HUDl4FLU>dTokA]H0
Z1265 VYdmV[VP`7Acco]Yg<;dZS1
R5
Z1266 w1227176298
Z1267 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
Z1268 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
L0 27
R11
r1
31
R23
Z1269 n@r@d@f@f@n@x1
Z1270 !s100 ?hjbAU=`kbj]Dj7IYbEPl3
!s85 0
vRDFFNX2
Z1271 I06]doHQD:ZXR8a[JBVNI[0
Z1272 VJd1:mgjD5T_ElUKi:S[eZ2
R5
Z1273 w1227176310
Z1274 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
Z1275 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
L0 27
R11
r1
31
R23
Z1276 n@r@d@f@f@n@x2
Z1277 !s100 f:LAd17Wagj;T@?mIm7bP1
!s85 0
vRDFFX1
Z1278 I`IB6^kWYcG2zYKb:g6h;i2
Z1279 VEEUbg3O@I;dDETm?B4>4Z0
R5
Z1280 w1227171586
Z1281 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
Z1282 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
L0 27
R11
r1
31
R23
Z1283 n@r@d@f@f@x1
Z1284 !s100 LEA:mzk?Y]E[9YfEXUi7b3
!s85 0
vRDFFX2
Z1285 IfmM5TChG5]IZ3L:Fe7QC72
Z1286 VEUFB5JheB6k:^@8Lz`E8f2
R5
Z1287 w1227171602
Z1288 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
Z1289 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
L0 27
R11
r1
31
R23
Z1290 n@r@d@f@f@x2
Z1291 !s100 CUjTnM:mkz`Z45^MMd;]F1
!s85 0
vrsdffnx1
Z1292 I?1e4<]]7I5=f;`j=Mb:PD1
Z1293 V96hE>W_KJfO^a[]GD@1O;3
R5
Z1294 w1227176750
Z1295 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
Z1296 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
L0 27
R11
r1
31
R23
Z1297 !s100 <0W1I`j@Z1S?m5@F0^W0:3
!s85 0
vrsdffnx2
Z1298 I5IdIIhTd2VozcnaQLT1H<1
Z1299 V[a]UBOOoBG0obZiZ0L=V^3
R5
Z1300 w1227176744
Z1301 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
Z1302 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
L0 27
R11
r1
31
R23
Z1303 !s100 =kH0Z4a_k50iOC84Hf@HG1
!s85 0
vRSDFFX1
Z1304 I?ndM1n8d6UTl[>kn?C>az1
Z1305 VP34B7EE]X`U49?68CR1TP2
R5
Z1306 w1227176674
Z1307 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
Z1308 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
L0 27
R11
r1
31
R23
Z1309 n@r@s@d@f@f@x1
Z1310 !s100 5:4[;o=1bH`]>CfdiLm@E0
!s85 0
vRSDFFX2
Z1311 IS;8>O0GQYJGdmNY@XRFD01
Z1312 V=LMCKGm7agzQON[DW;nJR0
R5
Z1313 w1227175490
Z1314 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
Z1315 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
L0 27
R11
r1
31
R23
Z1316 n@r@s@d@f@f@x2
Z1317 !s100 5FN44an]i9ZSjb[7P]><g1
!s85 0
Us_aodffarx1_Q
Z1318 IRcT<g6B2GaHz>fQE]FkoK0
Z1319 V2efX:g2]z8cjo?^<Ub7S31
R5
R156
R157
R158
L0 96
R11
r1
31
R23
Z1320 ns_aodffarx1_@q
Z1321 !s100 HjMGlQV:9H4Vo[iIcT7^A2
!s85 0
Us_aodffarx2_Q
Z1322 IzbPODM9R]5LEz84Fhlc>S0
Z1323 V?<Uz2>fnd7<TOe6KOD>Yo1
R5
R163
R164
R165
L0 96
R11
r1
31
R23
Z1324 ns_aodffarx2_@q
Z1325 !s100 PGXabk?83N18nCSAl9@D`2
!s85 0
Us_aodffnarx1_Q
Z1326 I=LdY[]3[3VSZz0Km`9>aO3
Z1327 V52>LJL[EaJm=SM7RX[6Yl3
R5
R163
R170
R171
L0 96
R11
r1
31
R23
Z1328 ns_aodffnarx1_@q
Z1329 !s100 T[;44L9GVO9BL[P=M2oGA3
!s85 0
Us_aodffnarx2_Q
Z1330 IzSLXbCUHdlFF>Y7BHoKh=1
Z1331 VC_I`9VRYZ_N36l9RLm^n;3
R5
R176
R177
R178
L0 96
R11
r1
31
R23
Z1332 ns_aodffnarx2_@q
Z1333 !s100 <:HMGTJ2g8ekk_88DTM^11
!s85 0
vs_cglnprx2
Z1334 IOT8DX@j19?o7bTZ5E4V892
Z1335 V5ZHkEJZIgN;S`F3aP>i`M2
R5
R257
R258
R259
L0 79
R11
r1
31
R23
Z1336 !s100 KSfEVz;eNaH2FQ4[cE?Gj3
!s85 0
vs_cglnprx8
Z1337 ITG6O89MOz>UBA:dHYU^Bl1
Z1338 Vl@1Oe[_HHh>4K?GOncbhd0
R5
R264
R265
R266
L0 79
R11
r1
31
R23
Z1339 !s100 CShB]8a=DmRO>n<U3QF?<1
!s85 0
vs_cglnpsx16
Z1340 Ih^?UQmR@kM1<1aVJ^_P<>1
Z1341 VNMgU8=_KYdEF^9g1k:Yn>1
R5
R271
R272
R273
L0 81
R11
r1
31
R23
Z1342 !s100 6kZ5Li[S0P5L@:cfG3ZDH0
!s85 0
vs_cglnpsx2
Z1343 In::hFzDlQafN003gYg_BN1
Z1344 V`mQ;P=Dio@1R:4NKIbCdI3
R5
R278
R279
R280
L0 81
R11
r1
31
R23
Z1345 !s100 ?mFlfl3mj]_WR6VcEQC2e2
!s85 0
vs_cglnpsx4
Z1346 I<E9dWSFH`^o@ha4@1VON_0
Z1347 VdTETUZ5Jo0f3bBlKa:N>S0
R5
R271
R285
R286
L0 81
R11
r1
31
R23
Z1348 !s100 NMSK1e4fRiE;<0PE]l_^S0
!s85 0
vs_cglnpsx8
Z1349 Il0l3AbQ@5GOB3VNgAKKbG1
Z1350 VHeE5m>iVULU1VUVLB6I6a2
R5
R291
R292
R293
L0 81
R11
r1
31
R23
Z1351 !s100 Ahcza`?Z_WFG]_DMJCYaj2
!s85 0
vs_cglpprx2
Z1352 IDzi9TiWZP:F6bMgmFf^8T0
Z1353 VJcB:=Yhe5BA1al5Gmd2ig2
R5
R298
R299
R300
L0 79
R11
r1
31
R23
Z1354 !s100 eD5NRBhKXU_De9;ZXB6zH2
!s85 0
vs_cglpprx8
Z1355 I?1?b4CTIC:^E:843E^2hT1
Z1356 VZ?gJl6hdB2C9M[X3Bz`3G1
R5
R291
R305
R306
L0 79
R11
r1
31
R23
Z1357 !s100 IBJJzP_PQRWm@bf3MHilX2
!s85 0
vs_cglppsx16
Z1358 I[TlOFSNd<ZEMhO4]0CFBf2
Z1359 VmKoKe]_Q46MRidilIR>0P1
R5
R264
R311
R312
L0 81
R11
r1
31
R23
Z1360 !s100 fGlEF]?B4j?4?[SZPA35F2
!s85 0
vs_cglppsx2
Z1361 IabO:;SI`gE^lc[J^S1LdO1
Z1362 VUYZkoL1Agh<TIjQTiPR1:2
R5
R317
R318
R319
L0 81
R11
r1
31
R23
Z1363 !s100 0NA3mL`?HPST=VO3M^Jc33
!s85 0
vs_cglppsx4
Z1364 I6=kNTO8mWM@YV<_oFKUHV0
Z1365 VmHDkJ4JnFMG`VoP8PfIbQ2
R5
R324
R325
R326
L0 81
R11
r1
31
R23
Z1366 !s100 =]^kml[N_[4@A289HJbL^2
!s85 0
vs_cglppsx8
Z1367 INefVYc0mlg8f9eDiR<6ke3
Z1368 VN=nDCZ99ODBNm7hXL0b;@1
R5
R331
R332
R333
L0 81
R11
r1
31
R23
Z1369 !s100 F:hmR<5X6Q:OEjD`fU_=@2
!s85 0
Us_dec24x1_Q0
Z1370 I8Elf3JMYzc`bLWKU`?PY:1
Z1371 VY;59Bic3G2kaZVSaAA`UA0
R5
R338
R339
R340
Z1372 L0 124
R11
r1
31
R23
Z1373 ns_dec24x1_@q0
Z1374 !s100 HRVV7H9M@gZLD7cgfVOND2
!s85 0
Us_dec24x1_Q1
Z1375 I?nzZFZKOgIFmQ?k0IJX9R2
Z1376 V5E[bjXW2VWgdjCaUHbc^l2
R5
R338
R339
R340
Z1377 L0 109
R11
r1
31
R23
Z1378 ns_dec24x1_@q1
Z1379 !s100 oGS@^GHd=GQ`Zg2NGPkL@2
!s85 0
Us_dec24x1_Q2
Z1380 IdND@74ah7l8nX^dfCgJ380
Z1381 V_j8@gP@`5IU_^@BA[;jD02
R5
R338
R339
R340
L0 94
R11
r1
31
R23
Z1382 ns_dec24x1_@q2
Z1383 !s100 W:FBn5ZXT2;z8J2EX_SAK0
!s85 0
Us_dec24x1_Q3
Z1384 IhWXKP=EFGihb5EcB6<O2f2
Z1385 VcOVkJJK];NF3ji>AQ]kNc3
R5
R338
R339
R340
L0 79
R11
r1
31
R23
Z1386 ns_dec24x1_@q3
Z1387 !s100 :hd07_@_VKVZ:oFLdWkdc2
!s85 0
Us_dec24x2_Q0
Z1388 IMf>2Uf@MhN2D;W^04R6VT1
Z1389 VTCV`E`43EII:UNi0c`5e=3
R5
R345
R346
R347
R1372
R11
r1
31
R23
Z1390 ns_dec24x2_@q0
Z1391 !s100 0Z12TZnTC]aPCOg<5<g>N3
!s85 0
Us_dec24x2_Q1
Z1392 IKOzaYZ[m?2VIbi9fS>;8_1
Z1393 VP9h5l5a<9i]dILm>FQSP11
R5
R345
R346
R347
R1377
R11
r1
31
R23
Z1394 ns_dec24x2_@q1
Z1395 !s100 =7AU1MezfKa4No8ED2^U`3
!s85 0
Us_dec24x2_Q2
Z1396 IU;6d[S3L2L;^I20XXb`B40
Z1397 VHggN4WVF=MBo2@J6N@_9H2
R5
R345
R346
R347
L0 94
R11
r1
31
R23
Z1398 ns_dec24x2_@q2
Z1399 !s100 b^K[`N>Eh6@;O5fDjTNTc0
!s85 0
Us_dec24x2_Q3
Z1400 I3Ao7<IB4_dCSgAjiTDUe?0
Z1401 VJngPG[5GJfA:kezo;>2c50
R5
R345
R346
R347
L0 79
R11
r1
31
R23
Z1402 ns_dec24x2_@q3
Z1403 !s100 mUMZ;WnfEgXdU`?<bT?3l2
!s85 0
Us_dffarx1_Q
Z1404 IcQn2f0MRonoENHKdEiNW:0
Z1405 VL@`FffE<8co8DEE[>zHo82
R5
R372
R373
R374
L0 96
R11
r1
31
R23
Z1406 ns_dffarx1_@q
Z1407 !s100 BZz<fMZHSlJjiTWh>Gh:n3
!s85 0
Us_dffarx2_Q
Z1408 IPdkDW4b<]k[Sg@zIB;Sgj1
Z1409 Vn=]zfl3PTeD>2^_jNY6gT1
R5
R372
R379
R380
L0 96
R11
r1
31
R23
Z1410 ns_dffarx2_@q
Z1411 !s100 IiOU>C4kZnZb;_b]9ka:V1
!s85 0
Us_dffasrx1_Q
Z1412 I8fXM4>kKzWoC_amNoXBKB1
Z1413 VCm=O<J[QEJd@8d1lEkU^81
R5
R385
R386
R387
Z1414 L0 163
R11
r1
31
R23
Z1415 ns_dffasrx1_@q
Z1416 !s100 mUj>A27:8@9>DGY9h^oEW0
!s85 0
Us_dffasrx1_QN
Z1417 IDgiOnZMJ0Rz4dR93^a@o^0
Z1418 V9Q6=PgRdAIa8JT`F_KaWG3
R5
R385
R386
R387
Z1419 L0 141
R11
r1
31
R23
Z1420 ns_dffasrx1_@q@n
Z1421 !s100 ZaT1;X:1L;o@n8c4PcfAS1
!s85 0
Us_dffasrx2_Q
Z1422 I5nEo1UC?W5gK0_ni5L_?N0
Z1423 VcR5Ok>RDlj5dc5P>X?ac83
R5
R392
R393
R394
R1414
R11
r1
31
R23
Z1424 ns_dffasrx2_@q
Z1425 !s100 A84>cFe30dKP`2T>SKVf43
!s85 0
Us_dffasrx2_QN
Z1426 Ie`[n;kkm7SHG^5LLe4A3:0
Z1427 VE:D^EhFRXKOWjdM7HjSdA0
R5
R392
R393
R394
R1419
R11
r1
31
R23
Z1428 ns_dffasrx2_@q@n
Z1429 !s100 <8YXkVbH3bTdDm@B1_@Mg2
!s85 0
Us_dffasx1_Q
Z1430 I3GbY<=GXh2CM9WPNWgEgU1
Z1431 Vz2b5H`o_;JchTV]0eYZFo2
R5
R399
R400
R401
L0 96
R11
r1
31
R23
Z1432 ns_dffasx1_@q
Z1433 !s100 dWEUlaCSXSc2FCla?c3oR0
!s85 0
Us_dffasx2_Q
Z1434 Ie`[6>0M6N_AJCHEFzgBC90
Z1435 VM3=Nlc7CSN7l5hFBnKmPR3
R5
R406
R407
R408
L0 96
R11
r1
31
R23
Z1436 ns_dffasx2_@q
Z1437 !s100 zQLfTd6TdFAznM4O_nIhA3
!s85 0
Us_dffnarx1_Q
Z1438 Ilnd?_Bc14R091;6X;Gi[^2
Z1439 VbWALmQ4jl5GKQPmjLM9NG0
R5
R413
R414
R415
L0 96
R11
r1
31
R23
Z1440 ns_dffnarx1_@q
Z1441 !s100 I0E_Zaa_eX]OZ[Lac@5M:3
!s85 0
Us_dffnarx2_Q
Z1442 I0hVP@VmmezC>4K^OM>D1C0
Z1443 V_UDF>KWR5N`gU1<kB7Lzj3
R5
R413
R420
R421
L0 96
R11
r1
31
R23
Z1444 ns_dffnarx2_@q
Z1445 !s100 DEU@zY2a_>kL:H99mNGe83
!s85 0
Us_dffnasrnx1
Z1446 I]M5noTA9kG?6E14Z6hce[3
Z1447 VkGVQM6;b2BXHYaLX1lTcz1
R5
R426
R427
R428
Z1448 L0 107
R11
r1
31
R23
Z1449 !s100 Ng_=Eh[aYg[WRo07>Un;L3
!s85 0
Us_dffnasrnx2
Z1450 I@@?zFXBnc4KWEa3O=`d2D3
Z1451 V@6_ODOg1Q0]5SX_m=H2U[3
R5
R433
R434
R435
R1448
R11
r1
31
R23
Z1452 !s100 @@oR_d3]9n_Nd<[DOYZ6U3
!s85 0
Us_dffnasrqx1
Z1453 I6LXUIF]`JYX8JGH<mICLD0
Z1454 V^e179ci894i7g0e7P0fcz1
R5
R433
R440
R441
Z1455 L0 106
R11
r1
31
R23
Z1456 !s100 KV3NcaZ^d:cMSdAjiSN>Q0
!s85 0
Us_dffnasrqx2
Z1457 IB@iUIo`H`UB8NbK<[J[EC1
Z1458 V6bTGo==13LH]PN[6K16]d0
R5
R446
R447
R448
R1455
R11
r1
31
R23
Z1459 !s100 eSV7`e3lMlSP^LXjPWNnV3
!s85 0
Us_dffnasrx1_Q
Z1460 I>n4XH@nd>UCQ<:m4oa7]f3
Z1461 VacaZi<nHRb3dMGe9INGAY1
R5
R453
R454
R455
Z1462 L0 162
R11
r1
31
R23
Z1463 ns_dffnasrx1_@q
Z1464 !s100 5lkZ3OD?Jn@l6QbP]@WV93
!s85 0
Us_dffnasrx1_QN
Z1465 IF<8ANOSz7G<CLZaNo6d1?3
Z1466 VAFZ13DNHdeT7;U]e;HZg41
R5
R453
R454
R455
Z1467 L0 140
R11
r1
31
R23
Z1468 ns_dffnasrx1_@q@n
Z1469 !s100 CmQ1VLYAP@T^4TVMYSeMS1
!s85 0
Us_dffnasrx2_Q
Z1470 Ik2L4^IANU7<X79`n@6]WQ1
Z1471 VUko87DVW5JXiO<KFfGD8T3
R5
R453
R460
R461
R1414
R11
r1
31
R23
Z1472 ns_dffnasrx2_@q
Z1473 !s100 `>BO1f3ZlNMCEP9Pj9kMn3
!s85 0
Us_dffnasrx2_QN
Z1474 INPZzF39k]gbI^AE@<eXdZ1
Z1475 VgF>@TEA?^Gjh]@gTz6HKo1
R5
R453
R460
R461
R1419
R11
r1
31
R23
Z1476 ns_dffnasrx2_@q@n
Z1477 !s100 P]PKC:JB^jl@Jzn<Pf^c03
!s85 0
Us_dffnasx1_Q
Z1478 IdBAme6[JYE<Sbj:mIaO=k2
Z1479 V4`POK795S37RNJ4znW97g2
R5
R466
R467
R468
L0 96
R11
r1
31
R23
Z1480 ns_dffnasx1_@q
Z1481 !s100 g=LJ@nN1JLhlfaH_6>L=[0
!s85 0
Us_dffnasx2_Q
Z1482 I9P<5EC4J3_Rbjm;^][4cQ0
Z1483 VLHIQN@AN?RLjR0zO0m1iK1
R5
R473
R474
R475
L0 96
R11
r1
31
R23
Z1484 ns_dffnasx2_@q
Z1485 !s100 R@i_fEC@0hXVCSYn??bJ53
!s85 0
Us_dffnx1_Q
Z1486 IDAa0e8>I:gEUHO`cUMBED2
Z1487 VQ7m]o4A2W?V?n_zaCnel10
R5
R480
R481
R482
L0 73
R11
r1
31
R23
Z1488 ns_dffnx1_@q
Z1489 !s100 B6IWPTQc^4dS81^C<bM][1
!s85 0
Us_dffnx2_Q
Z1490 ISTEVnF=H3Td@7M>MN43WR3
Z1491 VbMJ1W[DPnI9:Yz@nnLhZQ3
R5
R487
R488
R489
L0 73
R11
r1
31
R23
Z1492 ns_dffnx2_@q
Z1493 !s100 AEWj@<L@nP8891Jn;R6Dn1
!s85 0
Us_dffssrx1_Q
Z1494 IVVN75VSVWWf9T2Fzm]:2]3
Z1495 V9blYHY0OjcbzPfnNP1Vl63
R5
R487
R494
R495
L0 96
R11
r1
31
R23
Z1496 ns_dffssrx1_@q
Z1497 !s100 >4mI>8?@c0WUaBi`>o`iS0
!s85 0
Us_dffssrx2_Q
Z1498 IR::D4N`c>4jM5agz:Q4Ca2
Z1499 V21[hM<aklgcR8Yz?QU>@^1
R5
R500
R501
R502
L0 96
R11
r1
31
R23
Z1500 ns_dffssrx2_@q
Z1501 !s100 DFC>f2>31dXVEhk;NN_D^3
!s85 0
Us_dffx1_Q
Z1502 IRdia:1KdD6kC_P:Q=EA6c2
Z1503 VZ=;TfCRP_h`UoP8bg@5[H2
R5
R500
R507
R508
L0 73
R11
r1
31
R23
Z1504 ns_dffx1_@q
Z1505 !s100 SAe9k>OPf_FS:?kj[RK_:1
!s85 0
Us_dffx2_Q
Z1506 I0kVI>`Un>i<K^T:GCm][`0
Z1507 VB@FAN6JmdBbQ4MN87M10L1
R5
R513
R514
R515
L0 73
R11
r1
31
R23
Z1508 ns_dffx2_@q
Z1509 !s100 SOS]ni1hKTBNml_dO5XT?0
!s85 0
Us_faddx1_CO
Z1510 I<EOR]<=l[GNR3X7=I9PKz0
Z1511 VQSO6ZNVBTa]1SNP>o@=ae0
R5
R520
R521
R522
Z1512 L0 120
R11
r1
31
R23
Z1513 ns_faddx1_@c@o
Z1514 !s100 m_6H7@ehzczAo4RkGjW0g2
!s85 0
Us_faddx1_S
Z1515 I<zL0^Sz16cO^jm2k>7VV81
Z1516 V32Sm_@FN>8dPbhnAjM]bR1
R5
R520
R521
R522
Z1517 L0 101
R11
r1
31
R23
Z1518 ns_faddx1_@s
Z1519 !s100 KHXHndJGG6GG7Xa?`AiI90
!s85 0
Us_faddx2_CO
Z1520 IzmTAYKlU3>nIB<?fEj?nH1
Z1521 VL6:CafL`R]o9@e?JNoBf53
R5
R527
R528
R529
Z1522 L0 121
R11
r1
31
R23
Z1523 ns_faddx2_@c@o
Z1524 !s100 1`YBmb2H9?ga7g1cG07ig2
!s85 0
Us_faddx2_S
Z1525 IHFRK:8lcj6ZRoTkO1Ib[:2
Z1526 VhkV09:_k>Vd>geRcX[fMn0
R5
R527
R528
R529
Z1527 L0 102
R11
r1
31
R23
Z1528 ns_faddx2_@s
Z1529 !s100 :]AKJncZ9L5=1Oin_<=Ic1
!s85 0
vs_larx1
Z1530 I0^4U]3;BXn@b;Z:O_09@@3
Z1531 V;B?mMj`YzJYKjge3YMjL<3
R5
R679
R686
R687
L0 99
R11
r1
31
R23
Z1532 !s100 [A7jK@anB4oMi:EzR^1eP3
!s85 0
vs_larx2
Z1533 I7XW1lK?T8Mb0>d6e21Hhz3
Z1534 VM=ETlEL@iWzE1UdSCzQ;N3
R5
R692
R693
R694
L0 99
R11
r1
31
R23
Z1535 !s100 @e?XREa@=Y=MB[IeoEV1F3
!s85 0
vs_lasrnx1
Z1536 I@gW8HhU[3K:]UY6_>FLda1
Z1537 V0l^izDW<UeQ9zgCGYkGYY2
R5
R699
R700
R701
Z1538 L0 113
R11
r1
31
R23
Z1539 !s100 X7d=^SFZzFlSgLZ3K5X4M0
!s85 0
vs_lasrnx2
Z1540 IcM6o9P?zD9P@MW7>36c8k3
Z1541 ViJ93BJRS]kTP:UL1FLoCR1
R5
R706
R707
R708
R1538
R11
r1
31
R23
Z1542 !s100 WV0f7d5DG4hgX7;lbOVkD2
!s85 0
vs_lasrqx1
Z1543 I`7X1Bj?3Z0<KHkBOb`mZ11
Z1544 VSb<gcJ5N?Y4HXJcCM;F780
R5
R713
R714
R715
Z1545 L0 112
R11
r1
31
R23
Z1546 !s100 V9`^lK7ZNC?IiHj>CXbeN3
!s85 0
vs_lasrqx2
Z1547 I3j_T]EzX`R<`h?=h4<Q;k1
Z1548 V=C5W^93U?a7fPW4;9f6]]2
R5
R720
R721
R722
R1545
R11
r1
31
R23
Z1549 !s100 GoJzoCnHBlM`^GSGkgRGz0
!s85 0
vs_lasrx1
Z1550 IaE6gcEllnB1mH;NCjIjXT2
Z1551 VfN`1`N@79jA9^@fMZTc`41
R5
R727
R728
R729
Z1552 L0 143
R11
r1
31
R23
Z1553 !s100 YDN3QMONPiVk24emh>2mJ3
!s85 0
vs_lasrx2
Z1554 IT;QRnaCaSzjVahEnA0lH]2
Z1555 V53_XO;1I5SdkMkoz_D8KD0
R5
R734
R735
R736
R1552
R11
r1
31
R23
Z1556 !s100 Z=G?F`Te=2bI]F[65=K^Q1
!s85 0
vs_lasx1
Z1557 I^>5TI9QH`3VL@=W`Sm_?03
Z1558 VL9:j?FmZCaj<aQ5[=J_4h1
R5
R741
R742
R743
L0 99
R11
r1
31
R23
Z1559 !s100 3OA]1UmZ3dUz7MQRRcfJH3
!s85 0
vs_lasx2
Z1560 IO=UTK0Ih2loEncUk:i4AV2
Z1561 VgigjQ>neLHH9:lzlI0n^B3
R5
R748
R749
R750
L0 99
R11
r1
31
R23
Z1562 !s100 [KMK;fX]TPPl0J46R9Dzc3
!s85 0
vs_latchx1
Z1563 IB;h`5_oiIE0?YR3Xd5=^V0
Z1564 V[I8BMfE9`2>YW`:JB>1=g3
R5
R755
R756
R757
L0 77
R11
r1
31
R23
Z1565 !s100 32JZn8i?fZkZKNi@BLQRB1
!s85 0
vs_latchx2
Z1566 Ib0]mEC?ol4<kCjS:ej1_D0
Z1567 V7j94ElR:<jH:VfA<03XD>3
R5
R762
R763
R764
L0 78
R11
r1
31
R23
Z1568 !s100 _OlDYYGY`ckR7>CWJ]?i43
!s85 0
Us_mux21x1
Z1569 I^S_E8Yo_Dnh9D6oTP6N7d3
Z1570 VaCiRJYcjk5?RG=T:;5l=A2
R5
R895
R896
R897
L0 70
R11
r1
31
R23
Z1571 !s100 _3<fi<e0j^Ih3zQeV0MAB2
!s85 0
Us_mux21x2
Z1572 ID4hVY1Lo0z1Ggb[mYg^6T2
Z1573 VUj[3BBi6dl:<=l4cf:m;Y2
R5
R902
R903
R904
L0 70
R11
r1
31
R23
Z1574 !s100 WTX43hM[U9:id]^RYibBK2
!s85 0
Us_mux41x1
Z1575 IK@Q<;R>7`KZLI_Ce^6PS`0
Z1576 VgG3bial:XAU^5MM3W^N970
R5
R909
R910
R911
Z1577 L0 216
R11
r1
31
R23
Z1578 !s100 SEiRzXDAD=C=[VcfK<M>D2
!s85 0
Us_mux41x2
Z1579 I_>h2V`j3LZc[48e3Y[HGE2
Z1580 VNhXMz^][BgDiZ15HG@^8P3
R5
R916
R917
R918
R1577
R11
r1
31
R23
Z1581 !s100 ?MHZXifLid^Y^@Gdl7W?C0
!s85 0
Us_rdffnx1_Q
Z1582 IUF_cD`i9=bXe>n]33l]zA2
Z1583 VVT9Q^`dj=AihhJ@Z[8]o32
R5
R1266
R1267
R1268
L0 82
R11
r1
31
R23
Z1584 ns_rdffnx1_@q
Z1585 !s100 J=0Sj7a]Jo;6aQ0aFG1n@0
!s85 0
Us_rdffnx2_Q
Z1586 IzXU_TJQ9;OVlZn7]99G:n2
Z1587 VnTOIW5Na1zHG2?Fk?5i9h3
R5
R1273
R1274
R1275
L0 82
R11
r1
31
R23
Z1588 ns_rdffnx2_@q
Z1589 !s100 @KZN4[TdO?2BH9b]72_BP3
!s85 0
Us_rdffx1_Q
Z1590 IW`Zo1oB_zFjM3GT9>bbPF1
Z1591 VF]]HBY?S2?fYefEECUaX_0
R5
R1280
R1281
R1282
L0 87
R11
r1
31
R23
Z1592 ns_rdffx1_@q
Z1593 !s100 ;Qba<Kb9iCI]?k^bQDV:X2
!s85 0
Us_RDFFX2_Q
Z1594 IUlMD5565=]VaeRAV>SLDn3
Z1595 Va`eXV`^V3gCFzU`YJ^WLd2
R5
R1287
R1288
R1289
L0 87
R11
r1
31
R23
Z1596 ns_@r@d@f@f@x2_@q
Z1597 !s100 MN^XCX6hHjShm92S=6iLb1
!s85 0
Us_rsdffnx1_Q
Z1598 IPo;CU:^UH4iz2WHIRNX<R2
Z1599 VbalbHMhj4bOJ3lN<58N3z2
R5
R1294
R1295
R1296
Z1600 L0 138
R11
r1
31
R23
Z1601 ns_rsdffnx1_@q
Z1602 !s100 `[mZcem:6f0Yke:Do9=^m2
!s85 0
Us_rsdffnx2_Q
Z1603 IK66Lc_GPh046zzYIP`4Bi1
Z1604 VJZZ@1C46>:A>RB7If[J]<3
R5
R1300
R1301
R1302
R1600
R11
r1
31
R23
Z1605 ns_rsdffnx2_@q
Z1606 !s100 lIMVYWm2XV;M7aeocTS3L1
!s85 0
Us_rsdffx1_Q
Z1607 INX>F]>hIHz2CH61^@hgDX0
Z1608 V6SkjFW4MTG:VmTi7h08jg2
R5
R1306
R1307
R1308
Z1609 L0 158
R11
r1
31
R23
Z1610 ns_rsdffx1_@q
Z1611 !s100 [1OELJ?f4AMlCjDZ[>KFR1
!s85 0
Us_rsdffx2_Q
Z1612 IZaRlY0UmD?W0;`2[_lHgV1
Z1613 Va3ODWXR0`GH1K3^N`SR:Z2
R5
R1313
R1314
R1315
R1609
R11
r1
31
R23
Z1614 ns_rsdffx2_@q
Z1615 !s100 <XEZH6HGe4V[EL?`:?6Jl3
!s85 0
Us_sdffarx1_Q
Z1616 IZNLUgTaAHVV<JWd@Elo_h3
Z1617 VDa9iDKYmzTWO0mEZR`MHe3
R5
Z1618 w1227177990
Z1619 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z1620 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z1621 L0 176
R11
r1
31
R23
Z1622 ns_sdffarx1_@q
Z1623 !s100 dGFG_=DEckYH2[3=fR8L52
!s85 0
Us_sdffarx2_Q
Z1624 IoVW2dz:jb10Pz@[3^3A?Y3
Z1625 VcklQzYFI7>aanL5EGbW_f3
R5
Z1626 w1227177938
Z1627 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
Z1628 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
R1621
R11
r1
31
R23
Z1629 ns_sdffarx2_@q
Z1630 !s100 kA[XOL:h12Yf9D>VMeg?N3
!s85 0
Us_sdffasrsx1_Q
Z1631 Im4Zc1RLhD?E3hX4a;_F`22
Z1632 V4:086=O77m;Pn^9gd8RRe0
R5
Z1633 w1227212776
Z1634 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z1635 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z1636 L0 521
R11
r1
31
R23
Z1637 ns_sdffasrsx1_@q
Z1638 !s100 SIQ?G1QiAAHd=1_Sf?Vj51
!s85 0
Us_sdffasrsx1_QN
Z1639 I[>>b6?zGH=3ER3PNLKzWW3
Z1640 VB2dUR69fT1kTzSd[f:9M32
R5
R1633
R1634
R1635
Z1641 L0 495
R11
r1
31
R23
Z1642 ns_sdffasrsx1_@q@n
Z1643 !s100 agQbReUDoAEcN<BhRQ;9Q1
!s85 0
Us_sdffasrsx1_S0
Z1644 I2OBDnZGL:6g`3KG4S<77:0
Z1645 VQ?W@:c<]Q>B>KTM2OW=CG0
R5
R1633
R1634
R1635
Z1646 L0 469
R11
r1
31
R23
Z1647 ns_sdffasrsx1_@s0
Z1648 !s100 L_Lh?eOJ?WeZK@k;Eg70^2
!s85 0
Us_sdffasrsx2_Q
Z1649 I]KzO:dUZ]aG=nd3M[P[`>0
Z1650 V8G7X4@bhMSS0GkoEcGhYG2
R5
Z1651 w1227212808
Z1652 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
Z1653 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
R1636
R11
r1
31
R23
Z1654 ns_sdffasrsx2_@q
Z1655 !s100 V98[059bI3eJRkM_S6nYL3
!s85 0
Us_sdffasrsx2_QN
Z1656 I598gX<d5KcJXYXdOL_CP93
Z1657 V6LnGYR0N1ZF=hMRb`;1L^0
R5
R1651
R1652
R1653
R1641
R11
r1
31
R23
Z1658 ns_sdffasrsx2_@q@n
Z1659 !s100 O;FbIT3lLkCdM]^U7`SRG2
!s85 0
Us_sdffasrsx2_S0
Z1660 I?_in2`CcXc6ZcL?NUa2o41
Z1661 VN]KWe@OKmI<`_mM^g[X]E2
R5
R1651
R1652
R1653
R1646
R11
r1
31
R23
Z1662 ns_sdffasrsx2_@s0
Z1663 !s100 >7k[Ecm_TUQj32OhU=59i3
!s85 0
Us_sdffasrx1_Q
Z1664 IaGIQJ49Q?5Nam<kFXDG3:2
Z1665 V5V_FYJOhPa:5h`oA9QKER3
R5
Z1666 w1227212636
Z1667 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z1668 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z1669 L0 365
R11
r1
31
R23
Z1670 ns_sdffasrx1_@q
Z1671 !s100 fmkCLR:OaE@^OX:FbAfh]3
!s85 0
Us_sdffasrx1_QN
Z1672 IJSOFlR><c?]hXY=`FZ@T?0
Z1673 VR=SlMJ[XMG@8hUa9oRnf?0
R5
R1666
R1667
R1668
Z1674 L0 338
R11
r1
31
R23
Z1675 ns_sdffasrx1_@q@n
Z1676 !s100 oV`PPAC3gmn>@W9N]XDWU3
!s85 0
Us_sdffasrx2_Q
Z1677 IzX<KS8SmBkLLWW1UMfe[i1
Z1678 VR?I`j<493_[DOH^R<z?X31
R5
Z1679 w1227212662
Z1680 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z1681 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z1682 L0 364
R11
r1
31
R23
Z1683 ns_sdffasrx2_@q
Z1684 !s100 L21>H]Ujjlo47zZ0T=WXf3
!s85 0
Us_sdffasrx2_QN
Z1685 Id=0LJ^ACMg1]lQmnC07oj2
Z1686 V:jG<G:VNbYMbAKYQSl7Fa0
R5
R1679
R1680
R1681
R1674
R11
r1
31
R23
Z1687 ns_sdffasrx2_@q@n
Z1688 !s100 c0EA8hPRe:;]cz<J09Po^2
!s85 0
Us_sdffasx1_Q
Z1689 Ib:WCmeGnS]1^^L:<gDi:n1
Z1690 Vg;k=el?Z5l=jGFROWzf?i0
R5
Z1691 w1227212040
Z1692 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
Z1693 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
R1621
R11
r1
31
R23
Z1694 ns_sdffasx1_@q
Z1695 !s100 ?I1DmhdTaB7k[fE`]8n@h1
!s85 0
Us_sdffasx2_Q
Z1696 IPOER5ioUkW7;?3K[_DfWM0
Z1697 V3@V`2]ET[?3>AO=K];^[n3
R5
Z1698 w1227212038
Z1699 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
Z1700 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
R1621
R11
r1
31
R23
Z1701 ns_sdffasx2_@q
Z1702 !s100 GZNDjR7jgNG4PlgzY>A]V2
!s85 0
Us_sdffnarx1_Q
Z1703 I_g;H0a883E^^M^BTPEFf@1
Z1704 V0MY3Ch`0[iAeQ4>9Z;jh91
R5
Z1705 w1227212478
Z1706 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
Z1707 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
R1621
R11
r1
31
R23
Z1708 ns_sdffnarx1_@q
Z1709 !s100 IMK9TLZfbn47UM=JW@ZX02
!s85 0
Us_sdffnarx2_Q
Z1710 I;O8PoZ>]h08?9ZEz2OSN<0
Z1711 VPgcc3cP0nD>GJni?bZ5iW1
R5
Z1712 w1227212476
Z1713 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
Z1714 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
R1621
R11
r1
31
R23
Z1715 ns_sdffnarx2_@q
Z1716 !s100 Y4=T0JPbUPGE4M:Y]iNQP0
!s85 0
Us_sdffnasrx1_Q
Z1717 I1cI0D`O:G:fZ0Kz4gzZ>H1
Z1718 V:=W=>JHT_D_j^QQEVN3b[0
R5
Z1719 w1227212318
Z1720 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
Z1721 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
R1682
R11
r1
31
R23
Z1722 ns_sdffnasrx1_@q
Z1723 !s100 ij2DE?[d6Q@Q59eZlk=341
!s85 0
Us_sdffnasrx1_QN
Z1724 IFPN@iFa0N=aFV3GIHiJNd3
Z1725 V50`>c?E2DNd[[::CS^^;>3
R5
R1719
R1720
R1721
R1674
R11
r1
31
R23
Z1726 ns_sdffnasrx1_@q@n
Z1727 !s100 O<SQ6QE=jII2S0>5;In>D2
!s85 0
Us_sdffnasrx2_Q
Z1728 IIIIZ4V`_>BXfEHY>CTcSP1
Z1729 V5Xm<UkQMb`NIX4cn_T^m`3
R5
Z1730 w1227212348
Z1731 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
Z1732 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
R1682
R11
r1
31
R23
Z1733 ns_sdffnasrx2_@q
Z1734 !s100 gXz:nU[:0zC:G_MYhz6SO0
!s85 0
Us_sdffnasrx2_QN
Z1735 I8fH^Pi8>W7D71LXHc_iS^0
Z1736 V;h0=XYNO^SEBhC@fBdAMZ2
R5
R1730
R1731
R1732
R1674
R11
r1
31
R23
Z1737 ns_sdffnasrx2_@q@n
Z1738 !s100 dB>6TZAc8Wo2]`H2_24CA1
!s85 0
Us_sdffnasx1_Q
Z1739 I_Lzmd2CRCJ08VA4iz4M[10
Z1740 V:0kSMN@?BKadEPL3::nA42
R5
Z1741 w1227212128
Z1742 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
Z1743 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
R1621
R11
r1
31
R23
Z1744 ns_sdffnasx1_@q
Z1745 !s100 R>5378^WlE<:OC?_@@lle2
!s85 0
Us_sdffnasx2_Q
Z1746 IZhd8o763G7`837RKbzAaK0
Z1747 V_kR5;QX>VXcD=RZZRdeST3
R5
Z1748 w1227212126
Z1749 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
Z1750 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
R1621
R11
r1
31
R23
Z1751 ns_sdffnasx2_@q
Z1752 !s100 C`KF0YE;Sjch`enMG2OU@3
!s85 0
Us_sdffnx1_Q
Z1753 IPAL`Gc9@^2d5hR2zS2J@32
Z1754 VH>5c:UMIOL[@6l0cWbkoH1
R5
Z1755 w1227211560
Z1756 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z1757 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
L0 97
R11
r1
31
R23
Z1758 ns_sdffnx1_@q
Z1759 !s100 nH8jZd`UHJbARKAQM1I8V0
!s85 0
Us_sdffnx2_Q
Z1760 I]UFbG03A:8UBe7LOZ]MJR3
Z1761 VFS^KYbR;=PPmZlH?D`djg2
R5
Z1762 w1227211558
Z1763 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
Z1764 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
L0 97
R11
r1
31
R23
Z1765 ns_sdffnx2_@q
Z1766 !s100 bB>T;CnY1Lc<zPF9<CAc>1
!s85 0
Us_sdffssrx1_Q
Z1767 I4FKIRS<5N`dUL;O^n7J:c2
Z1768 V><?Oljl0HcJHAlOmI;<Md2
R5
Z1769 w1227211768
Z1770 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z1771 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z1772 L0 185
R11
r1
31
R23
Z1773 ns_sdffssrx1_@q
Z1774 !s100 R2P`U<h5ZDhoOZ]lzdjkc2
!s85 0
Us_sdffssrx2_Q
Z1775 IlLZkCGLd[fG:S_5RgW[f31
Z1776 V=:0Q_K4cGh4dz=U4oN:h[2
R5
Z1777 w1227211766
Z1778 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
Z1779 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
R1772
R11
r1
31
R23
Z1780 ns_sdffssrx2_@q
Z1781 !s100 AWL@WKT]1R;:5c?JNfiHd2
!s85 0
Us_sdffx1_Q
Z1782 IQ7Ue3DCS7U5CH52OZE4[S2
Z1783 VL708oPeDjM>fiAoJ?@Ik[0
R5
Z1784 w1227211052
Z1785 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
Z1786 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
L0 97
R11
r1
31
R23
Z1787 ns_sdffx1_@q
Z1788 !s100 GFThjlC[9X<GCMCDA30IQ2
!s85 0
Us_sdffx2_Q
Z1789 I[2BnioeNmG6kgEG9H]FA^3
Z1790 VN?mdh]=>l<N7^D^_ZFack0
R5
Z1791 w1227211058
Z1792 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
Z1793 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
L0 97
R11
r1
31
R23
Z1794 ns_sdffx2_@q
Z1795 !s100 NSS3gg>cT<mO[>G>LhE;>3
!s85 0
vSDFFARX1
Z1796 IZ]0hUO?dLC=1HBa3@]k@73
Z1797 VeK6J9;_`FkD;j`?ihh;^G3
R5
R1618
R1619
R1620
L0 27
R11
r1
31
R23
Z1798 n@s@d@f@f@a@r@x1
Z1799 !s100 ok[ShzGAb]ZX]MYKHR_F83
!s85 0
vSDFFARX2
Z1800 I1HCkXoXe@1<84IER7z^aL0
Z1801 VbCcGhXFeV]nlY0C]mMzK;1
R5
R1626
R1627
R1628
L0 27
R11
r1
31
R23
Z1802 n@s@d@f@f@a@r@x2
Z1803 !s100 ^@N7JoV0V?PgcIV`[RIXS2
!s85 0
vSDFFASRSX1
Z1804 I8g@U;FHYzUL3hGEAn`KLb1
Z1805 Va@`ei@aozo8Kcb^QIfG@N1
R5
R1633
R1634
R1635
L0 27
R11
r1
31
R23
Z1806 n@s@d@f@f@a@s@r@s@x1
Z1807 !s100 31j4_=?l`oDfRFQgIIQN>3
!s85 0
vSDFFASRSX2
Z1808 IB3Re=3TU3QlHU?TfiIm`01
Z1809 V>E]9ek7QNVMTjABV6GIDT2
R5
R1651
R1652
R1653
L0 27
R11
r1
31
R23
Z1810 n@s@d@f@f@a@s@r@s@x2
Z1811 !s100 ?:=_UdZdD;YhJV?DV[HdP1
!s85 0
vSDFFASRX1
Z1812 IA9hzd<_H]WhQLJ^4<;H6E0
Z1813 Vm:OfXJ1bjnFD:bOM^T:T=0
R5
R1666
R1667
R1668
L0 27
R11
r1
31
R23
Z1814 n@s@d@f@f@a@s@r@x1
Z1815 !s100 :MHDhI?jZ5nHhPS8cU1_52
!s85 0
vSDFFASRX2
Z1816 Ic]0OaaBaabYT[?zhV;VD21
Z1817 V[hKc7@fBN4k2Lo=OfhoaO1
R5
R1679
R1680
R1681
L0 27
R11
r1
31
R23
Z1818 n@s@d@f@f@a@s@r@x2
Z1819 !s100 S^=aWaRWIFDzO]UjOO13g0
!s85 0
vSDFFASX1
Z1820 INR;;>6G8a_AA[7idM5X^92
Z1821 VIf@]i@OZ;`E1oNCg;;Hg=0
R5
R1691
R1692
R1693
L0 27
R11
r1
31
R23
Z1822 n@s@d@f@f@a@s@x1
Z1823 !s100 ^X?MdDD0za@>n[OC[`0z[3
!s85 0
vSDFFASX2
Z1824 I8IRiAoHDkn4HjkPL9]afK0
Z1825 VQCM[c029EfSXBE:C_XzQD3
R5
R1698
R1699
R1700
L0 27
R11
r1
31
R23
Z1826 n@s@d@f@f@a@s@x2
Z1827 !s100 zK84@IW2>K7L?3SQl8FLC1
!s85 0
vSDFFNARX1
Z1828 I5dRiQKEz?UjQFfc?6:JH@0
Z1829 VQYT3:=G?=?J0z^GPInoWA0
R5
R1705
R1706
R1707
L0 27
R11
r1
31
R23
Z1830 n@s@d@f@f@n@a@r@x1
Z1831 !s100 YfbYL5j@lBXXZ8gm;6F2Q2
!s85 0
vSDFFNARX2
Z1832 IPzLYezKUf_^Gf<OJgo]?j3
Z1833 V>N0Y[ejLi3S<jg?C47CW03
R5
R1712
R1713
R1714
L0 27
R11
r1
31
R23
Z1834 n@s@d@f@f@n@a@r@x2
Z1835 !s100 kgz5cYST]QMQjaFJ1]89Y3
!s85 0
vSDFFNASRX1
Z1836 IRMGzzK=CG>]^Wd855UhiF3
Z1837 VVflzbkD9kkVB=N199VRz`1
R5
R1719
R1720
R1721
L0 27
R11
r1
31
R23
Z1838 n@s@d@f@f@n@a@s@r@x1
Z1839 !s100 MW2oCI>L66jekSAV1jaNT0
!s85 0
vSDFFNASRX2
Z1840 IRz3[6WOLIafWS`BGBL=9J1
Z1841 VEU0R?BL=GgANz=9DAc[GU2
R5
R1730
R1731
R1732
L0 27
R11
r1
31
R23
Z1842 n@s@d@f@f@n@a@s@r@x2
Z1843 !s100 >PGOo2V0:c6Dz?FT=n]0K1
!s85 0
vSDFFNASX1
Z1844 I3<Y<@9>LN1oV27NoP_F2F1
Z1845 V3mSe3zgBbFNOHllQ2edTA3
R5
R1741
R1742
R1743
L0 27
R11
r1
31
R23
Z1846 n@s@d@f@f@n@a@s@x1
Z1847 !s100 SnzjUaVnMo3;3E9n_4_dH0
!s85 0
vSDFFNASX2
Z1848 I^no21cdZzWh10?Y@B[Y?11
Z1849 V1jOn]XDQOf=?1`NY3XM:B3
R5
R1748
R1749
R1750
L0 27
R11
r1
31
R23
Z1850 n@s@d@f@f@n@a@s@x2
Z1851 !s100 8]R<ST@A]2HGHLHd<nGVX3
!s85 0
vSDFFNX1
Z1852 IYP@8:TJbh^_6Dm9A_8<k`1
Z1853 VFZC:Dc;K^oMB<3kV==Mii1
R5
R1755
R1756
R1757
L0 27
R11
r1
31
R23
Z1854 n@s@d@f@f@n@x1
Z1855 !s100 KUNBPn]75K>1_48hzC[iX3
!s85 0
vSDFFNX2
Z1856 I?65?CFH<K`DCM?7?AmQ:O3
Z1857 VJ<6<9M;oBBGT^K@Y8aEG70
R5
R1762
R1763
R1764
L0 27
R11
r1
31
R23
Z1858 n@s@d@f@f@n@x2
Z1859 !s100 UV14T;4=XCM>mRk`e6^Zn1
!s85 0
vSDFFSSRX1
Z1860 IJDD`[ejcP;d5Cgo^kZU>C3
Z1861 V?G1d9@`=X=XSTFM[UdU<i2
R5
R1769
R1770
R1771
L0 27
R11
r1
31
R23
Z1862 n@s@d@f@f@s@s@r@x1
Z1863 !s100 eCUSQ?KB:XVSgfScOUj_P3
!s85 0
vSDFFSSRX2
Z1864 I8U;Zg;ha:MJBljm=?o>0<2
Z1865 V]5]UDVDP6cNBh`OU8VR2T0
R5
R1777
R1778
R1779
L0 27
R11
r1
31
R23
Z1866 n@s@d@f@f@s@s@r@x2
Z1867 !s100 L4mg5IkbGY?kgaMR;5hPS3
!s85 0
vSDFFX1
Z1868 IdnU:gS=KAk;49RWU9^o<O2
Z1869 V:eNc_@J1]bA2do:@OIA`M3
R5
R1784
R1785
R1786
L0 27
R11
r1
31
R23
Z1870 n@s@d@f@f@x1
Z1871 !s100 J2bcn5kbFY:;zCoBGjP7M3
!s85 0
vSDFFX2
Z1872 Ih;gCWKFOc=TT>Jg@1:n1?2
Z1873 V=2Q2?oV_M7TCN9oToGMSH1
R5
R1791
R1792
R1793
L0 27
R11
r1
31
R23
Z1874 n@s@d@f@f@x2
Z1875 !s100 96^_[A27NVh>VQbka9GY]3
!s85 0
vTNBUFFHX1
Z1876 Iao_<47hoJ9h=_UFD^m[z<1
Z1877 VBo]cZ7eOlh@5961O;TSkj0
R5
Z1878 w1213165115
Z1879 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
Z1880 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
L0 27
R11
r1
31
R23
Z1881 n@t@n@b@u@f@f@h@x1
Z1882 !s100 SeU><6L6m`1cbN4UfMJD:3
!s85 0
vTNBUFFHX16
Z1883 IcDDfdEz@U?F`PB>bAjgM00
Z1884 VOb[AMVTeM?Mi0P72SlCX00
R5
Z1885 w1213165114
Z1886 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
Z1887 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
L0 27
R11
r1
31
R23
Z1888 n@t@n@b@u@f@f@h@x16
Z1889 !s100 `DQ^bkmHbE1nzU4i3Fnf82
!s85 0
vTNBUFFHX2
Z1890 I@gCTm]2jaf8z2BD6LOmVi2
Z1891 Vb;GkO2cX:4EHCM]oZQjSz1
R5
R1878
Z1892 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
Z1893 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
L0 27
R11
r1
31
R23
Z1894 n@t@n@b@u@f@f@h@x2
Z1895 !s100 0?jh<TdY1l`R?Z9^NTXPm1
!s85 0
vTNBUFFHX32
Z1896 I6MoQMKH]a5B0dOUeLdfLD2
Z1897 V1NRY8NWziP:W:SMU`MIce1
R5
Z1898 w1213165116
Z1899 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
Z1900 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
L0 27
R11
r1
31
R23
Z1901 n@t@n@b@u@f@f@h@x32
Z1902 !s100 n]d?`7DzdLCF77in=cLfX0
!s85 0
vTNBUFFHX4
Z1903 IUQ7EW;1LJ1Mh?7i^L9bP43
Z1904 V2`3ZRFef3gSX9o]oBXKzl2
R5
R1898
Z1905 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
Z1906 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
L0 27
R11
r1
31
R23
Z1907 n@t@n@b@u@f@f@h@x4
Z1908 !s100 XND]dB1lUBL6mHD07W74T1
!s85 0
vTNBUFFHX8
Z1909 Ij<K1TO[70HBQl5O=0CXP:3
Z1910 VB`YP1KShMBSRYQBoDgJD50
R5
Z1911 w1213165117
Z1912 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
Z1913 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
L0 27
R11
r1
31
R23
Z1914 n@t@n@b@u@f@f@h@x8
Z1915 !s100 1FK9mYMQ1DEfmO8EP_VF[2
!s85 0
vXNOR2X1
Z1916 IJzE=A1koET9WjO8]TT]YR1
Z1917 VZM4:@K<7^;0<Ej5GiJb_V0
R5
R1911
Z1918 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
Z1919 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
L0 27
R11
r1
31
R23
Z1920 n@x@n@o@r2@x1
Z1921 !s100 8]39zEg2;zBT[]TTK`mB82
!s85 0
vXNOR2X2
Z1922 I]ZM5dCjCdX1G:fXdad_eG1
Z1923 VSJQUdkNnlAGWSaQA[h2hj0
R5
Z1924 w1213165118
Z1925 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
Z1926 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
L0 27
R11
r1
31
R23
Z1927 n@x@n@o@r2@x2
Z1928 !s100 2o=<9]U`m]2?^zRDQU95>0
!s85 0
vXNOR3X1
Z1929 IkH=GnbN=SHDNFjo5Bm7GL1
Z1930 VIN34NBIV^4W7S4NkE:bSm1
R5
Z1931 w1213165119
Z1932 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
Z1933 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
L0 27
R11
r1
31
R23
Z1934 n@x@n@o@r3@x1
Z1935 !s100 @A<NEAj0gdSk6E3kLQ32V3
!s85 0
vXNOR3X2
Z1936 IFKB1R:e28gVLSR?f_K6`[2
Z1937 V=DiPoO:U4_0n=9oSY<K?;1
R5
R1931
Z1938 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
Z1939 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
L0 27
R11
r1
31
R23
Z1940 n@x@n@o@r3@x2
Z1941 !s100 b[9I6`WJa@3`>PWT?IRBJ2
!s85 0
vXOR2X1
Z1942 IY`Wi_KYF4E47_[kB`b9Z63
Z1943 VB9Z:CMT]gWd<f5[HnEZKJ2
R5
Z1944 w1213165120
Z1945 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
Z1946 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
L0 27
R11
r1
31
R23
Z1947 n@x@o@r2@x1
Z1948 !s100 @`eW<_iH]CfH=ff6]SYOU3
!s85 0
vXOR2X2
Z1949 I;;Z;<4bE[nIEK9lJA7`Ez1
Z1950 V999P0P>W7FV;oK<^UJ?XH0
R5
R1944
Z1951 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
Z1952 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
L0 27
R11
r1
31
R23
Z1953 n@x@o@r2@x2
Z1954 !s100 bQ?F<]klKOJRzCY90VVKg0
!s85 0
vXOR3X1
Z1955 I`A`P47T;MT4_27dijdXFg2
Z1956 V1e]hKoGl2PkmgE>AhQ55j3
R5
Z1957 w1213165121
Z1958 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
Z1959 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
L0 27
R11
r1
31
R23
Z1960 n@x@o@r3@x1
Z1961 !s100 Z[=cgCIMHXdbl:]QQn[mM2
!s85 0
vXOR3X2
Z1962 IeBz?3`cS72Jce:]FiPn;C1
Z1963 VNGDh6G?QRhZ8l57FU]TAT3
R5
R1957
Z1964 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
Z1965 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
L0 27
R11
r1
31
R23
Z1966 n@x@o@r3@x2
Z1967 !s100 Vib[D:EhaIf0Ok?b]XK=@1
!s85 0
