
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    0.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015673    0.056042    0.191982    0.335519 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056042    0.000047    0.335566 v _214_/A (sg13g2_xnor2_1)
     1    0.001905    0.028845    0.066232    0.401797 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028845    0.000003    0.401800 v _300_/D (sg13g2_dfrbpq_1)
                                              0.401800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    0.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393537   clock uncertainty
                                  0.000000    0.393537   clock reconvergence pessimism
                                 -0.036700    0.356836   library hold time
                                              0.356836   data required time
---------------------------------------------------------------------------------------------
                                              0.356836   data required time
                                             -0.401800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.044964   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000013    0.143874 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009275    0.037157    0.176539    0.320413 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037157    0.000027    0.320440 v fanout78/A (sg13g2_buf_8)
     7    0.039659    0.029835    0.085495    0.405935 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029835    0.000090    0.406026 v _192_/A (sg13g2_xnor2_1)
     1    0.002019    0.028919    0.056965    0.462991 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028919    0.000004    0.462995 v _294_/D (sg13g2_dfrbpq_1)
                                              0.462995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000017    0.143879 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393879   clock uncertainty
                                  0.000000    0.393879   clock reconvergence pessimism
                                 -0.036632    0.357246   library hold time
                                              0.357246   data required time
---------------------------------------------------------------------------------------------
                                              0.357246   data required time
                                             -0.462995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.105748   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000013    0.143874 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009561    0.048372    0.183254    0.327128 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048372    0.000028    0.327156 ^ fanout78/A (sg13g2_buf_8)
     7    0.041051    0.033741    0.086009    0.413164 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.033743    0.000207    0.413372 ^ _128_/A (sg13g2_inv_2)
     5    0.020967    0.039584    0.046606    0.459978 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039584    0.000084    0.460062 v _293_/D (sg13g2_dfrbpq_1)
                                              0.460062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000013    0.143874 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393874   clock uncertainty
                                  0.000000    0.393874   clock reconvergence pessimism
                                 -0.040012    0.353862   library hold time
                                              0.353862   data required time
---------------------------------------------------------------------------------------------
                                              0.353862   data required time
                                             -0.460062   data arrival time
---------------------------------------------------------------------------------------------
                                              0.106200   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023008    0.047697    0.198510    0.342039 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047697    0.000088    0.342127 v _210_/B (sg13g2_xnor2_1)
     1    0.005309    0.046943    0.070454    0.412581 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046943    0.000005    0.412586 v _211_/B (sg13g2_xnor2_1)
     1    0.001982    0.028186    0.055449    0.468035 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.028186    0.000003    0.468038 v _299_/D (sg13g2_dfrbpq_2)
                                              0.468038   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393530   clock uncertainty
                                  0.000000    0.393530   clock reconvergence pessimism
                                 -0.036539    0.356990   library hold time
                                              0.356990   data required time
---------------------------------------------------------------------------------------------
                                              0.356990   data required time
                                             -0.468038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.111047   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043502    0.181852    0.325761 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043502    0.000022    0.325783 v fanout56/A (sg13g2_buf_8)
     8    0.037246    0.029238    0.087619    0.413403 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029239    0.000375    0.413777 v _195_/B (sg13g2_xor2_1)
     2    0.008684    0.044032    0.076266    0.490043 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044032    0.000006    0.490049 v _196_/B (sg13g2_xor2_1)
     1    0.001753    0.024625    0.051954    0.542003 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024625    0.000002    0.542005 v _295_/D (sg13g2_dfrbpq_1)
                                              0.542005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393894   clock uncertainty
                                  0.000000    0.393894   clock reconvergence pessimism
                                 -0.035271    0.358622   library hold time
                                              0.358622   data required time
---------------------------------------------------------------------------------------------
                                              0.358622   data required time
                                             -0.542005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.183383   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043502    0.181852    0.325761 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043502    0.000022    0.325783 v fanout56/A (sg13g2_buf_8)
     8    0.037246    0.029238    0.087619    0.413403 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029238    0.000238    0.413641 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004615    0.049025    0.096113    0.509754 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.049025    0.000024    0.509778 ^ _219_/A (sg13g2_inv_1)
     1    0.004202    0.024458    0.036514    0.546292 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024458    0.000028    0.546320 v _301_/D (sg13g2_dfrbpq_1)
                                              0.546320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393909   clock uncertainty
                                  0.000000    0.393909   clock reconvergence pessimism
                                 -0.035218    0.358691   library hold time
                                              0.358691   data required time
---------------------------------------------------------------------------------------------
                                              0.358691   data required time
                                             -0.546320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187629   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043502    0.181852    0.325761 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043502    0.000022    0.325783 v fanout56/A (sg13g2_buf_8)
     8    0.037246    0.029238    0.087619    0.413403 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029238    0.000227    0.413630 v _202_/B (sg13g2_xor2_1)
     2    0.009940    0.047621    0.081694    0.495324 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047621    0.000009    0.495333 v _204_/A (sg13g2_xor2_1)
     1    0.002307    0.025762    0.060766    0.556100 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025762    0.000006    0.556106 v _297_/D (sg13g2_dfrbpq_1)
                                              0.556106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393517   clock uncertainty
                                  0.000000    0.393517   clock reconvergence pessimism
                                 -0.035723    0.357793   library hold time
                                              0.357793   data required time
---------------------------------------------------------------------------------------------
                                              0.357793   data required time
                                             -0.556106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198312   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043502    0.181852    0.325761 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043502    0.000022    0.325783 v fanout56/A (sg13g2_buf_8)
     8    0.037246    0.029238    0.087619    0.413403 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029238    0.000263    0.413665 v _199_/B (sg13g2_xnor2_1)
     2    0.010721    0.075063    0.087244    0.500909 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.075063    0.000021    0.500930 v _200_/B (sg13g2_xor2_1)
     1    0.002640    0.026586    0.067933    0.568864 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026586    0.000009    0.568872 v _296_/D (sg13g2_dfrbpq_1)
                                              0.568872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000043    0.143904 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393904   clock uncertainty
                                  0.000000    0.393904   clock reconvergence pessimism
                                 -0.035893    0.358012   library hold time
                                              0.358012   data required time
---------------------------------------------------------------------------------------------
                                              0.358012   data required time
                                             -0.568872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210861   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012775    0.047429    0.184892    0.328438 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047429    0.000025    0.328462 v fanout65/A (sg13g2_buf_8)
     7    0.035769    0.028884    0.089049    0.417512 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028884    0.000175    0.417687 v _206_/A (sg13g2_xnor2_1)
     2    0.009503    0.069159    0.088797    0.506484 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.069159    0.000002    0.506486 v _208_/A (sg13g2_xor2_1)
     1    0.002273    0.025776    0.068775    0.575261 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025776    0.000006    0.575267 v _298_/D (sg13g2_dfrbpq_1)
                                              0.575267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393546   clock uncertainty
                                  0.000000    0.393546   clock reconvergence pessimism
                                 -0.035728    0.357818   library hold time
                                              0.357818   data required time
---------------------------------------------------------------------------------------------
                                              0.357818   data required time
                                             -0.575267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217449   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000111    1.089332 v _289_/A (sg13g2_inv_1)
     1    0.005741    0.036621    0.044779    1.134111 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036621    0.000013    1.134123 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.134123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393546   clock uncertainty
                                  0.000000    0.393546   clock reconvergence pessimism
                                 -0.105179    0.288367   library removal time
                                              0.288367   data required time
---------------------------------------------------------------------------------------------
                                              0.288367   data required time
                                             -1.134123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845756   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000360    1.180034 v _286_/A (sg13g2_inv_1)
     1    0.005375    0.031691    0.035970    1.216004 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031691    0.000006    1.216009 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.216009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393894   clock uncertainty
                                  0.000000    0.393894   clock reconvergence pessimism
                                 -0.103647    0.290246   library removal time
                                              0.290246   data required time
---------------------------------------------------------------------------------------------
                                              0.290246   data required time
                                             -1.216009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925763   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027903    0.000184    1.179858 v _285_/A (sg13g2_inv_1)
     1    0.005830    0.032285    0.037324    1.217182 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032285    0.000014    1.217196 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000017    0.143879 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393879   clock uncertainty
                                  0.000000    0.393879   clock reconvergence pessimism
                                 -0.103825    0.290054   library removal time
                                              0.290054   data required time
---------------------------------------------------------------------------------------------
                                              0.290054   data required time
                                             -1.217196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927142   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000319    1.179993 v _129_/A (sg13g2_inv_1)
     1    0.005941    0.032706    0.037654    1.217647 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032706    0.000018    1.217665 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000013    0.143874 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393874   clock uncertainty
                                  0.000000    0.393874   clock reconvergence pessimism
                                 -0.103951    0.289923   library removal time
                                              0.289923   data required time
---------------------------------------------------------------------------------------------
                                              0.289923   data required time
                                             -1.217665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927742   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027898    0.000041    1.179715 v _290_/A (sg13g2_inv_1)
     1    0.006279    0.033995    0.038665    1.218379 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033995    0.000023    1.218402 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.218402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393530   clock uncertainty
                                  0.000000    0.393530   clock reconvergence pessimism
                                 -0.104316    0.289214   library removal time
                                              0.289214   data required time
---------------------------------------------------------------------------------------------
                                              0.289214   data required time
                                             -1.218402   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929189   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000379    1.180053 v _287_/A (sg13g2_inv_1)
     1    0.006329    0.034185    0.038813    1.218866 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.034185    0.000027    1.218893 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000043    0.143904 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393904   clock uncertainty
                                  0.000000    0.393904   clock reconvergence pessimism
                                 -0.104394    0.289510   library removal time
                                              0.289510   data required time
---------------------------------------------------------------------------------------------
                                              0.289510   data required time
                                             -1.218893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929383   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000378    1.180052 v _292_/A (sg13g2_inv_1)
     1    0.007308    0.037955    0.041733    1.221785 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.037955    0.000052    1.221837 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221837   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000048    0.143909 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393909   clock uncertainty
                                  0.000000    0.393909   clock reconvergence pessimism
                                 -0.105523    0.288387   library removal time
                                              0.288387   data required time
---------------------------------------------------------------------------------------------
                                              0.288387   data required time
                                             -1.221837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.933450   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027898    0.000043    1.179717 v _288_/A (sg13g2_inv_1)
     1    0.007736    0.039609    0.043011    1.222729 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.039609    0.000060    1.222788 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.222788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393517   clock uncertainty
                                  0.000000    0.393517   clock reconvergence pessimism
                                 -0.106073    0.287443   library removal time
                                              0.287443   data required time
---------------------------------------------------------------------------------------------
                                              0.287443   data required time
                                             -1.222788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.935345   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000375    1.180049 v _291_/A (sg13g2_inv_1)
     1    0.009739    0.047403    0.048980    1.229029 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.047404    0.000129    1.229157 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.229157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    0.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393537   clock uncertainty
                                  0.000000    0.393537   clock reconvergence pessimism
                                 -0.108407    0.285130   library removal time
                                              0.285130   data required time
---------------------------------------------------------------------------------------------
                                              0.285130   data required time
                                             -1.229157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944027   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    0.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015673    0.056042    0.191982    0.335519 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056042    0.000017    0.335536 v output2/A (sg13g2_buf_1)
     1    0.010171    0.040923    0.091260    0.426795 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.040923    0.000120    0.426916 v sign (out)
                                              0.426916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.426916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.176916   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    0.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015673    0.056042    0.191982    0.335519 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056042    0.000041    0.335560 v _127_/A (sg13g2_inv_1)
     1    0.006379    0.039575    0.047915    0.383475 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039575    0.000064    0.383539 ^ output3/A (sg13g2_buf_1)
     1    0.012579    0.059626    0.092553    0.476092 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.059626    0.000220    0.476312 ^ signB (out)
                                              0.476312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476312   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226312   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000171    0.435764 ^ _281_/A (sg13g2_nor2_1)
     1    0.006582    0.031119    0.042432    0.478196 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031119    0.000072    0.478268 v output35/A (sg13g2_buf_1)
     1    0.010537    0.041451    0.081489    0.559758 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.041451    0.000135    0.559892 v sine_out[8] (out)
                                              0.559892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.559892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309892   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010338    0.051323    0.185290    0.328807 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051323    0.000055    0.328862 ^ fanout70/A (sg13g2_buf_8)
     5    0.030067    0.029033    0.083139    0.412001 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029033    0.000117    0.412117 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005679    0.038080    0.063532    0.475649 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.038080    0.000052    0.475701 v output6/A (sg13g2_buf_1)
     1    0.010588    0.041757    0.084599    0.560300 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.041757    0.000135    0.560435 v sine_out[11] (out)
                                              0.560435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560435   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310435   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000104    0.427940 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004662    0.023594    0.060414    0.488355 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.023594    0.000031    0.488385 v output13/A (sg13g2_buf_1)
     1    0.008180    0.034305    0.072490    0.560876 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034305    0.000055    0.560931 v sine_out[18] (out)
                                              0.560931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560931   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310931   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029725    0.000308    0.435901 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.007011    0.054767    0.063502    0.499402 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.054767    0.000079    0.499482 v output15/A (sg13g2_buf_1)
     1    0.012210    0.046935    0.095757    0.595239 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.046935    0.000200    0.595438 v sine_out[1] (out)
                                              0.595438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.595438   data arrival time
---------------------------------------------------------------------------------------------
                                              1.345438   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033699    0.000334    0.412423 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.008373    0.066099    0.083318    0.495741 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.066099    0.000118    0.495859 v output28/A (sg13g2_buf_1)
     1    0.016552    0.060179    0.111377    0.607236 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.060181    0.000432    0.607668 v sine_out[31] (out)
                                              0.607668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.607668   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357668   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000017    0.143879 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.012656    0.061896    0.192289    0.336168 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.061896    0.000023    0.336191 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.005235    0.024873    0.078469    0.414659 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024873    0.000034    0.414693 v _179_/B (sg13g2_nand2_1)
     2    0.007461    0.042915    0.047339    0.462032 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042915    0.000023    0.462055 ^ _180_/B (sg13g2_nand2_1)
     1    0.004691    0.039637    0.058700    0.520755 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039637    0.000030    0.520786 v output24/A (sg13g2_buf_1)
     1    0.012555    0.047665    0.090104    0.610890 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.047665    0.000217    0.611107 v sine_out[28] (out)
                                              0.611107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.611107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.361107   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033698    0.000300    0.412390 ^ _140_/B (sg13g2_nor2_2)
     5    0.018582    0.037876    0.048397    0.460787 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037876    0.000016    0.460803 v _169_/A (sg13g2_nand2_1)
     1    0.003447    0.028101    0.035498    0.496301 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028101    0.000004    0.496305 ^ _170_/B (sg13g2_nand2_1)
     1    0.005975    0.044795    0.059054    0.555359 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.044795    0.000057    0.555416 v output20/A (sg13g2_buf_1)
     1    0.008916    0.036980    0.083348    0.638764 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.036980    0.000079    0.638843 v sine_out[24] (out)
                                              0.638843   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.638843   data arrival time
---------------------------------------------------------------------------------------------
                                              1.388843   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000061    0.427897 ^ fanout64/A (sg13g2_buf_8)
     8    0.030989    0.028592    0.074178    0.502075 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028592    0.000067    0.502142 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.005638    0.039516    0.063175    0.565317 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039516    0.000049    0.565366 v output11/A (sg13g2_buf_1)
     1    0.008353    0.035207    0.079705    0.645071 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.035207    0.000060    0.645131 v sine_out[16] (out)
                                              0.645131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.645131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.395131   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000088    0.435681 ^ _130_/B (sg13g2_nor2_1)
     2    0.011155    0.042179    0.050002    0.485683 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042179    0.000079    0.485763 v _284_/A (sg13g2_and2_1)
     1    0.007792    0.033947    0.083570    0.569333 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033947    0.000104    0.569436 v output7/A (sg13g2_buf_1)
     1    0.009437    0.038252    0.079995    0.649432 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.038252    0.000097    0.649529 v sine_out[12] (out)
                                              0.649529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.649529   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399529   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000111    0.427947 ^ _135_/A (sg13g2_nor2_1)
     1    0.003894    0.025086    0.036830    0.464777 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.025086    0.000013    0.464790 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.024549    0.031030    0.495821 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024549    0.000002    0.495822 ^ _175_/B (sg13g2_nand2_1)
     1    0.006886    0.049299    0.061621    0.557443 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.049299    0.000079    0.557523 v output22/A (sg13g2_buf_1)
     1    0.012037    0.046312    0.092976    0.650499 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.046312    0.000203    0.650702 v sine_out[26] (out)
                                              0.650702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.650702   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400702   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033695    0.000204    0.412293 ^ _153_/A (sg13g2_nor2_1)
     3    0.011250    0.042491    0.055590    0.467883 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.042491    0.000036    0.467919 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.046142    0.069467    0.537386 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.046142    0.000005    0.537391 ^ _160_/B (sg13g2_nor2_1)
     1    0.004885    0.026966    0.039936    0.577327 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026966    0.000034    0.577362 v output14/A (sg13g2_buf_1)
     1    0.008440    0.035151    0.074566    0.651928 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.035151    0.000063    0.651991 v sine_out[19] (out)
                                              0.651991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.651991   data arrival time
---------------------------------------------------------------------------------------------
                                              1.401991   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033698    0.000300    0.412390 ^ _140_/B (sg13g2_nor2_2)
     5    0.018582    0.037876    0.048397    0.460787 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037876    0.000013    0.460800 v _144_/A (sg13g2_nand2_1)
     2    0.007412    0.041898    0.047784    0.508584 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041898    0.000033    0.508616 ^ _212_/B (sg13g2_nor2_1)
     2    0.010864    0.043614    0.054294    0.562910 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.043614    0.000135    0.563045 v output26/A (sg13g2_buf_1)
     1    0.011780    0.045426    0.089908    0.652953 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.045426    0.000181    0.653134 v sine_out[2] (out)
                                              0.653134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.653134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.403134   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000061    0.427897 ^ fanout64/A (sg13g2_buf_8)
     8    0.030989    0.028592    0.074178    0.502075 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028592    0.000099    0.502174 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.005069    0.041817    0.071980    0.574154 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.041817    0.000038    0.574192 v output12/A (sg13g2_buf_1)
     1    0.008353    0.035264    0.080687    0.654878 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.035264    0.000060    0.654939 v sine_out[17] (out)
                                              0.654939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404939   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033698    0.000300    0.412390 ^ _140_/B (sg13g2_nor2_2)
     5    0.018582    0.037876    0.048397    0.460787 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037876    0.000013    0.460800 v _144_/A (sg13g2_nand2_1)
     2    0.007412    0.041898    0.047784    0.508584 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041898    0.000032    0.508615 ^ _145_/B (sg13g2_nand2_1)
     1    0.005827    0.045433    0.063253    0.571869 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045433    0.000054    0.571923 v output9/A (sg13g2_buf_1)
     1    0.009437    0.038520    0.084904    0.656827 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.038520    0.000097    0.656924 v sine_out[14] (out)
                                              0.656924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.656924   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406924   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010338    0.051323    0.185290    0.328807 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051323    0.000055    0.328862 ^ fanout70/A (sg13g2_buf_8)
     5    0.030067    0.029033    0.083139    0.412001 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029033    0.000052    0.412053 ^ fanout68/A (sg13g2_buf_8)
     8    0.032465    0.029107    0.073214    0.485267 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029107    0.000144    0.485410 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.007483    0.061368    0.077766    0.563176 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.061368    0.000091    0.563267 v output29/A (sg13g2_buf_1)
     1    0.013518    0.050974    0.101833    0.665100 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050974    0.000261    0.665360 v sine_out[32] (out)
                                              0.665360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.665360   data arrival time
---------------------------------------------------------------------------------------------
                                              1.415360   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029725    0.000284    0.435877 ^ _255_/A (sg13g2_nor4_1)
     1    0.003395    0.032103    0.040448    0.476325 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032103    0.000005    0.476331 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006938    0.080948    0.079790    0.556120 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080948    0.000077    0.556197 ^ output4/A (sg13g2_buf_1)
     1    0.012556    0.060412    0.110313    0.666510 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.060412    0.000216    0.666726 ^ sine_out[0] (out)
                                              0.666726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.666726   data arrival time
---------------------------------------------------------------------------------------------
                                              1.416726   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000040    0.337077 ^ fanout63/A (sg13g2_buf_2)
     4    0.025214    0.061660    0.114234    0.451311 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061660    0.000237    0.451548 ^ fanout62/A (sg13g2_buf_8)
     8    0.030865    0.029841    0.088489    0.540037 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029841    0.000193    0.540229 ^ _275_/A (sg13g2_nor2_1)
     1    0.008479    0.036800    0.047070    0.587300 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.036800    0.000122    0.587422 v output30/A (sg13g2_buf_1)
     1    0.011780    0.045285    0.086982    0.674404 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.045285    0.000181    0.674586 v sine_out[3] (out)
                                              0.674586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.674586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.424586   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000061    0.427897 ^ fanout64/A (sg13g2_buf_8)
     8    0.030989    0.028592    0.074178    0.502075 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028592    0.000129    0.502204 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006955    0.052227    0.075308    0.577512 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.052227    0.000078    0.577590 v output23/A (sg13g2_buf_1)
     1    0.013171    0.049760    0.097040    0.674630 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.049760    0.000243    0.674873 v sine_out[27] (out)
                                              0.674873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.674873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.424873   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000088    0.435681 ^ _130_/B (sg13g2_nor2_1)
     2    0.011155    0.042179    0.050002    0.485683 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042179    0.000098    0.485781 v _136_/B (sg13g2_nand2b_2)
     4    0.017353    0.047113    0.052053    0.537835 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047114    0.000109    0.537944 ^ _277_/A (sg13g2_nor2_1)
     1    0.007686    0.038145    0.052315    0.590259 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.038145    0.000102    0.590361 v output32/A (sg13g2_buf_1)
     1    0.011421    0.044239    0.086676    0.677037 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.044239    0.000167    0.677204 v sine_out[5] (out)
                                              0.677204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.677204   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000088    0.435681 ^ _130_/B (sg13g2_nor2_1)
     2    0.011155    0.042179    0.050002    0.485683 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042179    0.000098    0.485781 v _136_/B (sg13g2_nand2b_2)
     4    0.017353    0.047113    0.052053    0.537835 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047114    0.000119    0.537954 ^ _278_/A (sg13g2_nor2_1)
     1    0.007962    0.038923    0.053039    0.590993 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.038923    0.000109    0.591102 v output33/A (sg13g2_buf_1)
     1    0.011160    0.043477    0.086367    0.677469 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.043477    0.000157    0.677626 v sine_out[6] (out)
                                              0.677626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.677626   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427626   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000088    0.435681 ^ _130_/B (sg13g2_nor2_1)
     2    0.011155    0.042179    0.050002    0.485683 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042179    0.000098    0.485781 v _136_/B (sg13g2_nand2b_2)
     4    0.017353    0.047113    0.052053    0.537835 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047113    0.000033    0.537868 ^ _279_/A (sg13g2_nor2_1)
     1    0.008148    0.039450    0.053526    0.591393 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.039450    0.000115    0.591509 v output34/A (sg13g2_buf_1)
     1    0.011153    0.043467    0.086575    0.678084 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043467    0.000157    0.678241 v sine_out[7] (out)
                                              0.678241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.678241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.428241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023008    0.047697    0.198510    0.342039 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047697    0.000066    0.342106 v fanout61/A (sg13g2_buf_8)
     8    0.030614    0.027208    0.087331    0.429437 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.027208    0.000084    0.429521 v fanout60/A (sg13g2_buf_1)
     6    0.023535    0.079111    0.111785    0.541306 v fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.079111    0.000321    0.541627 v _162_/B1 (sg13g2_a21oi_1)
     1    0.003340    0.046033    0.057832    0.599458 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046033    0.000011    0.599469 ^ output16/A (sg13g2_buf_1)
     1    0.008440    0.043652    0.083241    0.682710 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043652    0.000063    0.682773 ^ sine_out[20] (out)
                                              0.682773   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.682773   data arrival time
---------------------------------------------------------------------------------------------
                                              1.432773   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010338    0.051323    0.185290    0.328807 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051323    0.000055    0.328862 ^ fanout70/A (sg13g2_buf_8)
     5    0.030067    0.029033    0.083139    0.412001 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029033    0.000126    0.412127 ^ fanout66/A (sg13g2_buf_2)
     8    0.027602    0.065585    0.101809    0.513936 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.065585    0.000050    0.513986 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.007436    0.043061    0.086475    0.600462 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.043061    0.000095    0.600557 v output8/A (sg13g2_buf_1)
     1    0.009437    0.038465    0.083891    0.684447 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.038465    0.000097    0.684544 v sine_out[13] (out)
                                              0.684544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.684544   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434544   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010338    0.051323    0.185290    0.328807 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051323    0.000055    0.328862 ^ fanout70/A (sg13g2_buf_8)
     5    0.030067    0.029033    0.083139    0.412001 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029033    0.000126    0.412127 ^ fanout66/A (sg13g2_buf_2)
     8    0.027602    0.065585    0.101809    0.513936 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.065585    0.000106    0.514042 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007184    0.042320    0.085327    0.599369 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.042320    0.000088    0.599457 v output36/A (sg13g2_buf_1)
     1    0.010537    0.041697    0.086287    0.685743 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.041697    0.000135    0.685878 v sine_out[9] (out)
                                              0.685878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.685878   data arrival time
---------------------------------------------------------------------------------------------
                                              1.435878   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000088    0.435681 ^ _130_/B (sg13g2_nor2_1)
     2    0.011155    0.042179    0.050002    0.485683 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042179    0.000098    0.485781 v _136_/B (sg13g2_nand2b_2)
     4    0.017353    0.047113    0.052053    0.537835 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047113    0.000043    0.537878 ^ _276_/A (sg13g2_nor2_1)
     1    0.010072    0.044999    0.058561    0.596439 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.045017    0.000179    0.596618 v output31/A (sg13g2_buf_1)
     1    0.011725    0.045289    0.090372    0.686989 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.045289    0.000180    0.687169 v sine_out[4] (out)
                                              0.687169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.687169   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437169   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010338    0.051323    0.185290    0.328807 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051323    0.000055    0.328862 ^ fanout70/A (sg13g2_buf_8)
     5    0.030067    0.029033    0.083139    0.412001 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029033    0.000126    0.412127 ^ fanout66/A (sg13g2_buf_2)
     8    0.027602    0.065585    0.101809    0.513936 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.065585    0.000083    0.514019 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.007589    0.043516    0.087173    0.601193 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.043516    0.000098    0.601291 v output5/A (sg13g2_buf_1)
     1    0.010762    0.042391    0.087354    0.688645 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.042391    0.000142    0.688788 v sine_out[10] (out)
                                              0.688788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.688788   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438788   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175612    0.319506 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036048    0.000015    0.319521 v fanout74/A (sg13g2_buf_8)
     8    0.039348    0.029695    0.084822    0.404343 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029696    0.000265    0.404608 v _137_/C (sg13g2_nand3_1)
     5    0.018998    0.088154    0.089035    0.493643 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.088154    0.000051    0.493695 ^ _166_/A (sg13g2_nor2_1)
     1    0.003224    0.024167    0.055501    0.549195 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.024167    0.000004    0.549200 v _167_/B (sg13g2_nor2_1)
     1    0.004904    0.057310    0.060302    0.609502 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.057310    0.000034    0.609536 ^ output19/A (sg13g2_buf_1)
     1    0.008916    0.045800    0.089478    0.699015 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.045800    0.000079    0.699093 ^ sine_out[23] (out)
                                              0.699093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.699093   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449093   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009179    0.048551    0.182157    0.326050 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048551    0.000015    0.326066 ^ fanout74/A (sg13g2_buf_8)
     8    0.040956    0.033688    0.086024    0.412090 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033698    0.000300    0.412390 ^ _140_/B (sg13g2_nor2_2)
     5    0.018582    0.037876    0.048397    0.460787 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037876    0.000009    0.460797 v _152_/B (sg13g2_nor2_2)
     4    0.018647    0.091472    0.092420    0.553217 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.091473    0.000168    0.553385 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003015    0.019179    0.079853    0.633238 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019179    0.000007    0.633245 v output18/A (sg13g2_buf_1)
     1    0.008916    0.036367    0.072411    0.705656 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.036367    0.000079    0.705735 v sine_out[22] (out)
                                              0.705735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.705735   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455735   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000030    0.143530 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023572    0.059513    0.204595    0.348124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059513    0.000068    0.348192 ^ fanout61/A (sg13g2_buf_8)
     8    0.030829    0.029724    0.087401    0.435593 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029724    0.000094    0.435687 ^ _131_/B (sg13g2_or2_1)
     6    0.021564    0.094443    0.117386    0.553073 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.094443    0.000056    0.553128 ^ _149_/A (sg13g2_nand2_1)
     1    0.004651    0.039521    0.070574    0.623702 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.039521    0.000031    0.623734 v output10/A (sg13g2_buf_1)
     1    0.009437    0.038382    0.082378    0.706111 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.038382    0.000097    0.706208 v sine_out[15] (out)
                                              0.706208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.706208   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456208   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000111    0.427947 ^ _181_/A (sg13g2_and2_1)
     4    0.014539    0.071216    0.113579    0.541526 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071216    0.000016    0.541542 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.010170    0.047201    0.064213    0.605754 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.047201    0.000180    0.605935 v output27/A (sg13g2_buf_1)
     1    0.016552    0.059865    0.103189    0.709123 v output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.059867    0.000432    0.709555 v sine_out[30] (out)
                                              0.709555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.709555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459555   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000046    0.143546 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013148    0.062061    0.193491    0.337037 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062061    0.000025    0.337062 ^ fanout65/A (sg13g2_buf_8)
     7    0.036179    0.032177    0.090774    0.427836 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032177    0.000111    0.427947 ^ _181_/A (sg13g2_and2_1)
     4    0.014539    0.071216    0.113579    0.541526 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071216    0.000015    0.541541 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.010337    0.047723    0.064723    0.606264 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.047723    0.000186    0.606450 v output25/A (sg13g2_buf_1)
     1    0.016552    0.059874    0.103415    0.709865 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.059876    0.000432    0.710297 v sine_out[29] (out)
                                              0.710297   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.710297   data arrival time
---------------------------------------------------------------------------------------------
                                              1.460297   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000032    0.143894 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175612    0.319506 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036048    0.000015    0.319521 v fanout74/A (sg13g2_buf_8)
     8    0.039348    0.029695    0.084822    0.404343 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029697    0.000335    0.404678 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016740    0.092752    0.086120    0.490799 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.092752    0.000016    0.490815 ^ _171_/A (sg13g2_nand2_1)
     1    0.004752    0.045625    0.070514    0.561329 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.045625    0.000027    0.561356 v _172_/B (sg13g2_nand2_1)
     1    0.008346    0.043521    0.058262    0.619618 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043522    0.000117    0.619735 ^ output21/A (sg13g2_buf_1)
     1    0.012383    0.058938    0.093682    0.713417 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.058938    0.000208    0.713625 ^ sine_out[25] (out)
                                              0.713625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.713625   data arrival time
---------------------------------------------------------------------------------------------
                                              1.463625   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    0.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    0.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000017    0.143516 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.010052    0.039426    0.178214    0.321730 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.039426    0.000053    0.321784 v fanout70/A (sg13g2_buf_8)
     5    0.029405    0.026543    0.082971    0.404755 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026543    0.000051    0.404806 v fanout68/A (sg13g2_buf_8)
     8    0.031916    0.026953    0.077683    0.482488 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.026953    0.000129    0.482617 v _150_/B (sg13g2_and2_1)
     3    0.010149    0.041476    0.088426    0.571043 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041476    0.000014    0.571057 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003637    0.037166    0.070204    0.641261 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037166    0.000014    0.641275 ^ output17/A (sg13g2_buf_1)
     1    0.008440    0.043402    0.079434    0.720709 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.043402    0.000063    0.720772 ^ sine_out[21] (out)
                                              0.720772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.720772   data arrival time
---------------------------------------------------------------------------------------------
                                              1.470772   slack (MET)



