{
  "data": [
    {
      "id": "MDEwOlJlcG9zaXRvcnkyNDU0NjcyNzQ=",
      "name": "ASIC for Sparse Matrix Vector Multiplication",
      "createdAt": "2020-03-06T16:26:54Z",
      "url": "https://github.com/JeterHwang/ICEXP-final-project",
      "description": "This project aims to design an Application Specific Integrated Circuit (ASIC) that can perform sparse Matrix vector multiplication. We start from Verilog programming, then gate-level synthesis, transistor level layout, and finally tape-out our chip in UMC.",
      "isFork": false,
      "languages": [
        {
          "name": "Verilog",
          "iconifyClass": "vscode-icons:file-type-verilog"
        }
      ]
    },
    {
      "id": "MDEwOlJlcG9zaXRvcnkyNjkwNzUwMjM=",
      "name": "RISCV CPU",
      "createdAt": "2021-05-20T11:53:55Z",
      "url": "https://github.com/JeterHwang/DSD/tree/master/RISCV",
      "description": "This project is the final project of Digital System Design. The requirement is realizing a few common CPU features, such as cache prefetch and branch prediction, in verilog. The final result should not only pass the testbench provided by TA, but also have lowest latency if possible.",
      "isFork": false,
      "languages": [
        {
          "name": "Verilog",
          "iconifyClass": "vscode-icons:file-type-verilog"
        }
      ]
    },
    {
      "id": "MDEwOlJlcG9zaXRvcnkyNzM1MTI1NTE=",
      "name": "Gobang AI on FPGA",
      "createdAt": "2020-12-2T14:24:55Z",
      "url": "https://github.com/JeterHwang/DClab-team04",
      "description": "This project is the final project of Electrical Engineering Lab (Digital Circuit). We make a web-based Gobang(五子棋) AI with Altera DE2-115 FPGA. The AI can predict the move of its opponent and thus make defensive or offensive move. To provide a better environment for users, we construct a graphical chess board with Javascript so that users can play with FPGA.",
      "isFork": false,
      "languages": [
        {
          "name": "System Verilog",
          "iconifyClass": "vscode-icons:file-type-light-systemverilog"
        },
        {
          "name": "Python",
          "iconifyClass": "logos-python"
        },
        {
          "name": "JavaScript",
          "iconifyClass": "logos-javascript"
        }
      ]
    },
    {
      "id": "MDEwOlJlcG9zaXRvcnkxNTU5NTE3NTk=",
      "name": "Quantizable OFA Network",
      "createdAt": "2018-11-03T05:00:56Z",
      "url": "https://github.com/JeterHwang/ofa2.0",
      "description": "",
      "isFork": false,
      "languages": [
        {
          "name": "Python",
          "iconifyClass": "logos-python"
        }
      ]
    },
    {
      "id": "MDEwOlJlcG9zaXRvcnkyMDIxNDc4ODA=",
      "name": "Fast MSA Algorithm on Large Protein Data",
      "createdAt": "2019-08-13T13:13:00Z",
      "url": "https://github.com/JeterHwang/guide-tree",
      "description": "This Project is advised by Porf. Yi-Chang Lu, and it aims to find a faster multiple sequence alignment(MSA) algorithm when dealing with millions of protein sequences",
      "isFork": false,
      "languages": [
        {
          "name": "Python",
          "iconifyClass": "logos-python"
        }
      ]
    },
    {
      "id": "MDEwOlJlcG9zaXRvcnkxODIxMjk3NTQ=",
      "name": "Topic Transfer Chatbot",
      "createdAt": "2019-04-18T17:25:51Z",
      "url": "https://github.com/JeterHwang/ADL22-Final",
      "description": "",
      "isFork": false,
      "languages": [
        {
          "name": "Python",
          "iconifyClass": "logos-python"
        }
      ]
    }
  ]
}
