<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32F0xx__defines.html">STM32F0xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F0xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines.png" border="0" usemap="#agroup____rcc____defines" alt=""/></div>
<map name="agroup____rcc____defines" id="agroup____rcc____defines">
<area shape="rect" href="group__STM32F0xx__defines.html" title="Defined Constants and Types for the STM32F0xx series." alt="" coords="5,406,156,431"/>
<area shape="rect" title="Defined Constants and Types for the STM32F0xx Reset and Clock Control" alt="" coords="204,406,307,431"/>
<area shape="rect" href="group__rcc__ahbenr__en.html" title=" " alt="" coords="379,5,545,45"/>
<area shape="rect" href="group__rcc__ahbrstr__rst.html" title=" " alt="" coords="361,70,563,95"/>
<area shape="rect" href="group__rcc__apb1enr__en.html" title=" " alt="" coords="379,120,545,160"/>
<area shape="rect" href="group__rcc__apb1rstr__rst.html" title=" " alt="" coords="381,184,543,224"/>
<area shape="rect" href="group__rcc__apb2enr__en.html" title=" " alt="" coords="375,248,549,288"/>
<area shape="rect" href="group__rcc__apb2rstr__rst.html" title=" " alt="" coords="381,312,543,352"/>
<area shape="rect" href="group__rcc__cfgr2__prediv.html" title=" " alt="" coords="378,377,546,402"/>
<area shape="rect" href="group__rcc__cfgr3__uart__choices.html" title=" " alt="" coords="380,427,544,467"/>
<area shape="rect" href="group__rcc__cfgr3__uart__clksel.html" title=" " alt="" coords="355,491,569,517"/>
<area shape="rect" href="group__rcc__cfgr__ahbpre.html" title=" " alt="" coords="371,541,553,581"/>
<area shape="rect" href="group__rcc__cfgr__apb1pre.html" title=" " alt="" coords="371,605,553,645"/>
<area shape="rect" href="group__rcc__cfgr__hsepre.html" title=" " alt="" coords="377,669,547,709"/>
<area shape="rect" href="group__rcc__cfgr__pcs.html" title=" " alt="" coords="369,734,555,759"/>
<area shape="rect" href="group__rcc__cfgr__pmf.html" title=" " alt="" coords="363,784,561,824"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cfgr__pmf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html">PLLMUL: PLL multiplication factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__hsepre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html">PLLXTPRE: HSE divider for PLL source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pcs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html">PLLSRC: PLL Clock source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apb1pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__ahbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_APHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APPB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr2__prediv"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr2__prediv.html">PLL source predividers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr3__uart__choices"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr3__uart__choices.html">UART for clock source selecting</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr3__uart__clksel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr3__uart__clksel.html">UART Clock source selections</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td></tr>
<tr class="separator:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6912e879823f06f07b1b81b8889b4670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6912e879823f06f07b1b81b8889b4670">RCC_CFGR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td></tr>
<tr class="separator:ga6912e879823f06f07b1b81b8889b4670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9add20a98b0c495f01854ac661cbb47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9add20a98b0c495f01854ac661cbb47f">RCC_CR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td></tr>
<tr class="separator:ga9add20a98b0c495f01854ac661cbb47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994d01f8a345bb7aee60b30495511a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga994d01f8a345bb7aee60b30495511a8c">RCC_CR_HSICAL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga994d01f8a345bb7aee60b30495511a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga994d01f8a345bb7aee60b30495511a8c">RCC_CR_HSICAL_SHIFT</a>)</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2514c6e831f2baea68fd08626e69c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc2514c6e831f2baea68fd08626e69c5">RCC_CR_HSITRIM_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafc2514c6e831f2baea68fd08626e69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;(0x1F &lt;&lt; <a class="el" href="group__rcc__defines.html#gafc2514c6e831f2baea68fd08626e69c5">RCC_CR_HSITRIM_SHIFT</a>)</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;(4 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377674783b059ad394bffa7c435d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4377674783b059ad394bffa7c435d816">RCC_CFGR_MCOPRE_DIV32</a>&#160;&#160;&#160;(5 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga4377674783b059ad394bffa7c435d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733cee28eca0dbfb1003b741d8115a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga733cee28eca0dbfb1003b741d8115a72">RCC_CFGR_MCOPRE_DIV64</a>&#160;&#160;&#160;(6 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga733cee28eca0dbfb1003b741d8115a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">RCC_CFGR_MCOPRE_DIV128</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312a8b71910c2651fecef435f8fc8a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">RCC_CFGR_MCO_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga312a8b71910c2651fecef435f8fc8a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">RCC_CFGR_MCO_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">RCC_CFGR_MCO_NOCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae5cca64c29290cda14213761e3f69830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22e8103039b7834241c0721bf4852c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae22e8103039b7834241c0721bf4852c9">RCC_CFGR_MCO_HSI48</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae22e8103039b7834241c0721bf4852c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab58447b7a74aec862cf32a6e1501bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;(0x0F &lt;&lt; <a class="el" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;(1&lt;&lt;17)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;(1&lt;&lt;16)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722746e1fb103f639e555f7e4e42210b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga722746e1fb103f639e555f7e4e42210b">RCC_CFGR_PLLSRC0</a>&#160;&#160;&#160;(1&lt;&lt;15)</td></tr>
<tr class="separator:ga722746e1fb103f639e555f7e4e42210b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;(1&lt;&lt;14)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799db1d60d1ea18f31ac93318b38c6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga799db1d60d1ea18f31ac93318b38c6a0">RCC_CFGR_PPRE_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga799db1d60d1ea18f31ac93318b38c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;(0xf &lt;&lt; <a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437d3c7d4232b6563cda9b2789d2b7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">RCC_CFGR_HPRE_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga437d3c7d4232b6563cda9b2789d2b7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3150fb32648aa5f4bf5bbfcbea9aa397">RCC_CFGR_SWS_HSI48</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab06b799bbd940b14dd547c4d7cd3cd3c">RCC_CFGR_SW_HSI48</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6692a9bfd5dabbeb87782224cbe2544c">RCC_CIR_HSI48RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e828b0c59a12915dd35424f3c67de64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0e828b0c59a12915dd35424f3c67de64">RCC_CIR_HSI48RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0e828b0c59a12915dd35424f3c67de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0910dec50aab8a6dc66038a045d07817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0910dec50aab8a6dc66038a045d07817">RCC_BDCR_RTCSEL_NOCLK</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td></tr>
<tr class="separator:ga0910dec50aab8a6dc66038a045d07817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee9e931128783f6810716c7ab939d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaee9e931128783f6810716c7ab939d64">RCC_BDCR_LSEDRV_LOW</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td></tr>
<tr class="separator:gaaee9e931128783f6810716c7ab939d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223d653383b40fb35f8c9bdc825c94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0223d653383b40fb35f8c9bdc825c94b">RCC_BDCR_LSEDRV_MEDLO</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td></tr>
<tr class="separator:ga0223d653383b40fb35f8c9bdc825c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679a37025bccd1c82adddcdff899f112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga679a37025bccd1c82adddcdff899f112">RCC_BDCR_LSEDRV_MEDHI</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td></tr>
<tr class="separator:ga679a37025bccd1c82adddcdff899f112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd445a1d66025dcc49212d5783a3059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7dd445a1d66025dcc49212d5783a3059">RCC_BDCR_LSEDRV_HIGH</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td></tr>
<tr class="separator:ga7dd445a1d66025dcc49212d5783a3059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b9895740ececda428da1f54959aa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf6b9895740ececda428da1f54959aa16">RCC_CSR_RESET_FLAGS</a></td></tr>
<tr class="separator:gaf6b9895740ececda428da1f54959aa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b69a225968d4cc74a0390b729a3baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga27b69a225968d4cc74a0390b729a3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa381b73b12b2a91d2f27df05cbbfcc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa381b73b12b2a91d2f27df05cbbfcc79">RCC_CFGR3_USARTxSW_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaa381b73b12b2a91d2f27df05cbbfcc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga881ce9886f29873a0e3f11c378e96cf0">RCC_CFGR3_ADCSW</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503920c61d15d8950905089bea2957cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga503920c61d15d8950905089bea2957cf">RCC_CFGR3_USBSW</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga503920c61d15d8950905089bea2957cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3b9205dcc951e615711998db2ac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0af3b9205dcc951e615711998db2ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2d49d45df299ff751fb904570d070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gae5a2d49d45df299ff751fb904570d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbcaedf81671893accac7e836f377fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5dbcaedf81671893accac7e836f377fe">RCC_CR2_HSI48CAL_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5dbcaedf81671893accac7e836f377fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">RCC_CR2_HSI48CAL</a>&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5dbcaedf81671893accac7e836f377fe">RCC_CR2_HSI48CAL_SHIFT</a>)</td></tr>
<tr class="separator:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03958340799f21487003f60b823d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad03958340799f21487003f60b823d02e">RCC_CR2_HSI48RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gad03958340799f21487003f60b823d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaadfc83cd86426748c5107b423bb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaceaadfc83cd86426748c5107b423bb21">RCC_CR2_HSI48ON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaceaadfc83cd86426748c5107b423bb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0350f8d98ecfdbccd562cea91e84dd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0350f8d98ecfdbccd562cea91e84dd1c">RCC_CR2_HSI14CAL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0350f8d98ecfdbccd562cea91e84dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a>&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga0350f8d98ecfdbccd562cea91e84dd1c">RCC_CR2_HSI14CAL_SHIFT</a>)</td></tr>
<tr class="separator:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e070d331d043ae64a422d8f910c7dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9e070d331d043ae64a422d8f910c7dcc">RCC_CR2_HSI14TRIM_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9e070d331d043ae64a422d8f910c7dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>&#160;&#160;&#160;(31 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga9e070d331d043ae64a422d8f910c7dcc">RCC_CR2_HSI14TRIM_SHIFT</a>)</td></tr>
<tr class="separator:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600a82eec2d1445e91af6f98baf042e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf600a82eec2d1445e91af6f98baf042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac305858312af29247bf73aa48e59fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac305858312af29247bf73aa48e59fcb6">rcc_apb2_frequency</a>&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="memdesc:gac305858312af29247bf73aa48e59fcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">F0 doens't <em>realllly</em> have apb2, but it has a bunch of things enabled via the "APB2" enable register.  <a href="group__rcc__defines.html#gac305858312af29247bf73aa48e59fcb6">More...</a><br /></td></tr>
<tr class="separator:gac305858312af29247bf73aa48e59fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aec935f09b7e9aeccd7434e83b6f0c7c7">RCC_HSI14</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a">RCC_HSI48</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a> = _REG_BIT(0x14, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(0x14, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = _REG_BIT(0x14, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">RCC_SRAM</a> = _REG_BIT(0x14, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abf55c4b04f554234c00185610ee40774">RCC_FLTIF</a> = _REG_BIT(0x14, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(0x14, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(0x14, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(0x14, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(0x14, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(0x14, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(0x14, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(0x14, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a> = _REG_BIT(0x14, 24)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3">RCC_SYSCFG_COMP</a> = _REG_BIT(0x18, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516">RCC_USART6</a> = _REG_BIT(0x18, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7891632749b2a906772ac68d34c410cc">RCC_USART7</a> = _REG_BIT(0x18, 6)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab409552f1844ce58561a971bfcd2920a">RCC_USART8</a> = _REG_BIT(0x18, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = _REG_BIT(0x18, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a> = _REG_BIT(0x18, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(0x18, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(0x18, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(0x18, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(0x18, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(0x18, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(0x18, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8e9cdb2a2e34167faf55e2d7f23d208c">RCC_DBGMCU</a> = _REG_BIT(0x18, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(0x1C, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(0x1C, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(0x1C, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(0x1C, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(0x1C, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(0x1C, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(0x1C, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(0x1C, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(0x1C, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">RCC_USART4</a> = _REG_BIT(0x1C, 19)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018">RCC_USART5</a> = _REG_BIT(0x1C, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(0x1C, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(0x1C, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a> = _REG_BIT(0x1C, 23)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534">RCC_CAN</a> = _REG_BIT(0x1C, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">RCC_CAN1</a> = _REG_BIT(0x1C, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6">RCC_CRS</a> = _REG_BIT(0x1C, 27)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(0x1C, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a> = _REG_BIT(0x1C, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = _REG_BIT(0x1C, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = _REG_BIT(0x1C, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9">RCC_RTC</a> = _REG_BIT(0x20, 15)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(0x0C, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = _REG_BIT(0x0C, 9)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">RST_ADC1</a> = _REG_BIT(0x0C, 9)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(0x0C, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(0x0C, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(0x0C, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(0x0C, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(0x0C, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(0x0C, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a62d5e48b1a242de2b196a77e4f6b74fe">RST_DBGMCU</a> = _REG_BIT(0x0C, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(0x10, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(0x10, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(0x10, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(0x10, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(0x10, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a> = _REG_BIT(0x10, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(0x10, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(0x10, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(0x10, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">RST_USART4</a> = _REG_BIT(0x10, 19)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(0x10, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(0x10, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a> = _REG_BIT(0x10, 23)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b">RST_CAN</a> = _REG_BIT(0x10, 25)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">RST_CAN1</a> = _REG_BIT(0x10, 25)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b">RST_CRS</a> = _REG_BIT(0x10, 27)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(0x10, 28)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a> = _REG_BIT(0x10, 29)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = _REG_BIT(0x10, 29)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = _REG_BIT(0x10, 30)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9">RST_BDCR</a> = _REG_BIT(0x20, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(0x28, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(0x28, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(0x28, 19)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(0x28, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(0x28, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(0x28, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a> = _REG_BIT(0x28, 24)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0ce4f6c68587faf17a38d98fdcdab338">rcc_set_sysclk_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clk)</td></tr>
<tr class="memdesc:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="group__rcc__defines.html#ga0ce4f6c68587faf17a38d98fdcdab338">More...</a><br /></td></tr>
<tr class="separator:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4414e29030719158cfdb56b7a56a1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4d4414e29030719158cfdb56b7a56a1b">rcc_set_usbclk_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clk)</td></tr>
<tr class="memdesc:ga4d4414e29030719158cfdb56b7a56a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the USB Clock.  <a href="group__rcc__defines.html#ga4d4414e29030719158cfdb56b7a56a1b">More...</a><br /></td></tr>
<tr class="separator:ga4d4414e29030719158cfdb56b7a56a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6808353bcf34acb3d8fc5c7f73c8e27f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6808353bcf34acb3d8fc5c7f73c8e27f">rcc_set_rtc_clock_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clk)</td></tr>
<tr class="memdesc:ga6808353bcf34acb3d8fc5c7f73c8e27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the RTC clock.  <a href="group__rcc__defines.html#ga6808353bcf34acb3d8fc5c7f73c8e27f">More...</a><br /></td></tr>
<tr class="separator:ga6808353bcf34acb3d8fc5c7f73c8e27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd376925e81df9e2f78110fabcdbd893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:gabd376925e81df9e2f78110fabcdbd893"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the RTC clock.  <a href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">More...</a><br /></td></tr>
<tr class="separator:gabd376925e81df9e2f78110fabcdbd893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec7da5e13068427be8f66b828051242"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7ec7da5e13068427be8f66b828051242">rcc_disable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:ga7ec7da5e13068427be8f66b828051242"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the RTC clock.  <a href="group__rcc__defines.html#ga7ec7da5e13068427be8f66b828051242">More...</a><br /></td></tr>
<tr class="separator:ga7ec7da5e13068427be8f66b828051242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a> (uint32_t ppre)</td></tr>
<tr class="memdesc:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB Prescale Factor.  <a href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">More...</a><br /></td></tr>
<tr class="separator:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b592070405248d60877bba98a054aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5b592070405248d60877bba98a054aee">rcc_set_prediv</a> (uint32_t prediv)</td></tr>
<tr class="memdesc:ga5b592070405248d60877bba98a054aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PLL Source pre-divider <b>CAUTION</b>.  <a href="group__rcc__defines.html#ga5b592070405248d60877bba98a054aee">More...</a><br /></td></tr>
<tr class="separator:ga5b592070405248d60877bba98a054aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229c85444fc847f9102dedab40c9165f"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga229c85444fc847f9102dedab40c9165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">More...</a><br /></td></tr>
<tr class="separator:ga229c85444fc847f9102dedab40c9165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcdaf32248e0d9ded409b30639cf51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadbcdaf32248e0d9ded409b30639cf51c">rcc_set_i2c_clock_hsi</a> (uint32_t i2c)</td></tr>
<tr class="separator:gadbcdaf32248e0d9ded409b30639cf51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100c2d4772724c26a569a33ca69b1955"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga100c2d4772724c26a569a33ca69b1955">rcc_set_i2c_clock_sysclk</a> (uint32_t i2c)</td></tr>
<tr class="separator:ga100c2d4772724c26a569a33ca69b1955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae155cb3f3f06ad45e56234c14af5458"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaae155cb3f3f06ad45e56234c14af5458">rcc_get_i2c_clocks</a> (void)</td></tr>
<tr class="separator:gaae155cb3f3f06ad45e56234c14af5458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338021f579b0bdd5a1554a596e8cd19c"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga338021f579b0bdd5a1554a596e8cd19c">rcc_usb_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga338021f579b0bdd5a1554a596e8cd19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the USB Clock Source.  <a href="group__rcc__defines.html#ga338021f579b0bdd5a1554a596e8cd19c">More...</a><br /></td></tr>
<tr class="separator:ga338021f579b0bdd5a1554a596e8cd19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7106c0dbbb977d8816bc2fb2d4968bd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7106c0dbbb977d8816bc2fb2d4968bd3">rcc_clock_setup_in_hse_8mhz_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:ga7106c0dbbb977d8816bc2fb2d4968bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set System Clock PLL at 48MHz from HSE at 8MHz.  <a href="group__rcc__defines.html#ga7106c0dbbb977d8816bc2fb2d4968bd3">More...</a><br /></td></tr>
<tr class="separator:ga7106c0dbbb977d8816bc2fb2d4968bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set System Clock PLL at 48MHz from HSI.  <a href="group__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">More...</a><br /></td></tr>
<tr class="separator:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e517e73aea1b2e06447ed5367915a69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8e517e73aea1b2e06447ed5367915a69">rcc_clock_setup_in_hsi48_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:ga8e517e73aea1b2e06447ed5367915a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set System Clock HSI48 at 48MHz.  <a href="group__rcc__defines.html#ga8e517e73aea1b2e06447ed5367915a69">More...</a><br /></td></tr>
<tr class="separator:ga8e517e73aea1b2e06447ed5367915a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the USART at base specified.  <a href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a> (uint32_t timer)</td></tr>
<tr class="memdesc:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the Timer at base specified.  <a href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">More...</a><br /></td></tr>
<tr class="separator:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb456350d70bbc116063113995b2eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a> (uint32_t i2c)</td></tr>
<tr class="memdesc:ga92fb456350d70bbc116063113995b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the I2C device at base specified.  <a href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">More...</a><br /></td></tr>
<tr class="separator:ga92fb456350d70bbc116063113995b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga2c23129221ec9e76e0d873215b1c7b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the SPI device at base specified.  <a href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">More...</a><br /></td></tr>
<tr class="separator:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32F0xx Reset and Clock Control</b> </p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a></dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>29 Jun 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga859a9ba8fcc7c60a0f7dfd5865001f08" name="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859a9ba8fcc7c60a0f7dfd5865001f08">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00440">440</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac80336b2b7c3c43e36370c84ab122b1f" name="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80336b2b7c3c43e36370c84ab122b1f">&#9670;&nbsp;</a></span>RCC_AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00053">53</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad97b07e757b67cb8711ca5d20ea8ad3e" name="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97b07e757b67cb8711ca5d20ea8ad3e">&#9670;&nbsp;</a></span>RCC_AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00058">58</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad4baa1f26b04719fe3d4e2f02d7dde40" name="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4baa1f26b04719fe3d4e2f02d7dde40">&#9670;&nbsp;</a></span>RCC_APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga758db6d69dc2816cd403e5361ab124f2" name="ga758db6d69dc2816cd403e5361ab124f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758db6d69dc2816cd403e5361ab124f2">&#9670;&nbsp;</a></span>RCC_APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00052">52</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac305858312af29247bf73aa48e59fcb6" name="gac305858312af29247bf73aa48e59fcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac305858312af29247bf73aa48e59fcb6">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rcc_apb2_frequency&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>F0 doens't <em>realllly</em> have apb2, but it has a bunch of things enabled via the "APB2" enable register. </p>
<p >Fake it out. </p>

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00434">434</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6d4cd87f49d551c356fed82cbbddc5a4" name="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4cd87f49d551c356fed82cbbddc5a4">&#9670;&nbsp;</a></span>RCC_APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00054">54</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaec8fff978fdbc3903c85e1bb5b4fa698" name="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8fff978fdbc3903c85e1bb5b4fa698">&#9670;&nbsp;</a></span>RCC_APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00051">51</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438" name="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00056">56</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2" name="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00316">316</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0" name="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00330">330</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa9e761cf5e09906a38e9c7e8e750514c" name="gaa9e761cf5e09906a38e9c7e8e750514c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e761cf5e09906a38e9c7e8e750514c">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00325">325</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga7dd445a1d66025dcc49212d5783a3059" name="ga7dd445a1d66025dcc49212d5783a3059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd445a1d66025dcc49212d5783a3059">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_HIGH&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00329">329</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaaee9e931128783f6810716c7ab939d64" name="gaaee9e931128783f6810716c7ab939d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee9e931128783f6810716c7ab939d64">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_LOW&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00326">326</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga679a37025bccd1c82adddcdff899f112" name="ga679a37025bccd1c82adddcdff899f112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679a37025bccd1c82adddcdff899f112">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_MEDHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_MEDHI&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00328">328</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0223d653383b40fb35f8c9bdc825c94b" name="ga0223d653383b40fb35f8c9bdc825c94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0223d653383b40fb35f8c9bdc825c94b">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_MEDLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_MEDLO&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00327">327</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5b1ba92fa8e25dab72eb889a3f005be0" name="ga5b1ba92fa8e25dab72eb889a3f005be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1ba92fa8e25dab72eb889a3f005be0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00324">324</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead" name="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00332">332</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c" name="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00331">331</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53" name="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00317">317</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gabe30dbd38f6456990ee641648bc05d40" name="gabe30dbd38f6456990ee641648bc05d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe30dbd38f6456990ee641648bc05d40">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00319">319</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac9db61bfa161573b4225c147d4ea0c3e" name="gac9db61bfa161573b4225c147d4ea0c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9db61bfa161573b4225c147d4ea0c3e">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_HSE&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00323">323</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga07f6cd2e581dabf6d442145603033205" name="ga07f6cd2e581dabf6d442145603033205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f6cd2e581dabf6d442145603033205">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSE&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00321">321</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga66773d3ffb98fb0c7a72e39a224f1cfd" name="ga66773d3ffb98fb0c7a72e39a224f1cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66773d3ffb98fb0c7a72e39a224f1cfd">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00322">322</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0910dec50aab8a6dc66038a045d07817" name="ga0910dec50aab8a6dc66038a045d07817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0910dec50aab8a6dc66038a045d07817">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_NOCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_NOCLK&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00320">320</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga811233fc28c0285b701a2e14c7a0aa65" name="ga811233fc28c0285b701a2e14c7a0aa65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811233fc28c0285b701a2e14c7a0aa65">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00318">318</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998" name="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00049">49</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga64199667e9ebcac6859f3f9c275fc7d9" name="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64199667e9ebcac6859f3f9c275fc7d9">&#9670;&nbsp;</a></span>RCC_CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga022892b6d0e4ee671b82e7f6552b0074" name="ga022892b6d0e4ee671b82e7f6552b0074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022892b6d0e4ee671b82e7f6552b0074">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00365">365</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6912e879823f06f07b1b81b8889b4670" name="ga6912e879823f06f07b1b81b8889b4670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6912e879823f06f07b1b81b8889b4670">&#9670;&nbsp;</a></span>RCC_CFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00060">60</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga881ce9886f29873a0e3f11c378e96cf0" name="ga881ce9886f29873a0e3f11c378e96cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881ce9886f29873a0e3f11c378e96cf0">&#9670;&nbsp;</a></span>RCC_CFGR3_ADCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_ADCSW&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00407">407</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0af3b9205dcc951e615711998db2ac85" name="ga0af3b9205dcc951e615711998db2ac85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af3b9205dcc951e615711998db2ac85">&#9670;&nbsp;</a></span>RCC_CFGR3_CECSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_CECSW&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00409">409</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gae5a2d49d45df299ff751fb904570d070" name="gae5a2d49d45df299ff751fb904570d070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a2d49d45df299ff751fb904570d070">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00410">410</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa381b73b12b2a91d2f27df05cbbfcc79" name="gaa381b73b12b2a91d2f27df05cbbfcc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa381b73b12b2a91d2f27df05cbbfcc79">&#9670;&nbsp;</a></span>RCC_CFGR3_USARTxSW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USARTxSW_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00405">405</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga503920c61d15d8950905089bea2957cf" name="ga503920c61d15d8950905089bea2957cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503920c61d15d8950905089bea2957cf">&#9670;&nbsp;</a></span>RCC_CFGR3_USBSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USBSW&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00408">408</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga970436533d6ba9f1cb8ac840476093fb" name="ga970436533d6ba9f1cb8ac840476093fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970436533d6ba9f1cb8ac840476093fb">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE&#160;&#160;&#160;(1&lt;&lt;14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00148">148</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafe10e66938644ee8054a2426ff23efea" name="gafe10e66938644ee8054a2426ff23efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10e66938644ee8054a2426ff23efea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;(0xf &lt;&lt; <a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00163">163</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga437d3c7d4232b6563cda9b2789d2b7e5" name="ga437d3c7d4232b6563cda9b2789d2b7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437d3c7d4232b6563cda9b2789d2b7e5">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00164">164</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gabe81fd6d8e84f74aa4f2e31f26aa2819" name="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe81fd6d8e84f74aa4f2e31f26aa2819">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00162">162</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga183179f1b1763f38ae88f2d8d90acd70" name="ga183179f1b1763f38ae88f2d8d90acd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183179f1b1763f38ae88f2d8d90acd70">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00105">105</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga91f0ac507b8c4e5d443c107d934cfdb1" name="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f0ac507b8c4e5d443c107d934cfdb1">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00104">104</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga09a53ff21eba16600568a228a7a9646a" name="ga09a53ff21eba16600568a228a7a9646a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a53ff21eba16600568a228a7a9646a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI14&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00100">100</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gae22e8103039b7834241c0721bf4852c9" name="gae22e8103039b7834241c0721bf4852c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22e8103039b7834241c0721bf4852c9">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI48&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00107">107</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad10ee688b7cf27e652ffd003f177fdcd" name="gad10ee688b7cf27e652ffd003f177fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10ee688b7cf27e652ffd003f177fdcd">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00102">102</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96c817553f5f226b1d661b1448ed820a" name="ga96c817553f5f226b1d661b1448ed820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c817553f5f226b1d661b1448ed820a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSI&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00101">101</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaff9c7eae80be545a3ffdacf0ba163c36" name="gaff9c7eae80be545a3ffdacf0ba163c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9c7eae80be545a3ffdacf0ba163c36">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00098">98</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gae5cca64c29290cda14213761e3f69830" name="gae5cca64c29290cda14213761e3f69830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cca64c29290cda14213761e3f69830">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_NOCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00099">99</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac1b83ae21df9327e2a705b19ce981da6" name="gac1b83ae21df9327e2a705b19ce981da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1b83ae21df9327e2a705b19ce981da6">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLL&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00106">106</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga312a8b71910c2651fecef435f8fc8a69" name="ga312a8b71910c2651fecef435f8fc8a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312a8b71910c2651fecef435f8fc8a69">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00097">97</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaecf3b078108fdaf7e66d15ae71ec4181" name="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf3b078108fdaf7e66d15ae71ec4181">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00103">103</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2c2055812655d6acfda9a73dd2e94e10" name="ga2c2055812655d6acfda9a73dd2e94e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2055812655d6acfda9a73dd2e94e10">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00087">87</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac0bd335b38b0a72a0f42661829727fbd" name="gac0bd335b38b0a72a0f42661829727fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0bd335b38b0a72a0f42661829727fbd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00088">88</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9d342ce76bcf1263655d2bf6a5fb9b70" name="ga9d342ce76bcf1263655d2bf6a5fb9b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d342ce76bcf1263655d2bf6a5fb9b70">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV128&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00095">95</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8aaa21720ceabda4cee4c9dcb8684ccf" name="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aaa21720ceabda4cee4c9dcb8684ccf">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV16&#160;&#160;&#160;(4 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00092">92</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga41db56060b3511b3091d081c7c1ef659" name="ga41db56060b3511b3091d081c7c1ef659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41db56060b3511b3091d081c7c1ef659">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV2&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00089">89</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4377674783b059ad394bffa7c435d816" name="ga4377674783b059ad394bffa7c435d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4377674783b059ad394bffa7c435d816">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV32&#160;&#160;&#160;(5 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00093">93</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaae98d1559e9bebb8a7221f23e87772dd" name="gaae98d1559e9bebb8a7221f23e87772dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae98d1559e9bebb8a7221f23e87772dd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV4&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00090">90</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga733cee28eca0dbfb1003b741d8115a72" name="ga733cee28eca0dbfb1003b741d8115a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733cee28eca0dbfb1003b741d8115a72">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV64&#160;&#160;&#160;(6 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00094">94</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaeb847ba58050383bb4f73e743fb05ee4" name="gaeb847ba58050383bb4f73e743fb05ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb847ba58050383bb4f73e743fb05ee4">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV8&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00091">91</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga562bc8e3d48d9685f439fb7d150030b0" name="ga562bc8e3d48d9685f439fb7d150030b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562bc8e3d48d9685f439fb7d150030b0">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00086">86</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga538fd5df8d890696483a0e901d739309" name="ga538fd5df8d890696483a0e901d739309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538fd5df8d890696483a0e901d739309">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL&#160;&#160;&#160;(0x0F &lt;&lt; <a class="el" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00110">110</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gab58447b7a74aec862cf32a6e1501bb73" name="gab58447b7a74aec862cf32a6e1501bb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab58447b7a74aec862cf32a6e1501bb73">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00109">109</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gacaaed1755f7701e28fb7a5756b0f80d0" name="gacaaed1755f7701e28fb7a5756b0f80d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaed1755f7701e28fb7a5756b0f80d0">&#9670;&nbsp;</a></span>RCC_CFGR_PLLNODIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLNODIV&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00084">84</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57" name="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;(1&lt;&lt;16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00139">139</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga722746e1fb103f639e555f7e4e42210b" name="ga722746e1fb103f639e555f7e4e42210b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722746e1fb103f639e555f7e4e42210b">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC0&#160;&#160;&#160;(1&lt;&lt;15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00147">147</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga39cb6bd06fb93eed1e2fe9da0297810a" name="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cb6bd06fb93eed1e2fe9da0297810a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE&#160;&#160;&#160;(1&lt;&lt;17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00131">131</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga23ea8e58acd3be7449d44ac374fc74c9" name="ga23ea8e58acd3be7449d44ac374fc74c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ea8e58acd3be7449d44ac374fc74c9">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00151">151</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga799db1d60d1ea18f31ac93318b38c6a0" name="ga799db1d60d1ea18f31ac93318b38c6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799db1d60d1ea18f31ac93318b38c6a0">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00152">152</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga090810d5cd0e7bbc2bf388237fcb003c" name="ga090810d5cd0e7bbc2bf388237fcb003c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090810d5cd0e7bbc2bf388237fcb003c">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00150">150</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0eea5e5f7743a7e8995b8beeb18355c1" name="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea5e5f7743a7e8995b8beeb18355c1">&#9670;&nbsp;</a></span>RCC_CFGR_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00186">186</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafb563f217242d969f4355d0818fde705" name="gafb563f217242d969f4355d0818fde705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb563f217242d969f4355d0818fde705">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSE&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00188">188</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gacbac8bae4f0808b3c3a5185aa10081fb" name="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbac8bae4f0808b3c3a5185aa10081fb">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00187">187</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gab06b799bbd940b14dd547c4d7cd3cd3c" name="gab06b799bbd940b14dd547c4d7cd3cd3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab06b799bbd940b14dd547c4d7cd3cd3c">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSI48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI48&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00190">190</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga87389cacb2eaf53730da13a2a33cd487" name="ga87389cacb2eaf53730da13a2a33cd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87389cacb2eaf53730da13a2a33cd487">&#9670;&nbsp;</a></span>RCC_CFGR_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_PLL&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00189">189</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac1ff0e57acf7fa261817c5ee5cb714c7" name="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ff0e57acf7fa261817c5ee5cb714c7">&#9670;&nbsp;</a></span>RCC_CFGR_SW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00185">185</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga15bf2269500dc97e137315f44aa015c9" name="ga15bf2269500dc97e137315f44aa015c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf2269500dc97e137315f44aa015c9">&#9670;&nbsp;</a></span>RCC_CFGR_SWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00179">179</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gae09a0202f441c1a43e69c62331d50a08" name="gae09a0202f441c1a43e69c62331d50a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae09a0202f441c1a43e69c62331d50a08">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00181">181</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6764639cf221e1ebc0b5448dcaed590a" name="ga6764639cf221e1ebc0b5448dcaed590a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6764639cf221e1ebc0b5448dcaed590a">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00180">180</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3150fb32648aa5f4bf5bbfcbea9aa397" name="ga3150fb32648aa5f4bf5bbfcbea9aa397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3150fb32648aa5f4bf5bbfcbea9aa397">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSI48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI48&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00183">183</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2c67e2279804a83ef24438267d9d4a6c" name="ga2c67e2279804a83ef24438267d9d4a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c67e2279804a83ef24438267d9d4a6c">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00182">182</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaaee06473ada7ed1bf2cae8e52ce2e9ab" name="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee06473ada7ed1bf2cae8e52ce2e9ab">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00178">178</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga10536e1ad45c689f571d5de3d7b3de55" name="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10536e1ad45c689f571d5de3d7b3de55">&#9670;&nbsp;</a></span>RCC_CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00050">50</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga46edb2b9568f002feba7b4312ed92c1f" name="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46edb2b9568f002feba7b4312ed92c1f">&#9670;&nbsp;</a></span>RCC_CIR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00194">194</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad66b719e4061294de35af58cc27aba7f" name="gad66b719e4061294de35af58cc27aba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b719e4061294de35af58cc27aba7f">&#9670;&nbsp;</a></span>RCC_CIR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00209">209</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9464e8188d717902990b467a9396d238" name="ga9464e8188d717902990b467a9396d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9464e8188d717902990b467a9396d238">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00198">198</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga11ea196450aac9ac35e283a66afc3da6" name="ga11ea196450aac9ac35e283a66afc3da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ea196450aac9ac35e283a66afc3da6">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00213">213</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5492f9b58600cf66616eb931b48b3c11" name="ga5492f9b58600cf66616eb931b48b3c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5492f9b58600cf66616eb931b48b3c11">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00205">205</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gabc1c15a682f139768c986e281916db12" name="gabc1c15a682f139768c986e281916db12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1c15a682f139768c986e281916db12">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYC&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00196">196</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga50433b2663ccee3a4ad2f219da4b74b6" name="ga50433b2663ccee3a4ad2f219da4b74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50433b2663ccee3a4ad2f219da4b74b6">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYF&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00211">211</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1854e5c45c0cb76d0cd468a4546505d4" name="ga1854e5c45c0cb76d0cd468a4546505d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1854e5c45c0cb76d0cd468a4546505d4">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYIE&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00203">203</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6692a9bfd5dabbeb87782224cbe2544c" name="ga6692a9bfd5dabbeb87782224cbe2544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6692a9bfd5dabbeb87782224cbe2544c">&#9670;&nbsp;</a></span>RCC_CIR_HSI48RDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI48RDYC&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00195">195</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0e828b0c59a12915dd35424f3c67de64" name="ga0e828b0c59a12915dd35424f3c67de64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e828b0c59a12915dd35424f3c67de64">&#9670;&nbsp;</a></span>RCC_CIR_HSI48RDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI48RDYF&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00210">210</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafdba386b047dd2aea9c9b0cd556055cd" name="gafdba386b047dd2aea9c9b0cd556055cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdba386b047dd2aea9c9b0cd556055cd">&#9670;&nbsp;</a></span>RCC_CIR_HSI48RDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI48RDYIE&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00202">202</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad1b58377908e5c31a684747d0a80ecb2" name="gad1b58377908e5c31a684747d0a80ecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b58377908e5c31a684747d0a80ecb2">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00199">199</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad38877547c4cbbb94659d5726f377163" name="gad38877547c4cbbb94659d5726f377163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38877547c4cbbb94659d5726f377163">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00214">214</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gac714351a6f9dab4741354fb017638580" name="gac714351a6f9dab4741354fb017638580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac714351a6f9dab4741354fb017638580">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00206">206</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga144b5147f3a8d0bfda04618e301986aa" name="ga144b5147f3a8d0bfda04618e301986aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144b5147f3a8d0bfda04618e301986aa">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00200">200</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gabfc100e7ae673dfcec7be79af0d91dfe" name="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc100e7ae673dfcec7be79af0d91dfe">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00215">215</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6a0ad2672c9ba1b26012cbc6d423dff8" name="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0ad2672c9ba1b26012cbc6d423dff8">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00207">207</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga982989563f1a95c89bf7f4a25d99f704" name="ga982989563f1a95c89bf7f4a25d99f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982989563f1a95c89bf7f4a25d99f704">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00201">201</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gacb94ccfe6a212f020e732d1dd787a6fb" name="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb94ccfe6a212f020e732d1dd787a6fb">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00216">216</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga872ba937149a7372138df06f8188ab56" name="ga872ba937149a7372138df06f8188ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872ba937149a7372138df06f8188ab56">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00208">208</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga245af864b194f0c2b2389ea1ee49a396" name="ga245af864b194f0c2b2389ea1ee49a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245af864b194f0c2b2389ea1ee49a396">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00197">197</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0f007895a17e668f22f7b8b24ca90aec" name="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f007895a17e668f22f7b8b24ca90aec">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00212">212</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1b70927cab2ba9cf82d1620cf88b0f95" name="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b70927cab2ba9cf82d1620cf88b0f95">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00204">204</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052" name="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00048">48</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9add20a98b0c495f01854ac661cbb47f" name="ga9add20a98b0c495f01854ac661cbb47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9add20a98b0c495f01854ac661cbb47f">&#9670;&nbsp;</a></span>RCC_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00061">61</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga77b4ef4b9ba4e72a044b1149dae3eadb" name="ga77b4ef4b9ba4e72a044b1149dae3eadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b4ef4b9ba4e72a044b1149dae3eadb">&#9670;&nbsp;</a></span>RCC_CR2_HSI14CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14CAL&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga0350f8d98ecfdbccd562cea91e84dd1c">RCC_CR2_HSI14CAL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00417">417</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0350f8d98ecfdbccd562cea91e84dd1c" name="ga0350f8d98ecfdbccd562cea91e84dd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0350f8d98ecfdbccd562cea91e84dd1c">&#9670;&nbsp;</a></span>RCC_CR2_HSI14CAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14CAL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00416">416</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa9533da17718a4111cd8e1108b41d3a4" name="gaa9533da17718a4111cd8e1108b41d3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9533da17718a4111cd8e1108b41d3a4">&#9670;&nbsp;</a></span>RCC_CR2_HSI14DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14DIS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00420">420</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf600a82eec2d1445e91af6f98baf042e" name="gaf600a82eec2d1445e91af6f98baf042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf600a82eec2d1445e91af6f98baf042e">&#9670;&nbsp;</a></span>RCC_CR2_HSI14ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14ON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00422">422</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga28b35b97ca54ca0e6fe7053c4d500f04" name="ga28b35b97ca54ca0e6fe7053c4d500f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b35b97ca54ca0e6fe7053c4d500f04">&#9670;&nbsp;</a></span>RCC_CR2_HSI14RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14RDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00421">421</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga45b76ccb2dacdf483d281725ce92d61a" name="ga45b76ccb2dacdf483d281725ce92d61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b76ccb2dacdf483d281725ce92d61a">&#9670;&nbsp;</a></span>RCC_CR2_HSI14TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14TRIM&#160;&#160;&#160;(31 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga9e070d331d043ae64a422d8f910c7dcc">RCC_CR2_HSI14TRIM_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00419">419</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9e070d331d043ae64a422d8f910c7dcc" name="ga9e070d331d043ae64a422d8f910c7dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e070d331d043ae64a422d8f910c7dcc">&#9670;&nbsp;</a></span>RCC_CR2_HSI14TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14TRIM_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00418">418</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4c84ff1962d1d21c8c11d2ac172a3e6f" name="ga4c84ff1962d1d21c8c11d2ac172a3e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c84ff1962d1d21c8c11d2ac172a3e6f">&#9670;&nbsp;</a></span>RCC_CR2_HSI48CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI48CAL&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga5dbcaedf81671893accac7e836f377fe">RCC_CR2_HSI48CAL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00413">413</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5dbcaedf81671893accac7e836f377fe" name="ga5dbcaedf81671893accac7e836f377fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbcaedf81671893accac7e836f377fe">&#9670;&nbsp;</a></span>RCC_CR2_HSI48CAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI48CAL_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00412">412</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaceaadfc83cd86426748c5107b423bb21" name="gaceaadfc83cd86426748c5107b423bb21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceaadfc83cd86426748c5107b423bb21">&#9670;&nbsp;</a></span>RCC_CR2_HSI48ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI48ON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00415">415</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad03958340799f21487003f60b823d02e" name="gad03958340799f21487003f60b823d02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03958340799f21487003f60b823d02e">&#9670;&nbsp;</a></span>RCC_CR2_HSI48RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI48RDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00414">414</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd" name="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00071">71</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55" name="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00072">72</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d" name="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00074">74</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4" name="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00073">73</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga67ae770db9851f14ad7c14a693f0f6d3" name="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ae770db9851f14ad7c14a693f0f6d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL&#160;&#160;&#160;(0xFF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga994d01f8a345bb7aee60b30495511a8c">RCC_CR_HSICAL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00076">76</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga994d01f8a345bb7aee60b30495511a8c" name="ga994d01f8a345bb7aee60b30495511a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga994d01f8a345bb7aee60b30495511a8c">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00075">75</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474" name="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00080">80</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" name="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00079">79</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5cb4397b2095c31660a01b748386aa70" name="ga5cb4397b2095c31660a01b748386aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb4397b2095c31660a01b748386aa70">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM&#160;&#160;&#160;(0x1F &lt;&lt; <a class="el" href="group__rcc__defines.html#gafc2514c6e831f2baea68fd08626e69c5">RCC_CR_HSITRIM_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00078">78</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafc2514c6e831f2baea68fd08626e69c5" name="gafc2514c6e831f2baea68fd08626e69c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc2514c6e831f2baea68fd08626e69c5">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00077">77</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e" name="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00070">70</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888" name="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00069">69</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec" name="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f" name="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00338">338</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf" name="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00336">336</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b" name="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00349">349</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb" name="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00348">348</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga14163f80ac0b005217eb318d0639afef" name="ga14163f80ac0b005217eb318d0639afef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14163f80ac0b005217eb318d0639afef">&#9670;&nbsp;</a></span>RCC_CSR_OBLRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00342">342</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1" name="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00341">341</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga837e2d7e2395ac45ebe2aea95ecde9bf" name="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837e2d7e2395ac45ebe2aea95ecde9bf">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00340">340</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf6b9895740ececda428da1f54959aa16" name="gaf6b9895740ececda428da1f54959aa16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b9895740ececda428da1f54959aa16">&#9670;&nbsp;</a></span>RCC_CSR_RESET_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RESET_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                (<a class="code hl_define" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a> | <a class="code hl_define" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a> |\</div>
<div class="line">                RCC_CSR_IWDGRSTF | <a class="code hl_define" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a> | <a class="code hl_define" href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a> |\</div>
<div class="line">                RCC_CSR_PINRSTF | <a class="code hl_define" href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>)</div>
<div class="ttc" id="agroup__rcc__defines_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition:</b> <a href="f0_2rcc_8h_source.html#l00342">f0/rcc.h:342</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> <a href="f0_2rcc_8h_source.html#l00339">f0/rcc.h:339</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> <a href="f0_2rcc_8h_source.html#l00336">f0/rcc.h:336</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition:</b> <a href="f0_2rcc_8h_source.html#l00340">f0/rcc.h:340</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> <a href="f0_2rcc_8h_source.html#l00337">f0/rcc.h:337</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00344">344</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716" name="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00343">343</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f" name="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00339">339</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga27b69a225968d4cc74a0390b729a3baf" name="ga27b69a225968d4cc74a0390b729a3baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b69a225968d4cc74a0390b729a3baf">&#9670;&nbsp;</a></span>RCC_CSR_V18PWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_V18PWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00347">347</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826" name="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00337">337</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga68c2b48bd51903ccf423c86458194354" name="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aec935f09b7e9aeccd7434e83b6f0c7c7" name="gga68c2b48bd51903ccf423c86458194354aec935f09b7e9aeccd7434e83b6f0c7c7"></a>RCC_HSI14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc" name="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"></a>RCC_HSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4" name="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013" name="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782" name="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4" name="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a" name="gga68c2b48bd51903ccf423c86458194354a30f9890f1aad692d58b4f1ba2b83fc1a"></a>RCC_HSI48&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00436">436</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48" name="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3" name="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"></a>RCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546" name="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468" name="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"></a>RCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab" name="gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab"></a>RCC_SRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abf55c4b04f554234c00185610ee40774" name="gga54c7db24941f636ee238833c481ada48abf55c4b04f554234c00185610ee40774"></a>RCC_FLTIF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346" name="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680" name="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c" name="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea" name="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e" name="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779" name="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4" name="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc" name="gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc"></a>RCC_TSC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3" name="gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3"></a>RCC_SYSCFG_COMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516" name="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516"></a>RCC_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7891632749b2a906772ac68d34c410cc" name="gga54c7db24941f636ee238833c481ada48a7891632749b2a906772ac68d34c410cc"></a>RCC_USART7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab409552f1844ce58561a971bfcd2920a" name="gga54c7db24941f636ee238833c481ada48ab409552f1844ce58561a971bfcd2920a"></a>RCC_USART8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385" name="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"></a>RCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14" name="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14"></a>RCC_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e" name="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953" name="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8" name="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5" name="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e" name="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3" name="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8e9cdb2a2e34167faf55e2d7f23d208c" name="gga54c7db24941f636ee238833c481ada48a8e9cdb2a2e34167faf55e2d7f23d208c"></a>RCC_DBGMCU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6" name="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf" name="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69" name="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb" name="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709" name="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514" name="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c" name="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b" name="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155" name="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2" name="gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2"></a>RCC_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018" name="gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018"></a>RCC_USART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0" name="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a" name="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793" name="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"></a>RCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534" name="gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534"></a>RCC_CAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9" name="gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9"></a>RCC_CAN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6" name="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6"></a>RCC_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b" name="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4" name="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4"></a>RCC_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f" name="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"></a>RCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7" name="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"></a>RCC_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9" name="gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9"></a>RCC_RTC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00442">442</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718" name="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"></a>RST_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf"></a>RST_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1" name="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a62d5e48b1a242de2b196a77e4f6b74fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a62d5e48b1a242de2b196a77e4f6b74fe"></a>RST_DBGMCU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa" name="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247" name="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1" name="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1"></a>RST_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24" name="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da" name="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0"></a>RST_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8" name="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"></a>RST_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b"></a>RST_CAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75" name="gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75"></a>RST_CAN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b"></a>RST_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044" name="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45" name="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45"></a>RST_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"></a>RST_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"></a>RST_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9" name="gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9"></a>RST_BDCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208" name="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3"></a>RST_TSC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f0_2rcc_8h_source.html#l00500">500</a> of file <a class="el" href="f0_2rcc_8h_source.html">f0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga7106c0dbbb977d8816bc2fb2d4968bd3" name="ga7106c0dbbb977d8816bc2fb2d4968bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7106c0dbbb977d8816bc2fb2d4968bd3">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_8mhz_out_48mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set System Clock PLL at 48MHz from HSE at 8MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00557">557</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2flash_8h_source.html#l00066">FLASH_ACR_LATENCY_024_048MHZ</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00045">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00167">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00118">RCC_CFGR_PLLMUL_MUL6</a>, <a class="el" href="f0_2rcc_8h_source.html#l00144">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f0_2rcc_8h_source.html#l00135">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="f0_2rcc_8h_source.html#l00155">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="rcc_8c_source.html#l00244">rcc_osc_on()</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00434">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00447">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00461">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00473">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00334">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00227">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga7106c0dbbb977d8816bc2fb2d4968bd3_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga7106c0dbbb977d8816bc2fb2d4968bd3_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga7106c0dbbb977d8816bc2fb2d4968bd3_cgraph" id="agroup__rcc__defines_ga7106c0dbbb977d8816bc2fb2d4968bd3_cgraph">
<area shape="rect" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,238,180,279"/>
<area shape="rect" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and may or may not be enabled by default,..." alt="" coords="239,5,405,32"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="269,56,375,83"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="275,107,369,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="270,157,374,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="228,209,416,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="251,275,393,301"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="259,325,385,352"/>
<area shape="rect" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee" title="RCC Set the APB Prescale Factor." alt="" coords="270,376,374,403"/>
<area shape="rect" href="group__rcc__file.html#ga0ce4f6c68587faf17a38d98fdcdab338" title="RCC Set the Source for the System Clock." alt="" coords="239,427,405,453"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="235,477,409,504"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="464,477,596,504"/>
</map>
</div>

</div>
</div>
<a id="ga8e517e73aea1b2e06447ed5367915a69" name="ga8e517e73aea1b2e06447ed5367915a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e517e73aea1b2e06447ed5367915a69">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hsi48_out_48mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi48_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set System Clock HSI48 at 48MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00612">612</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2flash_8h_source.html#l00066">FLASH_ACR_LATENCY_024_048MHZ</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00045">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00167">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00155">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="rcc_8c_source.html#l00244">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00473">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00334">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00227">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga8e517e73aea1b2e06447ed5367915a69_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga8e517e73aea1b2e06447ed5367915a69_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga8e517e73aea1b2e06447ed5367915a69_cgraph" id="agroup__rcc__defines_ga8e517e73aea1b2e06447ed5367915a69_cgraph">
<area shape="rect" title="Set System Clock HSI48 at 48MHz." alt="" coords="5,150,149,191"/>
<area shape="rect" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and may or may not be enabled by default,..." alt="" coords="202,5,367,32"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="232,56,337,83"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="238,107,331,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="233,157,337,184"/>
<area shape="rect" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee" title="RCC Set the APB Prescale Factor." alt="" coords="233,208,337,235"/>
<area shape="rect" href="group__rcc__file.html#ga0ce4f6c68587faf17a38d98fdcdab338" title="RCC Set the Source for the System Clock." alt="" coords="201,259,368,285"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="197,309,372,336"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="420,309,552,336"/>
</map>
</div>

</div>
</div>
<a id="gadd6354a9a1404b23b5baa00b51b03cc2" name="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6354a9a1404b23b5baa00b51b03cc2">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hsi_out_48mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set System Clock PLL at 48MHz from HSI. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00585">585</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2flash_8h_source.html#l00066">FLASH_ACR_LATENCY_024_048MHZ</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00045">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00167">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00124">RCC_CFGR_PLLMUL_MUL12</a>, <a class="el" href="f0_2rcc_8h_source.html#l00143">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="f0_2rcc_8h_source.html#l00155">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00244">rcc_osc_on()</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00434">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00447">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00473">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00334">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00227">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph.png" border="0" usemap="#agroup__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" id="agroup__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph">
<area shape="rect" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="5,209,149,250"/>
<area shape="rect" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and may or may not be enabled by default,..." alt="" coords="209,5,374,32"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,56,344,83"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="245,107,338,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="239,157,343,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="197,209,385,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="221,275,362,301"/>
<area shape="rect" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee" title="RCC Set the APB Prescale Factor." alt="" coords="239,325,343,352"/>
<area shape="rect" href="group__rcc__file.html#ga0ce4f6c68587faf17a38d98fdcdab338" title="RCC Set the Source for the System Clock." alt="" coords="208,376,375,403"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="204,427,379,453"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="433,427,565,453"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00322">322</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00313">313</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00071">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00190">190</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00194">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00201">201</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00209">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a id="ga7ec7da5e13068427be8f66b828051242" name="ga7ec7da5e13068427be8f66b828051242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec7da5e13068427be8f66b828051242">&#9670;&nbsp;</a></span>rcc_disable_rtc_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_disable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00397">397</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>.</p>

</div>
</div>
<a id="gabd376925e81df9e2f78110fabcdbd893" name="gabd376925e81df9e2f78110fabcdbd893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd376925e81df9e2f78110fabcdbd893">&#9670;&nbsp;</a></span>rcc_enable_rtc_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00387">387</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00317">RCC_BDCR_RTCEN</a>.</p>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00677">rcc_get_i2c_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_get_usart_clksel_freq()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph.png" border="0" usemap="#agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" id="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph">
<area shape="rect" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="651,31,821,57"/>
<area shape="rect" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb" title="Get the peripheral clock speed for the I2C device at base specified." alt="" coords="432,5,587,32"/>
<area shape="rect" href="group__rcc__file.html#ga29108b5ab6f1ff177090896a6576667f" title=" " alt="" coords="416,56,603,83"/>
<area shape="rect" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,56,368,83"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,56,152,83"/>
</map>
</div>

</div>
</div>
<a id="ga92fb456350d70bbc116063113995b2eb" name="ga92fb456350d70bbc116063113995b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fb456350d70bbc116063113995b2eb">&#9670;&nbsp;</a></span>rcc_get_i2c_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the I2C device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c</td><td>Base address of I2C to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00677">677</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32_2f0_2memorymap_8h_source.html#l00059">I2C1_BASE</a>, <a class="el" href="rcc_8c_source.html#l00045">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>, <a class="el" href="f0_2rcc_8h_source.html#l00410">RCC_CFGR3_I2C1SW</a>, <a class="el" href="f0_2rcc_8h_source.html#l00164">RCC_CFGR_HPRE_MASK</a>, <a class="el" href="f0_2rcc_8h_source.html#l00162">RCC_CFGR_HPRE_SHIFT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00260">rcc_get_div_from_hpre()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph" id="agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the I2C device at base specified." alt="" coords="5,5,160,32"/>
<area shape="rect" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="208,5,379,32"/>
</map>
</div>

</div>
</div>
<a id="gaae155cb3f3f06ad45e56234c14af5458" name="gaae155cb3f3f06ad45e56234c14af5458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae155cb3f3f06ad45e56234c14af5458">&#9670;&nbsp;</a></span>rcc_get_i2c_clocks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clocks </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00538">538</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00410">RCC_CFGR3_I2C1SW</a>.</p>

</div>
</div>
<a id="ga2c23129221ec9e76e0d873215b1c7b57" name="ga2c23129221ec9e76e0d873215b1c7b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c23129221ec9e76e0d873215b1c7b57">&#9670;&nbsp;</a></span>rcc_get_spi_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_spi_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the SPI device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>Base address of SPI device to get clock frequency for (e.g. SPI1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00695">695</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>.</p>

</div>
</div>
<a id="ga31e9d235ff78a3228bbf5e8b6a2de212" name="ga31e9d235ff78a3228bbf5e8b6a2de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e9d235ff78a3228bbf5e8b6a2de212">&#9670;&nbsp;</a></span>rcc_get_timer_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_timer_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the Timer at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timer</td><td>Base address of TIM to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00666">666</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00152">RCC_CFGR_PPRE_MASK</a>, <a class="el" href="f0_2rcc_8h_source.html#l00155">RCC_CFGR_PPRE_NODIV</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00150">RCC_CFGR_PPRE_SHIFT</a>.</p>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the USART at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00649">649</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00046">rcc_apb1_frequency</a>, <a class="el" href="f0_2rcc_8h_source.html#l00394">RCC_CFGR3_USART1SW_SHIFT</a>, <a class="el" href="f0_2rcc_8h_source.html#l00393">RCC_CFGR3_USART2SW_SHIFT</a>, <a class="el" href="f0_2rcc_8h_source.html#l00392">RCC_CFGR3_USART3SW_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00629">rcc_get_usart_clksel_freq()</a>, <a class="el" href="stm32_2f0_2memorymap_8h_source.html#l00081">USART1_BASE</a>, <a class="el" href="stm32_2f0_2memorymap_8h_source.html#l00054">USART2_BASE</a>, and <a class="el" href="stm32_2f0_2memorymap_8h_source.html#l00055">USART3_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="5,5,173,32"/>
<area shape="rect" href="group__rcc__file.html#ga29108b5ab6f1ff177090896a6576667f" title=" " alt="" coords="221,5,408,32"/>
<area shape="rect" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="456,5,627,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00206">206</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00331">RCC_BDCR_LSERDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00061">RCC_CR2</a>, <a class="el" href="f0_2rcc_8h_source.html#l00421">RCC_CR2_HSI14RDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00414">RCC_CR2_HSI48RDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00073">RCC_CR_HSERDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00079">RCC_CR_HSIRDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00069">RCC_CR_PLLRDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00348">RCC_CSR_LSIRDY</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00227">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" id="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" title="Is the given oscillator ready?" alt="" coords="451,78,583,105"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="228,78,403,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00330">RCC_BDCR_LSEBYP</a>, <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00072">RCC_CR_HSEBYP</a>, <a class="el" href="f0_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p >Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00282">282</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00061">RCC_CR2</a>, <a class="el" href="f0_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p >Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00244">244</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00332">RCC_BDCR_LSEON</a>, <a class="el" href="f0_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00061">RCC_CR2</a>, <a class="el" href="f0_2rcc_8h_source.html#l00422">RCC_CR2_HSI14ON</a>, <a class="el" href="f0_2rcc_8h_source.html#l00415">RCC_CR2_HSI48ON</a>, <a class="el" href="f0_2rcc_8h_source.html#l00074">RCC_CR_HSEON</a>, <a class="el" href="f0_2rcc_8h_source.html#l00080">RCC_CR_HSION</a>, <a class="el" href="f0_2rcc_8h_source.html#l00070">RCC_CR_PLLON</a>, <a class="el" href="f0_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00349">RCC_CSR_LSION</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title="RCC Turn on an Oscillator." alt="" coords="228,78,321,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af" name="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p >Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00057">57</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00198">RCC_CIR_HSERDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00196">RCC_CIR_HSI14RDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00195">RCC_CIR_HSI48RDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00199">RCC_CIR_HSIRDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00200">RCC_CIR_LSERDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00201">RCC_CIR_LSIRDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00197">RCC_CIR_PLLRDYC</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b" name="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00123">123</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67" name="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00090">90</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00205">RCC_CIR_HSERDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00203">RCC_CIR_HSI14RDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00202">RCC_CIR_HSI48RDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00206">RCC_CIR_HSIRDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00207">RCC_CIR_LSERDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00208">RCC_CIR_LSIRDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00204">RCC_CIR_PLLRDYIE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008" name="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00157">157</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="f0_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00213">RCC_CIR_HSERDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00211">RCC_CIR_HSI14RDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00210">RCC_CIR_HSI48RDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00214">RCC_CIR_HSIRDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00215">RCC_CIR_LSERDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00216">RCC_CIR_LSIRDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00212">RCC_CIR_PLLRDYF</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="crs__common__all_8c_source.html#l00039">crs_autotrim_usb_enable()</a>, and <a class="el" href="st__usbfs__v2_8c_source.html#l00030">st_usbfs_v2_usbd_init()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="239,31,420,57"/>
<area shape="rect" href="group__crs__file.html#ga01a9ce5f79f9244985f2ad45c671cd37" title="This function enables automatic trimming of internal RC oscillator by USB SOF frames." alt="" coords="5,5,191,32"/>
<area shape="rect" href="st__usbfs__v2_8c.html#ac30ca3585e6fb0bfa943550faaf54f00" title="Initialize the USB device controller hardware of the STM32." alt="" coords="15,56,181,83"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="can_8c_source.html#l00063">can_reset()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" id="agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph">
<area shape="rect" title="Reset Peripheral, pulsed." alt="" coords="139,5,309,32"/>
<area shape="rect" href="group__can__defines.html#ga982c6bcef7634ffc3faf17c58ff4229e" title="CAN Reset." alt="" coords="5,5,91,32"/>
</map>
</div>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_APHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APPB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_APHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APPB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00484">484</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title="RCC Set the AHB Prescale Factor." alt="" coords="228,78,332,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<a id="gadbcdaf32248e0d9ded409b30639cf51c" name="gadbcdaf32248e0d9ded409b30639cf51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbcdaf32248e0d9ded409b30639cf51c">&#9670;&nbsp;</a></span>rcc_set_i2c_clock_hsi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_i2c_clock_hsi </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00524">524</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="i2c__common__v2_8h_source.html#l00044">I2C1</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>.</p>

</div>
</div>
<a id="ga100c2d4772724c26a569a33ca69b1955" name="ga100c2d4772724c26a569a33ca69b1955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100c2d4772724c26a569a33ca69b1955">&#9670;&nbsp;</a></span>rcc_set_i2c_clock_sysclk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_i2c_clock_sysclk </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00531">531</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="i2c__common__v2_8h_source.html#l00044">I2C1</a>, <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00410">RCC_CFGR3_I2C1SW</a>.</p>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00098">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00097">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga93f0715a42904d8c70bc7d1c862cf89f" name="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f0715a42904d8c70bc7d1c862cf89f">&#9670;&nbsp;</a></span>rcc_set_pll_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">PLLMUL: PLL multiplication factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00434">434</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" title="RCC Set the PLL Multiplication Factor." alt="" coords="228,39,416,80"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,71,165,112"/>
</map>
</div>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">PLLSRC: PLL Clock source</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00447">447</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" title="RCC Set the PLL Clock Source." alt="" coords="228,46,369,73"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,71,165,112"/>
</map>
</div>

</div>
</div>
<a id="gae307406af5f22597be382a3eecc7b54b" name="gae307406af5f22597be382a3eecc7b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae307406af5f22597be382a3eecc7b54b">&#9670;&nbsp;</a></span>rcc_set_pllxtpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">PLLXTPRE: HSE divider for PLL source</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00461">461</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph" id="agroup__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph">
<area shape="rect" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="228,13,353,39"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
</map>
</div>

</div>
</div>
<a id="ga05a5e2fab5bb6e8de484b83588a29bee" name="ga05a5e2fab5bb6e8de484b83588a29bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5e2fab5bb6e8de484b83588a29bee">&#9670;&nbsp;</a></span>rcc_set_ppre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre</td><td>Unsigned int32. APB prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00473">473</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" id="agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph">
<area shape="rect" title="RCC Set the APB Prescale Factor." alt="" coords="228,78,332,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<a id="ga5b592070405248d60877bba98a054aee" name="ga5b592070405248d60877bba98a054aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b592070405248d60877bba98a054aee">&#9670;&nbsp;</a></span>rcc_set_prediv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set PLL Source pre-divider <b>CAUTION</b>. </p>
<p >On F03x and F05, prediv only applies to HSE source. On others, this is <em>after</em> source selection. See also f3. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">prediv</td><td>division by prediv+1 <a class="el" href="group__rcc__cfgr2__prediv.html">PLL source predividers</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00495">495</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

</div>
</div>
<a id="ga6808353bcf34acb3d8fc5c7f73c8e27f" name="ga6808353bcf34acb3d8fc5c7f73c8e27f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6808353bcf34acb3d8fc5c7f73c8e27f">&#9670;&nbsp;</a></span>rcc_set_rtc_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtc_clock_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the RTC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>RTC clock source. Only HSE/32, LSE and LSI. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00408">408</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00323">RCC_BDCR_RTCSEL_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00321">RCC_BDCR_RTCSEL_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00322">RCC_BDCR_RTCSEL_LSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>.</p>

</div>
</div>
<a id="ga0ce4f6c68587faf17a38d98fdcdab338" name="ga0ce4f6c68587faf17a38d98fdcdab338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce4f6c68587faf17a38d98fdcdab338">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Oscillator ID. Only HSE, LSE and PLL have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00334">334</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00188">RCC_CFGR_SW_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00187">RCC_CFGR_SW_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00190">RCC_CFGR_SW_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00189">RCC_CFGR_SW_PLL</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338_icgraph" id="agroup__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338_icgraph">
<area shape="rect" title="RCC Set the Source for the System Clock." alt="" coords="228,78,395,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<a id="ga4d4414e29030719158cfdb56b7a56a1b" name="ga4d4414e29030719158cfdb56b7a56a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d4414e29030719158cfdb56b7a56a1b">&#9670;&nbsp;</a></span>rcc_set_usbclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbclk_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the USB Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Oscillator ID. Only HSI48 or PLL have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00363">363</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>, <a class="el" href="f0_2rcc_8h_source.html#l00408">RCC_CFGR3_USBSW</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI14</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_LSI</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga229c85444fc847f9102dedab40c9165f" name="ga229c85444fc847f9102dedab40c9165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229c85444fc847f9102dedab40c9165f">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>current system clock source </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00507">507</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="f0_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f0_2rcc_8h_source.html#l00179">RCC_CFGR_SWS</a>, <a class="el" href="f0_2rcc_8h_source.html#l00181">RCC_CFGR_SWS_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00180">RCC_CFGR_SWS_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00183">RCC_CFGR_SWS_HSI48</a>, <a class="el" href="f0_2rcc_8h_source.html#l00182">RCC_CFGR_SWS_PLL</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSE</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga338021f579b0bdd5a1554a596e8cd19c" name="ga338021f579b0bdd5a1554a596e8cd19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338021f579b0bdd5a1554a596e8cd19c">&#9670;&nbsp;</a></span>rcc_usb_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> rcc_usb_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the USB Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Currently selected USB clock source </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00549">549</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f0_2rcc_8h_source.html#l00060">RCC_CFGR3</a>, <a class="el" href="f0_2rcc_8h_source.html#l00408">RCC_CFGR3_USBSW</a>, <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_HSI48</a>, and <a class="el" href="f0_2rcc_8h_source.html#l00437">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00227">227</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00206">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="5,5,180,32"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="228,5,360,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="228,78,403,105"/>
<area shape="rect" href="group__rcc__file.html#ga7106c0dbbb977d8816bc2fb2d4968bd3" title="Set System Clock PLL at 48MHz from HSE at 8MHz." alt="" coords="5,5,180,47"/>
<area shape="rect" href="group__rcc__file.html#ga8e517e73aea1b2e06447ed5367915a69" title="Set System Clock HSI48 at 48MHz." alt="" coords="21,71,165,112"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="Set System Clock PLL at 48MHz from HSI." alt="" coords="21,136,165,177"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00045">45</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00677">rcc_get_i2c_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_get_usart_clksel_freq()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00046">46</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00557">rcc_clock_setup_in_hse_8mhz_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00612">rcc_clock_setup_in_hsi48_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00585">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00677">rcc_get_i2c_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00695">rcc_get_spi_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00666">rcc_get_timer_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00649">rcc_get_usart_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_get_usart_clksel_freq()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:16 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
