
smart-cows-stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  0800c790  0800c790  0001c790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd74  0800cd74  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd74  0800cd74  0001cd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd7c  0800cd7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd7c  0800cd7c  0001cd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd80  0800cd80  0001cd80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cd84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ec  200001e0  0800cf64  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007cc  0800cf64  000207cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e19  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033c7  00000000  00000000  00037029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001258  00000000  00000000  0003a3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010e0  00000000  00000000  0003b648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002add5  00000000  00000000  0003c728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d0f  00000000  00000000  000674fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104fa2  00000000  00000000  0007e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001831ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006330  00000000  00000000  00183200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c774 	.word	0x0800c774

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c774 	.word	0x0800c774

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800101a:	4b36      	ldr	r3, [pc, #216]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800101c:	4a36      	ldr	r2, [pc, #216]	; (80010f8 <MX_ADC1_Init+0x100>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001020:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b30      	ldr	r3, [pc, #192]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b2e      	ldr	r3, [pc, #184]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800103a:	2204      	movs	r2, #4
 800103c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800103e:	4b2d      	ldr	r3, [pc, #180]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001040:	2200      	movs	r2, #0
 8001042:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001044:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001046:	2200      	movs	r2, #0
 8001048:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800104c:	2201      	movs	r2, #1
 800104e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800106e:	2200      	movs	r2, #0
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 800107a:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800107c:	221c      	movs	r2, #28
 800107e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001080:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001082:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001086:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800108a:	2200      	movs	r2, #0
 800108c:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001090:	2201      	movs	r2, #1
 8001092:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001094:	4817      	ldr	r0, [pc, #92]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001096:	f000 ffeb 	bl	8002070 <HAL_ADC_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 f9fa 	bl	8001498 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010a8:	f107 031c 	add.w	r3, r7, #28
 80010ac:	4619      	mov	r1, r3
 80010ae:	4811      	ldr	r0, [pc, #68]	; (80010f4 <MX_ADC1_Init+0xfc>)
 80010b0:	f002 f85c 	bl	800316c <HAL_ADCEx_MultiModeConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80010ba:	f000 f9ed 	bl	8001498 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_ADC1_Init+0x104>)
 80010c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c2:	2306      	movs	r3, #6
 80010c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80010c6:	2307      	movs	r3, #7
 80010c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ca:	237f      	movs	r3, #127	; 0x7f
 80010cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ce:	2304      	movs	r3, #4
 80010d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_ADC1_Init+0xfc>)
 80010dc:	f001 fabe 	bl	800265c <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 80010e6:	f000 f9d7 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3728      	adds	r7, #40	; 0x28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200001fc 	.word	0x200001fc
 80010f8:	50040000 	.word	0x50040000
 80010fc:	04300002 	.word	0x04300002

08001100 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0ac      	sub	sp, #176	; 0xb0
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2288      	movs	r2, #136	; 0x88
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f006 fa77 	bl	8007614 <memset>
  if(adcHandle->Instance==ADC1)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a27      	ldr	r2, [pc, #156]	; (80011c8 <HAL_ADC_MspInit+0xc8>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d146      	bne.n	80011be <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001130:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001134:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001136:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800113a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001142:	2301      	movs	r3, #1
 8001144:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 32;
 8001146:	2320      	movs	r3, #32
 8001148:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800114a:	2307      	movs	r3, #7
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800114e:	2302      	movs	r3, #2
 8001150:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001152:	2302      	movs	r3, #2
 8001154:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001156:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4618      	mov	r0, r3
 8001162:	f003 fa61 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800116c:	f000 f994 	bl	8001498 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001170:	4b16      	ldr	r3, [pc, #88]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001174:	4a15      	ldr	r2, [pc, #84]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001176:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800117a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800117e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118c:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001194:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011a6:	230b      	movs	r3, #11
 80011a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	; (80011d0 <HAL_ADC_MspInit+0xd0>)
 80011ba:	f002 fa17 	bl	80035ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	37b0      	adds	r7, #176	; 0xb0
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	50040000 	.word	0x50040000
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000800 	.word	0x48000800

080011d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011da:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <MX_GPIO_Init+0x44>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	4a0e      	ldr	r2, [pc, #56]	; (8001218 <MX_GPIO_Init+0x44>)
 80011e0:	f043 0304 	orr.w	r3, r3, #4
 80011e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e6:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <MX_GPIO_Init+0x44>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	f003 0304 	and.w	r3, r3, #4
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <MX_GPIO_Init+0x44>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4a08      	ldr	r2, [pc, #32]	; (8001218 <MX_GPIO_Init+0x44>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <MX_GPIO_Init+0x44>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	683b      	ldr	r3, [r7, #0]

}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40021000 	.word	0x40021000

0800121c <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &rxData, 1, HAL_MAX_DELAY);
 8001224:	f04f 33ff 	mov.w	r3, #4294967295
 8001228:	2201      	movs	r2, #1
 800122a:	492d      	ldr	r1, [pc, #180]	; (80012e0 <HAL_UART_RxCpltCallback+0xc4>)
 800122c:	482d      	ldr	r0, [pc, #180]	; (80012e4 <HAL_UART_RxCpltCallback+0xc8>)
 800122e:	f004 f857 	bl	80052e0 <HAL_UART_Transmit>

	if(huart == &huart1)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a2c      	ldr	r2, [pc, #176]	; (80012e8 <HAL_UART_RxCpltCallback+0xcc>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d147      	bne.n	80012ca <HAL_UART_RxCpltCallback+0xae>
	{
		if(rxData == '+'){
 800123a:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <HAL_UART_RxCpltCallback+0xc4>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b2b      	cmp	r3, #43	; 0x2b
 8001240:	d109      	bne.n	8001256 <HAL_UART_RxCpltCallback+0x3a>
			i = 0;
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
			joinData[i] = rxData;
 8001248:	4b28      	ldr	r3, [pc, #160]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a24      	ldr	r2, [pc, #144]	; (80012e0 <HAL_UART_RxCpltCallback+0xc4>)
 800124e:	7811      	ldrb	r1, [r2, #0]
 8001250:	4a27      	ldr	r2, [pc, #156]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 8001252:	54d1      	strb	r1, [r2, r3]
 8001254:	e00a      	b.n	800126c <HAL_UART_RxCpltCallback+0x50>
		} else {
			i++;
 8001256:	4b25      	ldr	r3, [pc, #148]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	3301      	adds	r3, #1
 800125c:	4a23      	ldr	r2, [pc, #140]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 800125e:	6013      	str	r3, [r2, #0]
			joinData[i] = rxData;
 8001260:	4b22      	ldr	r3, [pc, #136]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a1e      	ldr	r2, [pc, #120]	; (80012e0 <HAL_UART_RxCpltCallback+0xc4>)
 8001266:	7811      	ldrb	r1, [r2, #0]
 8001268:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 800126a:	54d1      	strb	r1, [r2, r3]
		}

		if(i == 10){
 800126c:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b0a      	cmp	r3, #10
 8001272:	d131      	bne.n	80012d8 <HAL_UART_RxCpltCallback+0xbc>
			if(joinData[0] == '+' && joinData[1] == 'J' && joinData[2] == 'O' && joinData[3] == 'I' && joinData[4] == 'N'
 8001274:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b2b      	cmp	r3, #43	; 0x2b
 800127a:	d122      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 800127e:	785b      	ldrb	r3, [r3, #1]
 8001280:	2b4a      	cmp	r3, #74	; 0x4a
 8001282:	d11e      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 8001286:	789b      	ldrb	r3, [r3, #2]
 8001288:	2b4f      	cmp	r3, #79	; 0x4f
 800128a:	d11a      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 800128c:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 800128e:	78db      	ldrb	r3, [r3, #3]
 8001290:	2b49      	cmp	r3, #73	; 0x49
 8001292:	d116      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 8001294:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 8001296:	791b      	ldrb	r3, [r3, #4]
 8001298:	2b4e      	cmp	r3, #78	; 0x4e
 800129a:	d112      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
					&& joinData[7] == 'N' && joinData[8] == 'e' && joinData[9] == 't' && joinData[10] == 'w'){
 800129c:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 800129e:	79db      	ldrb	r3, [r3, #7]
 80012a0:	2b4e      	cmp	r3, #78	; 0x4e
 80012a2:	d10e      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 80012a6:	7a1b      	ldrb	r3, [r3, #8]
 80012a8:	2b65      	cmp	r3, #101	; 0x65
 80012aa:	d10a      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 80012ae:	7a5b      	ldrb	r3, [r3, #9]
 80012b0:	2b74      	cmp	r3, #116	; 0x74
 80012b2:	d106      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <HAL_UART_RxCpltCallback+0xd4>)
 80012b6:	7a9b      	ldrb	r3, [r3, #10]
 80012b8:	2b77      	cmp	r3, #119	; 0x77
 80012ba:	d102      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0xa6>
				connectedToNetwork = 1;
 80012bc:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <HAL_UART_RxCpltCallback+0xd8>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]
			}
			i = 0;
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <HAL_UART_RxCpltCallback+0xd0>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
	}
	else if (huart == &huart3)
	{
		GPS_UART_Callback(&rxData);
	}
}
 80012c8:	e006      	b.n	80012d8 <HAL_UART_RxCpltCallback+0xbc>
	else if (huart == &huart3)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a0a      	ldr	r2, [pc, #40]	; (80012f8 <HAL_UART_RxCpltCallback+0xdc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d102      	bne.n	80012d8 <HAL_UART_RxCpltCallback+0xbc>
		GPS_UART_Callback(&rxData);
 80012d2:	4803      	ldr	r0, [pc, #12]	; (80012e0 <HAL_UART_RxCpltCallback+0xc4>)
 80012d4:	f006 f8de 	bl	8007494 <GPS_UART_Callback>
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000268 	.word	0x20000268
 80012e4:	20000324 	.word	0x20000324
 80012e8:	200002a0 	.word	0x200002a0
 80012ec:	20000264 	.word	0x20000264
 80012f0:	2000026c 	.word	0x2000026c
 80012f4:	20000260 	.word	0x20000260
 80012f8:	200003a8 	.word	0x200003a8

080012fc <__io_putchar>:
		HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
	}
}

int __io_putchar(int ch)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	if (ch == '\n'){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b0a      	cmp	r3, #10
 8001308:	d109      	bne.n	800131e <__io_putchar+0x22>
		uint8_t ch2 = '\r';
 800130a:	230d      	movs	r3, #13
 800130c:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);	// 1 - lora / 2 - pc
 800130e:	f107 010f 	add.w	r1, r7, #15
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	2201      	movs	r2, #1
 8001318:	4807      	ldr	r0, [pc, #28]	; (8001338 <__io_putchar+0x3c>)
 800131a:	f003 ffe1 	bl	80052e0 <HAL_UART_Transmit>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY); // 1 - lora / 2 - pc
 800131e:	1d39      	adds	r1, r7, #4
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
 8001324:	2201      	movs	r2, #1
 8001326:	4804      	ldr	r0, [pc, #16]	; (8001338 <__io_putchar+0x3c>)
 8001328:	f003 ffda 	bl	80052e0 <HAL_UART_Transmit>
	return 1;
 800132c:	2301      	movs	r3, #1
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000324 	.word	0x20000324

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b5b0      	push	{r4, r5, r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001342:	f000 fc16 	bl	8001b72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001346:	f000 f851 	bl	80013ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134a:	f7ff ff43 	bl	80011d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800134e:	f000 fa89 	bl	8001864 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001352:	f000 fa57 	bl	8001804 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001356:	f7ff fe4f 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 800135a:	f000 f8a3 	bl	80014a4 <MX_RTC_Init>
  MX_USART3_UART_Init();
 800135e:	f000 fab1 	bl	80018c4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  GPS_Init(&rxData);
 8001362:	481b      	ldr	r0, [pc, #108]	; (80013d0 <main+0x94>)
 8001364:	f006 f87c 	bl	8007460 <GPS_Init>
  battery_init(&hadc1, HAL_MAX_DELAY);
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	4819      	ldr	r0, [pc, #100]	; (80013d4 <main+0x98>)
 800136e:	f005 ff81 	bl	8007274 <battery_init>
  HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8001372:	2201      	movs	r2, #1
 8001374:	4916      	ldr	r1, [pc, #88]	; (80013d0 <main+0x94>)
 8001376:	4818      	ldr	r0, [pc, #96]	; (80013d8 <main+0x9c>)
 8001378:	f004 f846 	bl	8005408 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //connect_to_lora();
	  if(gpsDataReady)
 800137c:	4b17      	ldr	r3, [pc, #92]	; (80013dc <main+0xa0>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0fb      	beq.n	800137c <main+0x40>
	  {
		  float voltage = battery_getBatteryVolts();
 8001384:	f005 ffb1 	bl	80072ea <battery_getBatteryVolts>
 8001388:	ed87 0a05 	vstr	s0, [r7, #20]
		  int batteryLevel = battery_getBatteryChargeLevel();
 800138c:	f005 ff8c 	bl	80072a8 <battery_getBatteryChargeLevel>
 8001390:	6138      	str	r0, [r7, #16]
		  //printf("Voltage: %.3f, Battery level: %d %\r\n", voltage, batteryLevel);

		  float temperature = 38;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <main+0xa4>)
 8001394:	60fb      	str	r3, [r7, #12]
		  Position currentPosition;
		  GPS_getCurrentPosition(&currentPosition);
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	4618      	mov	r0, r3
 800139a:	f006 f8e5 	bl	8007568 <GPS_getCurrentPosition>
		  printf("\n Lat: %f \t Lon: %f \r\n", currentPosition.latitude, currentPosition.longitude);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8d1 	bl	8000548 <__aeabi_f2d>
 80013a6:	4604      	mov	r4, r0
 80013a8:	460d      	mov	r5, r1
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f8cb 	bl	8000548 <__aeabi_f2d>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	e9cd 2300 	strd	r2, r3, [sp]
 80013ba:	4622      	mov	r2, r4
 80013bc:	462b      	mov	r3, r5
 80013be:	4809      	ldr	r0, [pc, #36]	; (80013e4 <main+0xa8>)
 80013c0:	f007 f88a 	bl	80084d8 <iprintf>
		  HAL_UART_Receive_IT(GPS_USART, (uint8_t *) &rxData, 1);
 80013c4:	2201      	movs	r2, #1
 80013c6:	4902      	ldr	r1, [pc, #8]	; (80013d0 <main+0x94>)
 80013c8:	4807      	ldr	r0, [pc, #28]	; (80013e8 <main+0xac>)
 80013ca:	f004 f81d 	bl	8005408 <HAL_UART_Receive_IT>
	  if(gpsDataReady)
 80013ce:	e7d5      	b.n	800137c <main+0x40>
 80013d0:	20000268 	.word	0x20000268
 80013d4:	200001fc 	.word	0x200001fc
 80013d8:	200002a0 	.word	0x200002a0
 80013dc:	20000760 	.word	0x20000760
 80013e0:	42180000 	.word	0x42180000
 80013e4:	0800c834 	.word	0x0800c834
 80013e8:	200003a8 	.word	0x200003a8

080013ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b096      	sub	sp, #88	; 0x58
 80013f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	2244      	movs	r2, #68	; 0x44
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f006 f90a 	bl	8007614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001400:	463b      	mov	r3, r7
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800140e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001412:	f002 fab3 	bl	800397c <HAL_PWREx_ControlVoltageScaling>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800141c:	f000 f83c 	bl	8001498 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001420:	f002 fa8e 	bl	8003940 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001424:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <SystemClock_Config+0xa8>)
 8001426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800142a:	4a1a      	ldr	r2, [pc, #104]	; (8001494 <SystemClock_Config+0xa8>)
 800142c:	f023 0318 	bic.w	r3, r3, #24
 8001430:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001434:	2314      	movs	r3, #20
 8001436:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001438:	2301      	movs	r3, #1
 800143a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800143c:	2301      	movs	r3, #1
 800143e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001444:	2360      	movs	r3, #96	; 0x60
 8001446:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001448:	2300      	movs	r3, #0
 800144a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	4618      	mov	r0, r3
 8001452:	f002 fae9 	bl	8003a28 <HAL_RCC_OscConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800145c:	f000 f81c 	bl	8001498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001460:	230f      	movs	r3, #15
 8001462:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001464:	2300      	movs	r3, #0
 8001466:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001474:	463b      	mov	r3, r7
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f002 feb1 	bl	80041e0 <HAL_RCC_ClockConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001484:	f000 f808 	bl	8001498 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001488:	f003 fbb8 	bl	8004bfc <HAL_RCCEx_EnableMSIPLLMode>
}
 800148c:	bf00      	nop
 800148e:	3758      	adds	r7, #88	; 0x58
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000

08001498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149c:	b672      	cpsid	i
}
 800149e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a0:	e7fe      	b.n	80014a0 <Error_Handler+0x8>
	...

080014a4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <MX_RTC_Init+0x48>)
 80014aa:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <MX_RTC_Init+0x4c>)
 80014ac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014ae:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <MX_RTC_Init+0x48>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014b4:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <MX_RTC_Init+0x48>)
 80014b6:	227f      	movs	r2, #127	; 0x7f
 80014b8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <MX_RTC_Init+0x48>)
 80014bc:	22ff      	movs	r2, #255	; 0xff
 80014be:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014c0:	4b0a      	ldr	r3, [pc, #40]	; (80014ec <MX_RTC_Init+0x48>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014c6:	4b09      	ldr	r3, [pc, #36]	; (80014ec <MX_RTC_Init+0x48>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014cc:	4b07      	ldr	r3, [pc, #28]	; (80014ec <MX_RTC_Init+0x48>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <MX_RTC_Init+0x48>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014d8:	4804      	ldr	r0, [pc, #16]	; (80014ec <MX_RTC_Init+0x48>)
 80014da:	f003 fd71 	bl	8004fc0 <HAL_RTC_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80014e4:	f7ff ffd8 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000278 	.word	0x20000278
 80014f0:	40002800 	.word	0x40002800

080014f4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b0a4      	sub	sp, #144	; 0x90
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014fc:	f107 0308 	add.w	r3, r7, #8
 8001500:	2288      	movs	r2, #136	; 0x88
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f006 f885 	bl	8007614 <memset>
  if(rtcHandle->Instance==RTC)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a14      	ldr	r2, [pc, #80]	; (8001560 <HAL_RTC_MspInit+0x6c>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d120      	bne.n	8001556 <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001514:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001518:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800151a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800151e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4618      	mov	r0, r3
 8001528:	f003 f87e 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001532:	f7ff ffb1 	bl	8001498 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001536:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_RTC_MspInit+0x70>)
 8001538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800153c:	4a09      	ldr	r2, [pc, #36]	; (8001564 <HAL_RTC_MspInit+0x70>)
 800153e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001542:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2003      	movs	r0, #3
 800154c:	f001 ff99 	bl	8003482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001550:	2003      	movs	r0, #3
 8001552:	f001 ffb2 	bl	80034ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001556:	bf00      	nop
 8001558:	3790      	adds	r7, #144	; 0x90
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40002800 	.word	0x40002800
 8001564:	40021000 	.word	0x40021000

08001568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <HAL_MspInit+0x44>)
 8001570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <HAL_MspInit+0x44>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6613      	str	r3, [r2, #96]	; 0x60
 800157a:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <HAL_MspInit+0x44>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_MspInit+0x44>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	4a08      	ldr	r2, [pc, #32]	; (80015ac <HAL_MspInit+0x44>)
 800158c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001590:	6593      	str	r3, [r2, #88]	; 0x58
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_MspInit+0x44>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <NMI_Handler+0x4>

080015b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ba:	e7fe      	b.n	80015ba <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	e7fe      	b.n	80015c0 <MemManage_Handler+0x4>

080015c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <UsageFault_Handler+0x4>

080015ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 fb0e 	bl	8001c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <RTC_WKUP_IRQHandler+0x10>)
 800160a:	f003 fdeb 	bl	80051e4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000278 	.word	0x20000278

08001618 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <USART1_IRQHandler+0x10>)
 800161e:	f003 ff49 	bl	80054b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002a0 	.word	0x200002a0

0800162c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <USART2_IRQHandler+0x10>)
 8001632:	f003 ff3f 	bl	80054b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000324 	.word	0x20000324

08001640 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <USART3_IRQHandler+0x10>)
 8001646:	f003 ff35 	bl	80054b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200003a8 	.word	0x200003a8

08001654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
	return 1;
 8001658:	2301      	movs	r3, #1
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <_kill>:

int _kill(int pid, int sig)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800166e:	f005 ff91 	bl	8007594 <__errno>
 8001672:	4603      	mov	r3, r0
 8001674:	2216      	movs	r2, #22
 8001676:	601a      	str	r2, [r3, #0]
	return -1;
 8001678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <_exit>:

void _exit (int status)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800168c:	f04f 31ff 	mov.w	r1, #4294967295
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ffe7 	bl	8001664 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001696:	e7fe      	b.n	8001696 <_exit+0x12>

08001698 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e00a      	b.n	80016c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016aa:	f3af 8000 	nop.w
 80016ae:	4601      	mov	r1, r0
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	60ba      	str	r2, [r7, #8]
 80016b6:	b2ca      	uxtb	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dbf0      	blt.n	80016aa <_read+0x12>
	}

return len;
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	e009      	b.n	80016f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	60ba      	str	r2, [r7, #8]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fe05 	bl	80012fc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dbf1      	blt.n	80016e4 <_write+0x12>
	}
	return len;
 8001700:	687b      	ldr	r3, [r7, #4]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <_close>:

int _close(int file)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
	return -1;
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001732:	605a      	str	r2, [r3, #4]
	return 0;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <_isatty>:

int _isatty(int file)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
	return 1;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
	return 0;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800177c:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <_sbrk+0x5c>)
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <_sbrk+0x60>)
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001788:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <_sbrk+0x64>)
 8001792:	4a12      	ldr	r2, [pc, #72]	; (80017dc <_sbrk+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d207      	bcs.n	80017b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a4:	f005 fef6 	bl	8007594 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	220c      	movs	r2, #12
 80017ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
 80017b2:	e009      	b.n	80017c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ba:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	4a05      	ldr	r2, [pc, #20]	; (80017d8 <_sbrk+0x64>)
 80017c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20018000 	.word	0x20018000
 80017d4:	00000400 	.word	0x00000400
 80017d8:	2000029c 	.word	0x2000029c
 80017dc:	200007d0 	.word	0x200007d0

080017e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <SystemInit+0x20>)
 80017e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ea:	4a05      	ldr	r2, [pc, #20]	; (8001800 <SystemInit+0x20>)
 80017ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001808:	4b14      	ldr	r3, [pc, #80]	; (800185c <MX_USART1_UART_Init+0x58>)
 800180a:	4a15      	ldr	r2, [pc, #84]	; (8001860 <MX_USART1_UART_Init+0x5c>)
 800180c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001810:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001814:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_USART1_UART_Init+0x58>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_USART1_UART_Init+0x58>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <MX_USART1_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_USART1_UART_Init+0x58>)
 8001848:	f003 fcfc 	bl	8005244 <HAL_UART_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001852:	f7ff fe21 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200002a0 	.word	0x200002a0
 8001860:	40013800 	.word	0x40013800

08001864 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <MX_USART2_UART_Init+0x58>)
 800186a:	4a15      	ldr	r2, [pc, #84]	; (80018c0 <MX_USART2_UART_Init+0x5c>)
 800186c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <MX_USART2_UART_Init+0x58>)
 8001870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <MX_USART2_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <MX_USART2_UART_Init+0x58>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <MX_USART2_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <MX_USART2_UART_Init+0x58>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <MX_USART2_UART_Init+0x58>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <MX_USART2_UART_Init+0x58>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <MX_USART2_UART_Init+0x58>)
 800189c:	2200      	movs	r2, #0
 800189e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <MX_USART2_UART_Init+0x58>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018a6:	4805      	ldr	r0, [pc, #20]	; (80018bc <MX_USART2_UART_Init+0x58>)
 80018a8:	f003 fccc 	bl	8005244 <HAL_UART_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018b2:	f7ff fdf1 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000324 	.word	0x20000324
 80018c0:	40004400 	.word	0x40004400

080018c4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018ca:	4a15      	ldr	r2, [pc, #84]	; (8001920 <MX_USART3_UART_Init+0x5c>)
 80018cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80018ce:	4b13      	ldr	r3, [pc, #76]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018de:	2200      	movs	r2, #0
 80018e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018ea:	220c      	movs	r2, #12
 80018ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ee:	4b0b      	ldr	r3, [pc, #44]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018fa:	4b08      	ldr	r3, [pc, #32]	; (800191c <MX_USART3_UART_Init+0x58>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_USART3_UART_Init+0x58>)
 8001902:	2200      	movs	r2, #0
 8001904:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001906:	4805      	ldr	r0, [pc, #20]	; (800191c <MX_USART3_UART_Init+0x58>)
 8001908:	f003 fc9c 	bl	8005244 <HAL_UART_Init>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001912:	f7ff fdc1 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200003a8 	.word	0x200003a8
 8001920:	40004800 	.word	0x40004800

08001924 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b0b0      	sub	sp, #192	; 0xc0
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800193c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001940:	2288      	movs	r2, #136	; 0x88
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f005 fe65 	bl	8007614 <memset>
  if(uartHandle->Instance==USART1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a6f      	ldr	r2, [pc, #444]	; (8001b0c <HAL_UART_MspInit+0x1e8>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d145      	bne.n	80019e0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001954:	2301      	movs	r3, #1
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001958:	2300      	movs	r3, #0
 800195a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800195c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001960:	4618      	mov	r0, r3
 8001962:	f002 fe61 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800196c:	f7ff fd94 	bl	8001498 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001970:	4b67      	ldr	r3, [pc, #412]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001974:	4a66      	ldr	r2, [pc, #408]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001976:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800197a:	6613      	str	r3, [r2, #96]	; 0x60
 800197c:	4b64      	ldr	r3, [pc, #400]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 800197e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001980:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001984:	623b      	str	r3, [r7, #32]
 8001986:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	4b61      	ldr	r3, [pc, #388]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 800198a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198c:	4a60      	ldr	r2, [pc, #384]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001994:	4b5e      	ldr	r3, [pc, #376]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019a0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	2302      	movs	r3, #2
 80019aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019ba:	2307      	movs	r3, #7
 80019bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019c4:	4619      	mov	r1, r3
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ca:	f001 fe0f 	bl	80035ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	2025      	movs	r0, #37	; 0x25
 80019d4:	f001 fd55 	bl	8003482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019d8:	2025      	movs	r0, #37	; 0x25
 80019da:	f001 fd6e 	bl	80034ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80019de:	e091      	b.n	8001b04 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a4b      	ldr	r2, [pc, #300]	; (8001b14 <HAL_UART_MspInit+0x1f0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d144      	bne.n	8001a74 <HAL_UART_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019ea:	2302      	movs	r3, #2
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f6:	4618      	mov	r0, r3
 80019f8:	f002 fe16 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001a02:	f7ff fd49 	bl	8001498 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a06:	4b42      	ldr	r3, [pc, #264]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0a:	4a41      	ldr	r2, [pc, #260]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a10:	6593      	str	r3, [r2, #88]	; 0x58
 8001a12:	4b3f      	ldr	r3, [pc, #252]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	61bb      	str	r3, [r7, #24]
 8001a1c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	4b3c      	ldr	r3, [pc, #240]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a22:	4a3b      	ldr	r2, [pc, #236]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2a:	4b39      	ldr	r3, [pc, #228]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a36:	230c      	movs	r3, #12
 8001a38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a4e:	2307      	movs	r3, #7
 8001a50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a5e:	f001 fdc5 	bl	80035ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	2026      	movs	r0, #38	; 0x26
 8001a68:	f001 fd0b 	bl	8003482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a6c:	2026      	movs	r0, #38	; 0x26
 8001a6e:	f001 fd24 	bl	80034ba <HAL_NVIC_EnableIRQ>
}
 8001a72:	e047      	b.n	8001b04 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART3)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <HAL_UART_MspInit+0x1f4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d142      	bne.n	8001b04 <HAL_UART_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a7e:	2304      	movs	r3, #4
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f002 fdcc 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <HAL_UART_MspInit+0x176>
      Error_Handler();
 8001a96:	f7ff fcff 	bl	8001498 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a9a:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a9e:	4a1c      	ldr	r2, [pc, #112]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aa4:	6593      	str	r3, [r2, #88]	; 0x58
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab6:	4a16      	ldr	r2, [pc, #88]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001ab8:	f043 0304 	orr.w	r3, r3, #4
 8001abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_UART_MspInit+0x1ec>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001aca:	2330      	movs	r3, #48	; 0x30
 8001acc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ae2:	2307      	movs	r3, #7
 8001ae4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001aec:	4619      	mov	r1, r3
 8001aee:	480b      	ldr	r0, [pc, #44]	; (8001b1c <HAL_UART_MspInit+0x1f8>)
 8001af0:	f001 fd7c 	bl	80035ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001af4:	2200      	movs	r2, #0
 8001af6:	2100      	movs	r1, #0
 8001af8:	2027      	movs	r0, #39	; 0x27
 8001afa:	f001 fcc2 	bl	8003482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001afe:	2027      	movs	r0, #39	; 0x27
 8001b00:	f001 fcdb 	bl	80034ba <HAL_NVIC_EnableIRQ>
}
 8001b04:	bf00      	nop
 8001b06:	37c0      	adds	r7, #192	; 0xc0
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40013800 	.word	0x40013800
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40004400 	.word	0x40004400
 8001b18:	40004800 	.word	0x40004800
 8001b1c:	48000800 	.word	0x48000800

08001b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b24:	f7ff fe5c 	bl	80017e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b28:	480c      	ldr	r0, [pc, #48]	; (8001b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b2a:	490d      	ldr	r1, [pc, #52]	; (8001b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	; (8001b64 <LoopForever+0xe>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b30:	e002      	b.n	8001b38 <LoopCopyDataInit>

08001b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b36:	3304      	adds	r3, #4

08001b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b3c:	d3f9      	bcc.n	8001b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3e:	4a0a      	ldr	r2, [pc, #40]	; (8001b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b40:	4c0a      	ldr	r4, [pc, #40]	; (8001b6c <LoopForever+0x16>)
  movs r3, #0
 8001b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b44:	e001      	b.n	8001b4a <LoopFillZerobss>

08001b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b48:	3204      	adds	r2, #4

08001b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b4c:	d3fb      	bcc.n	8001b46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b4e:	f005 fd27 	bl	80075a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b52:	f7ff fbf3 	bl	800133c <main>

08001b56 <LoopForever>:

LoopForever:
    b LoopForever
 8001b56:	e7fe      	b.n	8001b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b58:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b60:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001b64:	0800cd84 	.word	0x0800cd84
  ldr r2, =_sbss
 8001b68:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001b6c:	200007cc 	.word	0x200007cc

08001b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b70:	e7fe      	b.n	8001b70 <ADC1_2_IRQHandler>

08001b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7c:	2003      	movs	r0, #3
 8001b7e:	f001 fc75 	bl	800346c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b82:	200f      	movs	r0, #15
 8001b84:	f000 f80e 	bl	8001ba4 <HAL_InitTick>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	71fb      	strb	r3, [r7, #7]
 8001b92:	e001      	b.n	8001b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b94:	f7ff fce8 	bl	8001568 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b98:	79fb      	ldrb	r3, [r7, #7]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bb0:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d023      	beq.n	8001c00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <HAL_InitTick+0x70>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f001 fc81 	bl	80034d6 <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10f      	bne.n	8001bfa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d809      	bhi.n	8001bf4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f001 fc4b 	bl	8003482 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bec:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <HAL_InitTick+0x74>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e007      	b.n	8001c04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	e004      	b.n	8001c04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	e001      	b.n	8001c04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x20>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_IncTick+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <HAL_IncTick+0x24>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	2000042c 	.word	0x2000042c

08001c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <HAL_GetTick+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	2000042c 	.word	0x2000042c

08001c5c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	609a      	str	r2, [r3, #8]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
 8001c8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	3360      	adds	r3, #96	; 0x60
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <LL_ADC_SetOffset+0x44>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001cfc:	bf00      	nop
 8001cfe:	371c      	adds	r7, #28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	03fff000 	.word	0x03fff000

08001d0c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3360      	adds	r3, #96	; 0x60
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b087      	sub	sp, #28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	3360      	adds	r3, #96	; 0x60
 8001d48:	461a      	mov	r2, r3
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001d62:	bf00      	nop
 8001d64:	371c      	adds	r7, #28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3330      	adds	r3, #48	; 0x30
 8001da4:	461a      	mov	r2, r3
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	4413      	add	r3, r2
 8001db2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f003 031f 	and.w	r3, r3, #31
 8001dbe:	211f      	movs	r1, #31
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	0e9b      	lsrs	r3, r3, #26
 8001dcc:	f003 011f 	and.w	r1, r3, #31
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	f003 031f 	and.w	r3, r3, #31
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001de0:	bf00      	nop
 8001de2:	371c      	adds	r7, #28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b087      	sub	sp, #28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	3314      	adds	r3, #20
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	0e5b      	lsrs	r3, r3, #25
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	4413      	add	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	0d1b      	lsrs	r3, r3, #20
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2107      	movs	r1, #7
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	401a      	ands	r2, r3
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	0d1b      	lsrs	r3, r3, #20
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	431a      	orrs	r2, r3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e36:	bf00      	nop
 8001e38:	371c      	adds	r7, #28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	401a      	ands	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f003 0318 	and.w	r3, r3, #24
 8001e66:	4908      	ldr	r1, [pc, #32]	; (8001e88 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e68:	40d9      	lsrs	r1, r3
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	400b      	ands	r3, r1
 8001e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e72:	431a      	orrs	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	0007ffff 	.word	0x0007ffff

08001e8c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 031f 	and.w	r3, r3, #31
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ed4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6093      	str	r3, [r2, #8]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001efc:	d101      	bne.n	8001f02 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001f20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f48:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f4c:	d101      	bne.n	8001f52 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f74:	f043 0201 	orr.w	r2, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f9c:	f043 0202 	orr.w	r2, r3, #2
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d101      	bne.n	8001fc8 <LL_ADC_IsEnabled+0x18>
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e000      	b.n	8001fca <LL_ADC_IsEnabled+0x1a>
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d101      	bne.n	8001fee <LL_ADC_IsDisableOngoing+0x18>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <LL_ADC_IsDisableOngoing+0x1a>
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800200c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002010:	f043 0204 	orr.w	r2, r3, #4
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b04      	cmp	r3, #4
 8002036:	d101      	bne.n	800203c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 0308 	and.w	r3, r3, #8
 800205a:	2b08      	cmp	r3, #8
 800205c:	d101      	bne.n	8002062 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b089      	sub	sp, #36	; 0x24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800207c:	2300      	movs	r3, #0
 800207e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e136      	b.n	80022f8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	2b00      	cmp	r3, #0
 8002096:	d109      	bne.n	80020ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff f831 	bl	8001100 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ff19 	bl	8001ee8 <LL_ADC_IsDeepPowerDownEnabled>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d004      	beq.n	80020c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff feff 	bl	8001ec4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff ff34 	bl	8001f38 <LL_ADC_IsInternalRegulatorEnabled>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d115      	bne.n	8002102 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff18 	bl	8001f10 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020e0:	4b87      	ldr	r3, [pc, #540]	; (8002300 <HAL_ADC_Init+0x290>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	099b      	lsrs	r3, r3, #6
 80020e6:	4a87      	ldr	r2, [pc, #540]	; (8002304 <HAL_ADC_Init+0x294>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	099b      	lsrs	r3, r3, #6
 80020ee:	3301      	adds	r3, #1
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020f4:	e002      	b.n	80020fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f9      	bne.n	80020f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff16 	bl	8001f38 <LL_ADC_IsInternalRegulatorEnabled>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10d      	bne.n	800212e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	f043 0210 	orr.w	r2, r3, #16
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002122:	f043 0201 	orr.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ff76 	bl	8002024 <LL_ADC_REG_IsConversionOngoing>
 8002138:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 80cf 	bne.w	80022e6 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b00      	cmp	r3, #0
 800214c:	f040 80cb 	bne.w	80022e6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002154:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002158:	f043 0202 	orr.w	r2, r3, #2
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff23 	bl	8001fb0 <LL_ADC_IsEnabled>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d115      	bne.n	800219c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002170:	4865      	ldr	r0, [pc, #404]	; (8002308 <HAL_ADC_Init+0x298>)
 8002172:	f7ff ff1d 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002176:	4604      	mov	r4, r0
 8002178:	4864      	ldr	r0, [pc, #400]	; (800230c <HAL_ADC_Init+0x29c>)
 800217a:	f7ff ff19 	bl	8001fb0 <LL_ADC_IsEnabled>
 800217e:	4603      	mov	r3, r0
 8002180:	431c      	orrs	r4, r3
 8002182:	4863      	ldr	r0, [pc, #396]	; (8002310 <HAL_ADC_Init+0x2a0>)
 8002184:	f7ff ff14 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002188:	4603      	mov	r3, r0
 800218a:	4323      	orrs	r3, r4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d105      	bne.n	800219c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4619      	mov	r1, r3
 8002196:	485f      	ldr	r0, [pc, #380]	; (8002314 <HAL_ADC_Init+0x2a4>)
 8002198:	f7ff fd60 	bl	8001c5c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7e5b      	ldrb	r3, [r3, #25]
 80021a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80021ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80021b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021bc:	4313      	orrs	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d106      	bne.n	80021d8 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	3b01      	subs	r3, #1
 80021d0:	045b      	lsls	r3, r3, #17
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d009      	beq.n	80021f4 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	4b47      	ldr	r3, [pc, #284]	; (8002318 <HAL_ADC_Init+0x2a8>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	69b9      	ldr	r1, [r7, #24]
 8002204:	430b      	orrs	r3, r1
 8002206:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff09 	bl	8002024 <LL_ADC_REG_IsConversionOngoing>
 8002212:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff16 	bl	800204a <LL_ADC_INJ_IsConversionOngoing>
 800221e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d13d      	bne.n	80022a2 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d13a      	bne.n	80022a2 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002230:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002238:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002248:	f023 0302 	bic.w	r3, r3, #2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	69b9      	ldr	r1, [r7, #24]
 8002252:	430b      	orrs	r3, r1
 8002254:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800225c:	2b01      	cmp	r3, #1
 800225e:	d118      	bne.n	8002292 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800226a:	f023 0304 	bic.w	r3, r3, #4
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002276:	4311      	orrs	r1, r2
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800227c:	4311      	orrs	r1, r2
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002282:	430a      	orrs	r2, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 0201 	orr.w	r2, r2, #1
 800228e:	611a      	str	r2, [r3, #16]
 8002290:	e007      	b.n	80022a2 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0201 	bic.w	r2, r2, #1
 80022a0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d10c      	bne.n	80022c4 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	f023 010f 	bic.w	r1, r3, #15
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	1e5a      	subs	r2, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	430a      	orrs	r2, r1
 80022c0:	631a      	str	r2, [r3, #48]	; 0x30
 80022c2:	e007      	b.n	80022d4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 020f 	bic.w	r2, r2, #15
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d8:	f023 0303 	bic.w	r3, r3, #3
 80022dc:	f043 0201 	orr.w	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	655a      	str	r2, [r3, #84]	; 0x54
 80022e4:	e007      	b.n	80022f6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ea:	f043 0210 	orr.w	r2, r3, #16
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3724      	adds	r7, #36	; 0x24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd90      	pop	{r4, r7, pc}
 8002300:	20000000 	.word	0x20000000
 8002304:	053e2d63 	.word	0x053e2d63
 8002308:	50040000 	.word	0x50040000
 800230c:	50040100 	.word	0x50040100
 8002310:	50040200 	.word	0x50040200
 8002314:	50040300 	.word	0x50040300
 8002318:	fff0c007 	.word	0xfff0c007

0800231c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002324:	4857      	ldr	r0, [pc, #348]	; (8002484 <HAL_ADC_Start+0x168>)
 8002326:	f7ff fdb1 	bl	8001e8c <LL_ADC_GetMultimode>
 800232a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff fe77 	bl	8002024 <LL_ADC_REG_IsConversionOngoing>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	f040 809c 	bne.w	8002476 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_ADC_Start+0x30>
 8002348:	2302      	movs	r3, #2
 800234a:	e097      	b.n	800247c <HAL_ADC_Start+0x160>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 fd71 	bl	8002e3c <ADC_Enable>
 800235a:	4603      	mov	r3, r0
 800235c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800235e:	7dfb      	ldrb	r3, [r7, #23]
 8002360:	2b00      	cmp	r3, #0
 8002362:	f040 8083 	bne.w	800246c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800236e:	f023 0301 	bic.w	r3, r3, #1
 8002372:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a42      	ldr	r2, [pc, #264]	; (8002488 <HAL_ADC_Start+0x16c>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d002      	beq.n	800238a <HAL_ADC_Start+0x6e>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	e000      	b.n	800238c <HAL_ADC_Start+0x70>
 800238a:	4b40      	ldr	r3, [pc, #256]	; (800248c <HAL_ADC_Start+0x170>)
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	4293      	cmp	r3, r2
 8002392:	d002      	beq.n	800239a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d105      	bne.n	80023a6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b2:	d106      	bne.n	80023c2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b8:	f023 0206 	bic.w	r2, r3, #6
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	659a      	str	r2, [r3, #88]	; 0x58
 80023c0:	e002      	b.n	80023c8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	221c      	movs	r2, #28
 80023ce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a2a      	ldr	r2, [pc, #168]	; (8002488 <HAL_ADC_Start+0x16c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d002      	beq.n	80023e8 <HAL_ADC_Start+0xcc>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	e000      	b.n	80023ea <HAL_ADC_Start+0xce>
 80023e8:	4b28      	ldr	r3, [pc, #160]	; (800248c <HAL_ADC_Start+0x170>)
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	6812      	ldr	r2, [r2, #0]
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d008      	beq.n	8002404 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	2b05      	cmp	r3, #5
 80023fc:	d002      	beq.n	8002404 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2b09      	cmp	r3, #9
 8002402:	d114      	bne.n	800242e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d007      	beq.n	8002422 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002416:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800241a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff fde8 	bl	8001ffc <LL_ADC_REG_StartConversion>
 800242c:	e025      	b.n	800247a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002432:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a12      	ldr	r2, [pc, #72]	; (8002488 <HAL_ADC_Start+0x16c>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d002      	beq.n	800244a <HAL_ADC_Start+0x12e>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	e000      	b.n	800244c <HAL_ADC_Start+0x130>
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_ADC_Start+0x170>)
 800244c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00f      	beq.n	800247a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002462:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	655a      	str	r2, [r3, #84]	; 0x54
 800246a:	e006      	b.n	800247a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002474:	e001      	b.n	800247a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002476:	2302      	movs	r3, #2
 8002478:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800247a:	7dfb      	ldrb	r3, [r7, #23]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	50040300 	.word	0x50040300
 8002488:	50040100 	.word	0x50040100
 800248c:	50040000 	.word	0x50040000

08002490 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800249a:	4866      	ldr	r0, [pc, #408]	; (8002634 <HAL_ADC_PollForConversion+0x1a4>)
 800249c:	f7ff fcf6 	bl	8001e8c <LL_ADC_GetMultimode>
 80024a0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	2b08      	cmp	r3, #8
 80024a8:	d102      	bne.n	80024b0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80024aa:	2308      	movs	r3, #8
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	e02a      	b.n	8002506 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2b05      	cmp	r3, #5
 80024ba:	d002      	beq.n	80024c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	2b09      	cmp	r3, #9
 80024c0:	d111      	bne.n	80024e6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d007      	beq.n	80024e0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d4:	f043 0220 	orr.w	r2, r3, #32
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0a4      	b.n	800262a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80024e0:	2304      	movs	r3, #4
 80024e2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80024e4:	e00f      	b.n	8002506 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80024e6:	4853      	ldr	r0, [pc, #332]	; (8002634 <HAL_ADC_PollForConversion+0x1a4>)
 80024e8:	f7ff fcde 	bl	8001ea8 <LL_ADC_GetMultiDMATransfer>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d007      	beq.n	8002502 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f6:	f043 0220 	orr.w	r2, r3, #32
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e093      	b.n	800262a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002502:	2304      	movs	r3, #4
 8002504:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002506:	f7ff fb9d 	bl	8001c44 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800250c:	e021      	b.n	8002552 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002514:	d01d      	beq.n	8002552 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002516:	f7ff fb95 	bl	8001c44 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	429a      	cmp	r2, r3
 8002524:	d302      	bcc.n	800252c <HAL_ADC_PollForConversion+0x9c>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d112      	bne.n	8002552 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	4013      	ands	r3, r2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10b      	bne.n	8002552 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253e:	f043 0204 	orr.w	r2, r3, #4
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e06b      	b.n	800262a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	4013      	ands	r3, r2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0d6      	beq.n	800250e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002564:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fbfc 	bl	8001d6e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d01c      	beq.n	80025b6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	7e5b      	ldrb	r3, [r3, #25]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d118      	bne.n	80025b6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b08      	cmp	r3, #8
 8002590:	d111      	bne.n	80025b6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002596:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d105      	bne.n	80025b6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ae:	f043 0201 	orr.w	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a1f      	ldr	r2, [pc, #124]	; (8002638 <HAL_ADC_PollForConversion+0x1a8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d002      	beq.n	80025c6 <HAL_ADC_PollForConversion+0x136>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	e000      	b.n	80025c8 <HAL_ADC_PollForConversion+0x138>
 80025c6:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_ADC_PollForConversion+0x1ac>)
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6812      	ldr	r2, [r2, #0]
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d008      	beq.n	80025e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d005      	beq.n	80025e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b05      	cmp	r3, #5
 80025da:	d002      	beq.n	80025e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	2b09      	cmp	r3, #9
 80025e0:	d104      	bne.n	80025ec <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	61bb      	str	r3, [r7, #24]
 80025ea:	e00c      	b.n	8002606 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a11      	ldr	r2, [pc, #68]	; (8002638 <HAL_ADC_PollForConversion+0x1a8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d002      	beq.n	80025fc <HAL_ADC_PollForConversion+0x16c>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	e000      	b.n	80025fe <HAL_ADC_PollForConversion+0x16e>
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <HAL_ADC_PollForConversion+0x1ac>)
 80025fe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	2b08      	cmp	r3, #8
 800260a:	d104      	bne.n	8002616 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2208      	movs	r2, #8
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	e008      	b.n	8002628 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	220c      	movs	r2, #12
 8002626:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3720      	adds	r7, #32
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	50040300 	.word	0x50040300
 8002638:	50040100 	.word	0x50040100
 800263c:	50040000 	.word	0x50040000

08002640 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800264e:	4618      	mov	r0, r3
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b0b6      	sub	sp, #216	; 0xd8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_ADC_ConfigChannel+0x22>
 800267a:	2302      	movs	r3, #2
 800267c:	e3c7      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x7b2>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fcca 	bl	8002024 <LL_ADC_REG_IsConversionOngoing>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	f040 83a8 	bne.w	8002de8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b05      	cmp	r3, #5
 800269e:	d824      	bhi.n	80026ea <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	3b02      	subs	r3, #2
 80026a6:	2b03      	cmp	r3, #3
 80026a8:	d81b      	bhi.n	80026e2 <HAL_ADC_ConfigChannel+0x86>
 80026aa:	a201      	add	r2, pc, #4	; (adr r2, 80026b0 <HAL_ADC_ConfigChannel+0x54>)
 80026ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b0:	080026c1 	.word	0x080026c1
 80026b4:	080026c9 	.word	0x080026c9
 80026b8:	080026d1 	.word	0x080026d1
 80026bc:	080026d9 	.word	0x080026d9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	220c      	movs	r2, #12
 80026c4:	605a      	str	r2, [r3, #4]
          break;
 80026c6:	e011      	b.n	80026ec <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2212      	movs	r2, #18
 80026cc:	605a      	str	r2, [r3, #4]
          break;
 80026ce:	e00d      	b.n	80026ec <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	2218      	movs	r2, #24
 80026d4:	605a      	str	r2, [r3, #4]
          break;
 80026d6:	e009      	b.n	80026ec <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026de:	605a      	str	r2, [r3, #4]
          break;
 80026e0:	e004      	b.n	80026ec <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	2206      	movs	r2, #6
 80026e6:	605a      	str	r2, [r3, #4]
          break;
 80026e8:	e000      	b.n	80026ec <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80026ea:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	461a      	mov	r2, r3
 80026fa:	f7ff fb4b 	bl	8001d94 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fc8e 	bl	8002024 <LL_ADC_REG_IsConversionOngoing>
 8002708:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fc9a 	bl	800204a <LL_ADC_INJ_IsConversionOngoing>
 8002716:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800271a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800271e:	2b00      	cmp	r3, #0
 8002720:	f040 81a6 	bne.w	8002a70 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002724:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002728:	2b00      	cmp	r3, #0
 800272a:	f040 81a1 	bne.w	8002a70 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6819      	ldr	r1, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	461a      	mov	r2, r3
 800273c:	f7ff fb56 	bl	8001dec <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	08db      	lsrs	r3, r3, #3
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	2b04      	cmp	r3, #4
 8002760:	d00a      	beq.n	8002778 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6919      	ldr	r1, [r3, #16]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002772:	f7ff faa7 	bl	8001cc4 <LL_ADC_SetOffset>
 8002776:	e17b      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2100      	movs	r1, #0
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff fac4 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 8002784:	4603      	mov	r3, r0
 8002786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10a      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x148>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2100      	movs	r1, #0
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff fab9 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	0e9b      	lsrs	r3, r3, #26
 800279e:	f003 021f 	and.w	r2, r3, #31
 80027a2:	e01e      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x186>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2100      	movs	r1, #0
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff faae 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027ba:	fa93 f3a3 	rbit	r3, r3
 80027be:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80027c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80027d2:	2320      	movs	r3, #32
 80027d4:	e004      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80027d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027da:	fab3 f383 	clz	r3, r3
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d105      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x19e>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	0e9b      	lsrs	r3, r3, #26
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	e018      	b.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002802:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800280e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002812:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002816:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800281e:	2320      	movs	r3, #32
 8002820:	e004      	b.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002822:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002826:	fab3 f383 	clz	r3, r3
 800282a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800282c:	429a      	cmp	r2, r3
 800282e:	d106      	bne.n	800283e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	2100      	movs	r1, #0
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff fa7d 	bl	8001d38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2101      	movs	r1, #1
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fa61 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 800284a:	4603      	mov	r3, r0
 800284c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10a      	bne.n	800286a <HAL_ADC_ConfigChannel+0x20e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2101      	movs	r1, #1
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff fa56 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 8002860:	4603      	mov	r3, r0
 8002862:	0e9b      	lsrs	r3, r3, #26
 8002864:	f003 021f 	and.w	r2, r3, #31
 8002868:	e01e      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x24c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2101      	movs	r1, #1
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fa4b 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 8002876:	4603      	mov	r3, r0
 8002878:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002880:	fa93 f3a3 	rbit	r3, r3
 8002884:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002888:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800288c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002890:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002898:	2320      	movs	r3, #32
 800289a:	e004      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 800289c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028a0:	fab3 f383 	clz	r3, r3
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d105      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x264>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0e9b      	lsrs	r3, r3, #26
 80028ba:	f003 031f 	and.w	r3, r3, #31
 80028be:	e018      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x296>
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028cc:	fa93 f3a3 	rbit	r3, r3
 80028d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80028d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80028d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80028dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80028e4:	2320      	movs	r3, #32
 80028e6:	e004      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80028e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028ec:	fab3 f383 	clz	r3, r3
 80028f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d106      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2200      	movs	r2, #0
 80028fc:	2101      	movs	r1, #1
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff fa1a 	bl	8001d38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2102      	movs	r1, #2
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff f9fe 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 8002910:	4603      	mov	r3, r0
 8002912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10a      	bne.n	8002930 <HAL_ADC_ConfigChannel+0x2d4>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2102      	movs	r1, #2
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff f9f3 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 8002926:	4603      	mov	r3, r0
 8002928:	0e9b      	lsrs	r3, r3, #26
 800292a:	f003 021f 	and.w	r2, r3, #31
 800292e:	e01e      	b.n	800296e <HAL_ADC_ConfigChannel+0x312>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2102      	movs	r1, #2
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff f9e8 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 800293c:	4603      	mov	r3, r0
 800293e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002946:	fa93 f3a3 	rbit	r3, r3
 800294a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800294e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002952:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002956:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800295e:	2320      	movs	r3, #32
 8002960:	e004      	b.n	800296c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002962:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002976:	2b00      	cmp	r3, #0
 8002978:	d105      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x32a>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	0e9b      	lsrs	r3, r3, #26
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	e016      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x358>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002992:	fa93 f3a3 	rbit	r3, r3
 8002996:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002998:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800299a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800299e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80029a6:	2320      	movs	r3, #32
 80029a8:	e004      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80029aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029ae:	fab3 f383 	clz	r3, r3
 80029b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d106      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2200      	movs	r2, #0
 80029be:	2102      	movs	r1, #2
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff f9b9 	bl	8001d38 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2103      	movs	r1, #3
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff f99d 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 80029d2:	4603      	mov	r3, r0
 80029d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10a      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x396>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2103      	movs	r1, #3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff f992 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 80029e8:	4603      	mov	r3, r0
 80029ea:	0e9b      	lsrs	r3, r3, #26
 80029ec:	f003 021f 	and.w	r2, r3, #31
 80029f0:	e017      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x3c6>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2103      	movs	r1, #3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff f987 	bl	8001d0c <LL_ADC_GetOffsetChannel>
 80029fe:	4603      	mov	r3, r0
 8002a00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a04:	fa93 f3a3 	rbit	r3, r3
 8002a08:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002a0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a0c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002a0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002a14:	2320      	movs	r3, #32
 8002a16:	e003      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002a18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a1a:	fab3 f383 	clz	r3, r3
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d105      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x3de>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	0e9b      	lsrs	r3, r3, #26
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	e011      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x402>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a42:	fa93 f3a3 	rbit	r3, r3
 8002a46:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a4a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002a52:	2320      	movs	r3, #32
 8002a54:	e003      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a58:	fab3 f383 	clz	r3, r3
 8002a5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d106      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2200      	movs	r2, #0
 8002a68:	2103      	movs	r1, #3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff f964 	bl	8001d38 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fa9b 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f040 813f 	bne.w	8002d00 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6819      	ldr	r1, [r3, #0]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	f7ff f9d8 	bl	8001e44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4a8e      	ldr	r2, [pc, #568]	; (8002cd4 <HAL_ADC_ConfigChannel+0x678>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	f040 8130 	bne.w	8002d00 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10b      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x46c>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	0e9b      	lsrs	r3, r3, #26
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	f003 031f 	and.w	r3, r3, #31
 8002abc:	2b09      	cmp	r3, #9
 8002abe:	bf94      	ite	ls
 8002ac0:	2301      	movls	r3, #1
 8002ac2:	2300      	movhi	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	e019      	b.n	8002afc <HAL_ADC_ConfigChannel+0x4a0>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002ad6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ad8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002ada:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	e003      	b.n	8002aec <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002ae4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	f003 031f 	and.w	r3, r3, #31
 8002af2:	2b09      	cmp	r3, #9
 8002af4:	bf94      	ite	ls
 8002af6:	2301      	movls	r3, #1
 8002af8:	2300      	movhi	r3, #0
 8002afa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d079      	beq.n	8002bf4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d107      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x4c0>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	0e9b      	lsrs	r3, r3, #26
 8002b12:	3301      	adds	r3, #1
 8002b14:	069b      	lsls	r3, r3, #26
 8002b16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b1a:	e015      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x4ec>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b2c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002b34:	2320      	movs	r3, #32
 8002b36:	e003      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b3a:	fab3 f383 	clz	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	3301      	adds	r3, #1
 8002b42:	069b      	lsls	r3, r3, #26
 8002b44:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d109      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x50c>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	0e9b      	lsrs	r3, r3, #26
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	2101      	movs	r1, #1
 8002b62:	fa01 f303 	lsl.w	r3, r1, r3
 8002b66:	e017      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x53c>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b70:	fa93 f3a3 	rbit	r3, r3
 8002b74:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002b76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b78:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002b80:	2320      	movs	r3, #32
 8002b82:	e003      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002b84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	2101      	movs	r1, #1
 8002b94:	fa01 f303 	lsl.w	r3, r1, r3
 8002b98:	ea42 0103 	orr.w	r1, r2, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x562>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	0e9b      	lsrs	r3, r3, #26
 8002bae:	3301      	adds	r3, #1
 8002bb0:	f003 021f 	and.w	r2, r3, #31
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4413      	add	r3, r2
 8002bba:	051b      	lsls	r3, r3, #20
 8002bbc:	e018      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x594>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc6:	fa93 f3a3 	rbit	r3, r3
 8002bca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002bd6:	2320      	movs	r3, #32
 8002bd8:	e003      	b.n	8002be2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bdc:	fab3 f383 	clz	r3, r3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	3301      	adds	r3, #1
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	e080      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d107      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x5b4>
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	0e9b      	lsrs	r3, r3, #26
 8002c06:	3301      	adds	r3, #1
 8002c08:	069b      	lsls	r3, r3, #26
 8002c0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c0e:	e015      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x5e0>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c18:	fa93 f3a3 	rbit	r3, r3
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c20:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002c28:	2320      	movs	r3, #32
 8002c2a:	e003      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c2e:	fab3 f383 	clz	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	3301      	adds	r3, #1
 8002c36:	069b      	lsls	r3, r3, #26
 8002c38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x600>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	0e9b      	lsrs	r3, r3, #26
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	2101      	movs	r1, #1
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	e017      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x630>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	61fb      	str	r3, [r7, #28]
  return result;
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d101      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002c74:	2320      	movs	r3, #32
 8002c76:	e003      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	fab3 f383 	clz	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	2101      	movs	r1, #1
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	ea42 0103 	orr.w	r1, r2, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10d      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x65c>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	f003 021f 	and.w	r2, r3, #31
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	3b1e      	subs	r3, #30
 8002cb0:	051b      	lsls	r3, r3, #20
 8002cb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cb6:	e01d      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x698>
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	fa93 f3a3 	rbit	r3, r3
 8002cc4:	613b      	str	r3, [r7, #16]
  return result;
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d103      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	e005      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x684>
 8002cd4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f003 021f 	and.w	r2, r3, #31
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	4413      	add	r3, r2
 8002cec:	3b1e      	subs	r3, #30
 8002cee:	051b      	lsls	r3, r3, #20
 8002cf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	6892      	ldr	r2, [r2, #8]
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f7ff f876 	bl	8001dec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4b44      	ldr	r3, [pc, #272]	; (8002e18 <HAL_ADC_ConfigChannel+0x7bc>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d07a      	beq.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d0c:	4843      	ldr	r0, [pc, #268]	; (8002e1c <HAL_ADC_ConfigChannel+0x7c0>)
 8002d0e:	f7fe ffcb 	bl	8001ca8 <LL_ADC_GetCommonPathInternalCh>
 8002d12:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a41      	ldr	r2, [pc, #260]	; (8002e20 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d12c      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d126      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a3c      	ldr	r2, [pc, #240]	; (8002e24 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x6e4>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a3b      	ldr	r2, [pc, #236]	; (8002e28 <HAL_ADC_ConfigChannel+0x7cc>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d15d      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4834      	ldr	r0, [pc, #208]	; (8002e1c <HAL_ADC_ConfigChannel+0x7c0>)
 8002d4c:	f7fe ff99 	bl	8001c82 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <HAL_ADC_ConfigChannel+0x7d0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	099b      	lsrs	r3, r3, #6
 8002d56:	4a36      	ldr	r2, [pc, #216]	; (8002e30 <HAL_ADC_ConfigChannel+0x7d4>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	099b      	lsrs	r3, r3, #6
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d6a:	e002      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1f9      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d78:	e040      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a2d      	ldr	r2, [pc, #180]	; (8002e34 <HAL_ADC_ConfigChannel+0x7d8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d118      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x75a>
 8002d84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d112      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a23      	ldr	r2, [pc, #140]	; (8002e24 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d004      	beq.n	8002da4 <HAL_ADC_ConfigChannel+0x748>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a22      	ldr	r2, [pc, #136]	; (8002e28 <HAL_ADC_ConfigChannel+0x7cc>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d12d      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002da4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002da8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dac:	4619      	mov	r1, r3
 8002dae:	481b      	ldr	r0, [pc, #108]	; (8002e1c <HAL_ADC_ConfigChannel+0x7c0>)
 8002db0:	f7fe ff67 	bl	8001c82 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002db4:	e024      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	; (8002e38 <HAL_ADC_ConfigChannel+0x7dc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d120      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d11a      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a14      	ldr	r2, [pc, #80]	; (8002e24 <HAL_ADC_ConfigChannel+0x7c8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d115      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002dde:	4619      	mov	r1, r3
 8002de0:	480e      	ldr	r0, [pc, #56]	; (8002e1c <HAL_ADC_ConfigChannel+0x7c0>)
 8002de2:	f7fe ff4e 	bl	8001c82 <LL_ADC_SetCommonPathInternalCh>
 8002de6:	e00c      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002dfa:	e002      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dfc:	bf00      	nop
 8002dfe:	e000      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e00:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e0a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	37d8      	adds	r7, #216	; 0xd8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	80080000 	.word	0x80080000
 8002e1c:	50040300 	.word	0x50040300
 8002e20:	c7520000 	.word	0xc7520000
 8002e24:	50040000 	.word	0x50040000
 8002e28:	50040200 	.word	0x50040200
 8002e2c:	20000000 	.word	0x20000000
 8002e30:	053e2d63 	.word	0x053e2d63
 8002e34:	cb840000 	.word	0xcb840000
 8002e38:	80000001 	.word	0x80000001

08002e3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff f8af 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d169      	bne.n	8002f2c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	4b36      	ldr	r3, [pc, #216]	; (8002f38 <ADC_Enable+0xfc>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00d      	beq.n	8002e82 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6a:	f043 0210 	orr.w	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e76:	f043 0201 	orr.w	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e055      	b.n	8002f2e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff f86a 	bl	8001f60 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002e8c:	482b      	ldr	r0, [pc, #172]	; (8002f3c <ADC_Enable+0x100>)
 8002e8e:	f7fe ff0b 	bl	8001ca8 <LL_ADC_GetCommonPathInternalCh>
 8002e92:	4603      	mov	r3, r0
 8002e94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d013      	beq.n	8002ec4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e9c:	4b28      	ldr	r3, [pc, #160]	; (8002f40 <ADC_Enable+0x104>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	099b      	lsrs	r3, r3, #6
 8002ea2:	4a28      	ldr	r2, [pc, #160]	; (8002f44 <ADC_Enable+0x108>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	4613      	mov	r3, r2
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002eb6:	e002      	b.n	8002ebe <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1f9      	bne.n	8002eb8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ec4:	f7fe febe 	bl	8001c44 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eca:	e028      	b.n	8002f1e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff f86d 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d104      	bne.n	8002ee6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff f83d 	bl	8001f60 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ee6:	f7fe fead 	bl	8001c44 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d914      	bls.n	8002f1e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d00d      	beq.n	8002f1e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f06:	f043 0210 	orr.w	r2, r3, #16
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f12:	f043 0201 	orr.w	r2, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e007      	b.n	8002f2e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d1cf      	bne.n	8002ecc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	8000003f 	.word	0x8000003f
 8002f3c:	50040300 	.word	0x50040300
 8002f40:	20000000 	.word	0x20000000
 8002f44:	053e2d63 	.word	0x053e2d63

08002f48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff f83e 	bl	8001fd6 <LL_ADC_IsDisableOngoing>
 8002f5a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff f825 	bl	8001fb0 <LL_ADC_IsEnabled>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d047      	beq.n	8002ffc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d144      	bne.n	8002ffc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 030d 	and.w	r3, r3, #13
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d10c      	bne.n	8002f9a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fe ffff 	bl	8001f88 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2203      	movs	r2, #3
 8002f90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f92:	f7fe fe57 	bl	8001c44 <HAL_GetTick>
 8002f96:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f98:	e029      	b.n	8002fee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9e:	f043 0210 	orr.w	r2, r3, #16
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002faa:	f043 0201 	orr.w	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e023      	b.n	8002ffe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fb6:	f7fe fe45 	bl	8001c44 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d914      	bls.n	8002fee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00d      	beq.n	8002fee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd6:	f043 0210 	orr.w	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe2:	f043 0201 	orr.w	r2, r3, #1
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e007      	b.n	8002ffe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1dc      	bne.n	8002fb6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <LL_ADC_IsEnabled>:
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <LL_ADC_IsEnabled+0x18>
 800301a:	2301      	movs	r3, #1
 800301c:	e000      	b.n	8003020 <LL_ADC_IsEnabled+0x1a>
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <LL_ADC_StartCalibration>:
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800303e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003048:	4313      	orrs	r3, r2
 800304a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	609a      	str	r2, [r3, #8]
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <LL_ADC_IsCalibrationOnGoing>:
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800306e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003072:	d101      	bne.n	8003078 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003074:	2301      	movs	r3, #1
 8003076:	e000      	b.n	800307a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <LL_ADC_REG_IsConversionOngoing>:
{
 8003086:	b480      	push	{r7}
 8003088:	b083      	sub	sp, #12
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	2b04      	cmp	r3, #4
 8003098:	d101      	bne.n	800309e <LL_ADC_REG_IsConversionOngoing+0x18>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <HAL_ADCEx_Calibration_Start+0x1c>
 80030c4:	2302      	movs	r3, #2
 80030c6:	e04d      	b.n	8003164 <HAL_ADCEx_Calibration_Start+0xb8>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f7ff ff39 	bl	8002f48 <ADC_Disable>
 80030d6:	4603      	mov	r3, r0
 80030d8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d136      	bne.n	800314e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030e8:	f023 0302 	bic.w	r3, r3, #2
 80030ec:	f043 0202 	orr.w	r2, r3, #2
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6839      	ldr	r1, [r7, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff ff96 	bl	800302c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003100:	e014      	b.n	800312c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	3301      	adds	r3, #1
 8003106:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800310e:	d30d      	bcc.n	800312c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	f023 0312 	bic.w	r3, r3, #18
 8003118:	f043 0210 	orr.w	r2, r3, #16
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e01b      	b.n	8003164 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff ff94 	bl	800305e <LL_ADC_IsCalibrationOnGoing>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e2      	bne.n	8003102 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003140:	f023 0303 	bic.w	r3, r3, #3
 8003144:	f043 0201 	orr.w	r2, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	655a      	str	r2, [r3, #84]	; 0x54
 800314c:	e005      	b.n	800315a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003152:	f043 0210 	orr.w	r2, r3, #16
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003162:	7bfb      	ldrb	r3, [r7, #15]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b09f      	sub	sp, #124	; 0x7c
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003186:	2302      	movs	r3, #2
 8003188:	e093      	b.n	80032b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003192:	2300      	movs	r3, #0
 8003194:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003196:	2300      	movs	r3, #0
 8003198:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a47      	ldr	r2, [pc, #284]	; (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d102      	bne.n	80031aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80031a4:	4b46      	ldr	r3, [pc, #280]	; (80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80031a6:	60bb      	str	r3, [r7, #8]
 80031a8:	e001      	b.n	80031ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80031aa:	2300      	movs	r3, #0
 80031ac:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10b      	bne.n	80031cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b8:	f043 0220 	orr.w	r2, r3, #32
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e072      	b.n	80032b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff59 	bl	8003086 <LL_ADC_REG_IsConversionOngoing>
 80031d4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff ff53 	bl	8003086 <LL_ADC_REG_IsConversionOngoing>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d154      	bne.n	8003290 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80031e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d151      	bne.n	8003290 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80031ec:	4b35      	ldr	r3, [pc, #212]	; (80032c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80031ee:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d02c      	beq.n	8003252 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80031f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6859      	ldr	r1, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800320a:	035b      	lsls	r3, r3, #13
 800320c:	430b      	orrs	r3, r1
 800320e:	431a      	orrs	r2, r3
 8003210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003212:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003214:	4829      	ldr	r0, [pc, #164]	; (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003216:	f7ff fef6 	bl	8003006 <LL_ADC_IsEnabled>
 800321a:	4604      	mov	r4, r0
 800321c:	4828      	ldr	r0, [pc, #160]	; (80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800321e:	f7ff fef2 	bl	8003006 <LL_ADC_IsEnabled>
 8003222:	4603      	mov	r3, r0
 8003224:	431c      	orrs	r4, r3
 8003226:	4828      	ldr	r0, [pc, #160]	; (80032c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003228:	f7ff feed 	bl	8003006 <LL_ADC_IsEnabled>
 800322c:	4603      	mov	r3, r0
 800322e:	4323      	orrs	r3, r4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d137      	bne.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800323c:	f023 030f 	bic.w	r3, r3, #15
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	6811      	ldr	r1, [r2, #0]
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	6892      	ldr	r2, [r2, #8]
 8003248:	430a      	orrs	r2, r1
 800324a:	431a      	orrs	r2, r3
 800324c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800324e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003250:	e028      	b.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800325a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800325c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800325e:	4817      	ldr	r0, [pc, #92]	; (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003260:	f7ff fed1 	bl	8003006 <LL_ADC_IsEnabled>
 8003264:	4604      	mov	r4, r0
 8003266:	4816      	ldr	r0, [pc, #88]	; (80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003268:	f7ff fecd 	bl	8003006 <LL_ADC_IsEnabled>
 800326c:	4603      	mov	r3, r0
 800326e:	431c      	orrs	r4, r3
 8003270:	4815      	ldr	r0, [pc, #84]	; (80032c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003272:	f7ff fec8 	bl	8003006 <LL_ADC_IsEnabled>
 8003276:	4603      	mov	r3, r0
 8003278:	4323      	orrs	r3, r4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d112      	bne.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800327e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003286:	f023 030f 	bic.w	r3, r3, #15
 800328a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800328c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800328e:	e009      	b.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003294:	f043 0220 	orr.w	r2, r3, #32
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80032a2:	e000      	b.n	80032a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80032ae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	377c      	adds	r7, #124	; 0x7c
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd90      	pop	{r4, r7, pc}
 80032ba:	bf00      	nop
 80032bc:	50040000 	.word	0x50040000
 80032c0:	50040100 	.word	0x50040100
 80032c4:	50040300 	.word	0x50040300
 80032c8:	50040200 	.word	0x50040200

080032cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032dc:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <__NVIC_SetPriorityGrouping+0x44>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032e8:	4013      	ands	r3, r2
 80032ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032fe:	4a04      	ldr	r2, [pc, #16]	; (8003310 <__NVIC_SetPriorityGrouping+0x44>)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	60d3      	str	r3, [r2, #12]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	e000ed00 	.word	0xe000ed00

08003314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003318:	4b04      	ldr	r3, [pc, #16]	; (800332c <__NVIC_GetPriorityGrouping+0x18>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	0a1b      	lsrs	r3, r3, #8
 800331e:	f003 0307 	and.w	r3, r3, #7
}
 8003322:	4618      	mov	r0, r3
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	e000ed00 	.word	0xe000ed00

08003330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800333a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333e:	2b00      	cmp	r3, #0
 8003340:	db0b      	blt.n	800335a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003342:	79fb      	ldrb	r3, [r7, #7]
 8003344:	f003 021f 	and.w	r2, r3, #31
 8003348:	4907      	ldr	r1, [pc, #28]	; (8003368 <__NVIC_EnableIRQ+0x38>)
 800334a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334e:	095b      	lsrs	r3, r3, #5
 8003350:	2001      	movs	r0, #1
 8003352:	fa00 f202 	lsl.w	r2, r0, r2
 8003356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800335a:	bf00      	nop
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000e100 	.word	0xe000e100

0800336c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	6039      	str	r1, [r7, #0]
 8003376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337c:	2b00      	cmp	r3, #0
 800337e:	db0a      	blt.n	8003396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	b2da      	uxtb	r2, r3
 8003384:	490c      	ldr	r1, [pc, #48]	; (80033b8 <__NVIC_SetPriority+0x4c>)
 8003386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338a:	0112      	lsls	r2, r2, #4
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	440b      	add	r3, r1
 8003390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003394:	e00a      	b.n	80033ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	b2da      	uxtb	r2, r3
 800339a:	4908      	ldr	r1, [pc, #32]	; (80033bc <__NVIC_SetPriority+0x50>)
 800339c:	79fb      	ldrb	r3, [r7, #7]
 800339e:	f003 030f 	and.w	r3, r3, #15
 80033a2:	3b04      	subs	r3, #4
 80033a4:	0112      	lsls	r2, r2, #4
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	440b      	add	r3, r1
 80033aa:	761a      	strb	r2, [r3, #24]
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	e000e100 	.word	0xe000e100
 80033bc:	e000ed00 	.word	0xe000ed00

080033c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b089      	sub	sp, #36	; 0x24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f1c3 0307 	rsb	r3, r3, #7
 80033da:	2b04      	cmp	r3, #4
 80033dc:	bf28      	it	cs
 80033de:	2304      	movcs	r3, #4
 80033e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	3304      	adds	r3, #4
 80033e6:	2b06      	cmp	r3, #6
 80033e8:	d902      	bls.n	80033f0 <NVIC_EncodePriority+0x30>
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	3b03      	subs	r3, #3
 80033ee:	e000      	b.n	80033f2 <NVIC_EncodePriority+0x32>
 80033f0:	2300      	movs	r3, #0
 80033f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f4:	f04f 32ff 	mov.w	r2, #4294967295
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43da      	mvns	r2, r3
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	401a      	ands	r2, r3
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003408:	f04f 31ff 	mov.w	r1, #4294967295
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	fa01 f303 	lsl.w	r3, r1, r3
 8003412:	43d9      	mvns	r1, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003418:	4313      	orrs	r3, r2
         );
}
 800341a:	4618      	mov	r0, r3
 800341c:	3724      	adds	r7, #36	; 0x24
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
	...

08003428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3b01      	subs	r3, #1
 8003434:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003438:	d301      	bcc.n	800343e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800343a:	2301      	movs	r3, #1
 800343c:	e00f      	b.n	800345e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800343e:	4a0a      	ldr	r2, [pc, #40]	; (8003468 <SysTick_Config+0x40>)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3b01      	subs	r3, #1
 8003444:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003446:	210f      	movs	r1, #15
 8003448:	f04f 30ff 	mov.w	r0, #4294967295
 800344c:	f7ff ff8e 	bl	800336c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003450:	4b05      	ldr	r3, [pc, #20]	; (8003468 <SysTick_Config+0x40>)
 8003452:	2200      	movs	r2, #0
 8003454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003456:	4b04      	ldr	r3, [pc, #16]	; (8003468 <SysTick_Config+0x40>)
 8003458:	2207      	movs	r2, #7
 800345a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	e000e010 	.word	0xe000e010

0800346c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff ff29 	bl	80032cc <__NVIC_SetPriorityGrouping>
}
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b086      	sub	sp, #24
 8003486:	af00      	add	r7, sp, #0
 8003488:	4603      	mov	r3, r0
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
 800348e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003494:	f7ff ff3e 	bl	8003314 <__NVIC_GetPriorityGrouping>
 8003498:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	68b9      	ldr	r1, [r7, #8]
 800349e:	6978      	ldr	r0, [r7, #20]
 80034a0:	f7ff ff8e 	bl	80033c0 <NVIC_EncodePriority>
 80034a4:	4602      	mov	r2, r0
 80034a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff ff5d 	bl	800336c <__NVIC_SetPriority>
}
 80034b2:	bf00      	nop
 80034b4:	3718      	adds	r7, #24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b082      	sub	sp, #8
 80034be:	af00      	add	r7, sp, #0
 80034c0:	4603      	mov	r3, r0
 80034c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ff31 	bl	8003330 <__NVIC_EnableIRQ>
}
 80034ce:	bf00      	nop
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b082      	sub	sp, #8
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7ff ffa2 	bl	8003428 <SysTick_Config>
 80034e4:	4603      	mov	r3, r0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b085      	sub	sp, #20
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d008      	beq.n	8003518 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2204      	movs	r2, #4
 800350a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e022      	b.n	800355e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 020e 	bic.w	r2, r2, #14
 8003526:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353c:	f003 021c 	and.w	r2, r3, #28
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	2101      	movs	r1, #1
 8003546:	fa01 f202 	lsl.w	r2, r1, r2
 800354a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800355c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b084      	sub	sp, #16
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d005      	beq.n	800358e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2204      	movs	r2, #4
 8003586:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	73fb      	strb	r3, [r7, #15]
 800358c:	e029      	b.n	80035e2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 020e 	bic.w	r2, r2, #14
 800359c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0201 	bic.w	r2, r2, #1
 80035ac:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b2:	f003 021c 	and.w	r2, r3, #28
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	2101      	movs	r1, #1
 80035bc:	fa01 f202 	lsl.w	r2, r1, r2
 80035c0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	4798      	blx	r3
    }
  }
  return status;
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035fa:	e17f      	b.n	80038fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	2101      	movs	r1, #1
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	fa01 f303 	lsl.w	r3, r1, r3
 8003608:	4013      	ands	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8171 	beq.w	80038f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 0303 	and.w	r3, r3, #3
 800361c:	2b01      	cmp	r3, #1
 800361e:	d005      	beq.n	800362c <HAL_GPIO_Init+0x40>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d130      	bne.n	800368e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	2203      	movs	r2, #3
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	43db      	mvns	r3, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4013      	ands	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003662:	2201      	movs	r2, #1
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43db      	mvns	r3, r3
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4013      	ands	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	091b      	lsrs	r3, r3, #4
 8003678:	f003 0201 	and.w	r2, r3, #1
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	2b03      	cmp	r3, #3
 8003698:	d118      	bne.n	80036cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80036a0:	2201      	movs	r2, #1
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	08db      	lsrs	r3, r3, #3
 80036b6:	f003 0201 	and.w	r2, r3, #1
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d017      	beq.n	8003708 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	2203      	movs	r2, #3
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	43db      	mvns	r3, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4013      	ands	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	fa02 f303 	lsl.w	r3, r2, r3
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d123      	bne.n	800375c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	08da      	lsrs	r2, r3, #3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3208      	adds	r2, #8
 800371c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	220f      	movs	r2, #15
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4013      	ands	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	08da      	lsrs	r2, r3, #3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3208      	adds	r2, #8
 8003756:	6939      	ldr	r1, [r7, #16]
 8003758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	2203      	movs	r2, #3
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43db      	mvns	r3, r3
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4013      	ands	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 0203 	and.w	r2, r3, #3
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 80ac 	beq.w	80038f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800379e:	4b5f      	ldr	r3, [pc, #380]	; (800391c <HAL_GPIO_Init+0x330>)
 80037a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037a2:	4a5e      	ldr	r2, [pc, #376]	; (800391c <HAL_GPIO_Init+0x330>)
 80037a4:	f043 0301 	orr.w	r3, r3, #1
 80037a8:	6613      	str	r3, [r2, #96]	; 0x60
 80037aa:	4b5c      	ldr	r3, [pc, #368]	; (800391c <HAL_GPIO_Init+0x330>)
 80037ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	60bb      	str	r3, [r7, #8]
 80037b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037b6:	4a5a      	ldr	r2, [pc, #360]	; (8003920 <HAL_GPIO_Init+0x334>)
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	089b      	lsrs	r3, r3, #2
 80037bc:	3302      	adds	r3, #2
 80037be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	220f      	movs	r2, #15
 80037ce:	fa02 f303 	lsl.w	r3, r2, r3
 80037d2:	43db      	mvns	r3, r3
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	4013      	ands	r3, r2
 80037d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80037e0:	d025      	beq.n	800382e <HAL_GPIO_Init+0x242>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a4f      	ldr	r2, [pc, #316]	; (8003924 <HAL_GPIO_Init+0x338>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d01f      	beq.n	800382a <HAL_GPIO_Init+0x23e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a4e      	ldr	r2, [pc, #312]	; (8003928 <HAL_GPIO_Init+0x33c>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d019      	beq.n	8003826 <HAL_GPIO_Init+0x23a>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a4d      	ldr	r2, [pc, #308]	; (800392c <HAL_GPIO_Init+0x340>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d013      	beq.n	8003822 <HAL_GPIO_Init+0x236>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a4c      	ldr	r2, [pc, #304]	; (8003930 <HAL_GPIO_Init+0x344>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d00d      	beq.n	800381e <HAL_GPIO_Init+0x232>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a4b      	ldr	r2, [pc, #300]	; (8003934 <HAL_GPIO_Init+0x348>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d007      	beq.n	800381a <HAL_GPIO_Init+0x22e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a4a      	ldr	r2, [pc, #296]	; (8003938 <HAL_GPIO_Init+0x34c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d101      	bne.n	8003816 <HAL_GPIO_Init+0x22a>
 8003812:	2306      	movs	r3, #6
 8003814:	e00c      	b.n	8003830 <HAL_GPIO_Init+0x244>
 8003816:	2307      	movs	r3, #7
 8003818:	e00a      	b.n	8003830 <HAL_GPIO_Init+0x244>
 800381a:	2305      	movs	r3, #5
 800381c:	e008      	b.n	8003830 <HAL_GPIO_Init+0x244>
 800381e:	2304      	movs	r3, #4
 8003820:	e006      	b.n	8003830 <HAL_GPIO_Init+0x244>
 8003822:	2303      	movs	r3, #3
 8003824:	e004      	b.n	8003830 <HAL_GPIO_Init+0x244>
 8003826:	2302      	movs	r3, #2
 8003828:	e002      	b.n	8003830 <HAL_GPIO_Init+0x244>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <HAL_GPIO_Init+0x244>
 800382e:	2300      	movs	r3, #0
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	f002 0203 	and.w	r2, r2, #3
 8003836:	0092      	lsls	r2, r2, #2
 8003838:	4093      	lsls	r3, r2
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003840:	4937      	ldr	r1, [pc, #220]	; (8003920 <HAL_GPIO_Init+0x334>)
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	089b      	lsrs	r3, r3, #2
 8003846:	3302      	adds	r3, #2
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800384e:	4b3b      	ldr	r3, [pc, #236]	; (800393c <HAL_GPIO_Init+0x350>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	43db      	mvns	r3, r3
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	4013      	ands	r3, r2
 800385c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003872:	4a32      	ldr	r2, [pc, #200]	; (800393c <HAL_GPIO_Init+0x350>)
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003878:	4b30      	ldr	r3, [pc, #192]	; (800393c <HAL_GPIO_Init+0x350>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	43db      	mvns	r3, r3
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4013      	ands	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800389c:	4a27      	ldr	r2, [pc, #156]	; (800393c <HAL_GPIO_Init+0x350>)
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80038a2:	4b26      	ldr	r3, [pc, #152]	; (800393c <HAL_GPIO_Init+0x350>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	43db      	mvns	r3, r3
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	4013      	ands	r3, r2
 80038b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038c6:	4a1d      	ldr	r2, [pc, #116]	; (800393c <HAL_GPIO_Init+0x350>)
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80038cc:	4b1b      	ldr	r3, [pc, #108]	; (800393c <HAL_GPIO_Init+0x350>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038f0:	4a12      	ldr	r2, [pc, #72]	; (800393c <HAL_GPIO_Init+0x350>)
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	3301      	adds	r3, #1
 80038fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	fa22 f303 	lsr.w	r3, r2, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	f47f ae78 	bne.w	80035fc <HAL_GPIO_Init+0x10>
  }
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	371c      	adds	r7, #28
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40021000 	.word	0x40021000
 8003920:	40010000 	.word	0x40010000
 8003924:	48000400 	.word	0x48000400
 8003928:	48000800 	.word	0x48000800
 800392c:	48000c00 	.word	0x48000c00
 8003930:	48001000 	.word	0x48001000
 8003934:	48001400 	.word	0x48001400
 8003938:	48001800 	.word	0x48001800
 800393c:	40010400 	.word	0x40010400

08003940 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003944:	4b05      	ldr	r3, [pc, #20]	; (800395c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a04      	ldr	r2, [pc, #16]	; (800395c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800394a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800394e:	6013      	str	r3, [r2, #0]
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40007000 	.word	0x40007000

08003960 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003964:	4b04      	ldr	r3, [pc, #16]	; (8003978 <HAL_PWREx_GetVoltageRange+0x18>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800396c:	4618      	mov	r0, r3
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40007000 	.word	0x40007000

0800397c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800398a:	d130      	bne.n	80039ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800398c:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003998:	d038      	beq.n	8003a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800399a:	4b20      	ldr	r3, [pc, #128]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039a2:	4a1e      	ldr	r2, [pc, #120]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039aa:	4b1d      	ldr	r3, [pc, #116]	; (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2232      	movs	r2, #50	; 0x32
 80039b0:	fb02 f303 	mul.w	r3, r2, r3
 80039b4:	4a1b      	ldr	r2, [pc, #108]	; (8003a24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	0c9b      	lsrs	r3, r3, #18
 80039bc:	3301      	adds	r3, #1
 80039be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039c0:	e002      	b.n	80039c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3b01      	subs	r3, #1
 80039c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039c8:	4b14      	ldr	r3, [pc, #80]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039d4:	d102      	bne.n	80039dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1f2      	bne.n	80039c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039dc:	4b0f      	ldr	r3, [pc, #60]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e8:	d110      	bne.n	8003a0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e00f      	b.n	8003a0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ee:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fa:	d007      	beq.n	8003a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80039fc:	4b07      	ldr	r3, [pc, #28]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a04:	4a05      	ldr	r2, [pc, #20]	; (8003a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	20000000 	.word	0x20000000
 8003a24:	431bde83 	.word	0x431bde83

08003a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e3ca      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a3a:	4b97      	ldr	r3, [pc, #604]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 030c 	and.w	r3, r3, #12
 8003a42:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a44:	4b94      	ldr	r3, [pc, #592]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	f003 0303 	and.w	r3, r3, #3
 8003a4c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f000 80e4 	beq.w	8003c24 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <HAL_RCC_OscConfig+0x4a>
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	f040 808b 	bne.w	8003b80 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	f040 8087 	bne.w	8003b80 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a72:	4b89      	ldr	r3, [pc, #548]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_RCC_OscConfig+0x62>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e3a2      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1a      	ldr	r2, [r3, #32]
 8003a8e:	4b82      	ldr	r3, [pc, #520]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d004      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x7c>
 8003a9a:	4b7f      	ldr	r3, [pc, #508]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aa2:	e005      	b.n	8003ab0 <HAL_RCC_OscConfig+0x88>
 8003aa4:	4b7c      	ldr	r3, [pc, #496]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d223      	bcs.n	8003afc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fd55 	bl	8004568 <RCC_SetFlashLatencyFromMSIRange>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e383      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ac8:	4b73      	ldr	r3, [pc, #460]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a72      	ldr	r2, [pc, #456]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003ace:	f043 0308 	orr.w	r3, r3, #8
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	4b70      	ldr	r3, [pc, #448]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	496d      	ldr	r1, [pc, #436]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ae6:	4b6c      	ldr	r3, [pc, #432]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	021b      	lsls	r3, r3, #8
 8003af4:	4968      	ldr	r1, [pc, #416]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
 8003afa:	e025      	b.n	8003b48 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003afc:	4b66      	ldr	r3, [pc, #408]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a65      	ldr	r2, [pc, #404]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b02:	f043 0308 	orr.w	r3, r3, #8
 8003b06:	6013      	str	r3, [r2, #0]
 8003b08:	4b63      	ldr	r3, [pc, #396]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4960      	ldr	r1, [pc, #384]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b1a:	4b5f      	ldr	r3, [pc, #380]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	495b      	ldr	r1, [pc, #364]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d109      	bne.n	8003b48 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f000 fd15 	bl	8004568 <RCC_SetFlashLatencyFromMSIRange>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e343      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b48:	f000 fc4a 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b52      	ldr	r3, [pc, #328]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	091b      	lsrs	r3, r3, #4
 8003b54:	f003 030f 	and.w	r3, r3, #15
 8003b58:	4950      	ldr	r1, [pc, #320]	; (8003c9c <HAL_RCC_OscConfig+0x274>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
 8003b64:	4a4e      	ldr	r2, [pc, #312]	; (8003ca0 <HAL_RCC_OscConfig+0x278>)
 8003b66:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b68:	4b4e      	ldr	r3, [pc, #312]	; (8003ca4 <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fe f819 	bl	8001ba4 <HAL_InitTick>
 8003b72:	4603      	mov	r3, r0
 8003b74:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d052      	beq.n	8003c22 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	e327      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d032      	beq.n	8003bee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b88:	4b43      	ldr	r3, [pc, #268]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a42      	ldr	r2, [pc, #264]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b94:	f7fe f856 	bl	8001c44 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b9c:	f7fe f852 	bl	8001c44 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e310      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bae:	4b3a      	ldr	r3, [pc, #232]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bba:	4b37      	ldr	r3, [pc, #220]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a36      	ldr	r2, [pc, #216]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bc0:	f043 0308 	orr.w	r3, r3, #8
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	4b34      	ldr	r3, [pc, #208]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4931      	ldr	r1, [pc, #196]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bd8:	4b2f      	ldr	r3, [pc, #188]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	492c      	ldr	r1, [pc, #176]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	604b      	str	r3, [r1, #4]
 8003bec:	e01a      	b.n	8003c24 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bee:	4b2a      	ldr	r3, [pc, #168]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a29      	ldr	r2, [pc, #164]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bf4:	f023 0301 	bic.w	r3, r3, #1
 8003bf8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bfa:	f7fe f823 	bl	8001c44 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c02:	f7fe f81f 	bl	8001c44 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e2dd      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c14:	4b20      	ldr	r3, [pc, #128]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1f0      	bne.n	8003c02 <HAL_RCC_OscConfig+0x1da>
 8003c20:	e000      	b.n	8003c24 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c22:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d074      	beq.n	8003d1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	d005      	beq.n	8003c42 <HAL_RCC_OscConfig+0x21a>
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b0c      	cmp	r3, #12
 8003c3a:	d10e      	bne.n	8003c5a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	2b03      	cmp	r3, #3
 8003c40:	d10b      	bne.n	8003c5a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c42:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d064      	beq.n	8003d18 <HAL_RCC_OscConfig+0x2f0>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d160      	bne.n	8003d18 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e2ba      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c62:	d106      	bne.n	8003c72 <HAL_RCC_OscConfig+0x24a>
 8003c64:	4b0c      	ldr	r3, [pc, #48]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a0b      	ldr	r2, [pc, #44]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c6e:	6013      	str	r3, [r2, #0]
 8003c70:	e026      	b.n	8003cc0 <HAL_RCC_OscConfig+0x298>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c7a:	d115      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x280>
 8003c7c:	4b06      	ldr	r3, [pc, #24]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c86:	6013      	str	r3, [r2, #0]
 8003c88:	4b03      	ldr	r3, [pc, #12]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a02      	ldr	r2, [pc, #8]	; (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	e014      	b.n	8003cc0 <HAL_RCC_OscConfig+0x298>
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	0800c86c 	.word	0x0800c86c
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	20000004 	.word	0x20000004
 8003ca8:	4ba0      	ldr	r3, [pc, #640]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a9f      	ldr	r2, [pc, #636]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	4b9d      	ldr	r3, [pc, #628]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a9c      	ldr	r2, [pc, #624]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d013      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc8:	f7fd ffbc 	bl	8001c44 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd0:	f7fd ffb8 	bl	8001c44 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b64      	cmp	r3, #100	; 0x64
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e276      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ce2:	4b92      	ldr	r3, [pc, #584]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f0      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x2a8>
 8003cee:	e014      	b.n	8003d1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf0:	f7fd ffa8 	bl	8001c44 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf8:	f7fd ffa4 	bl	8001c44 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b64      	cmp	r3, #100	; 0x64
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e262      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d0a:	4b88      	ldr	r3, [pc, #544]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2d0>
 8003d16:	e000      	b.n	8003d1a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d060      	beq.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2b04      	cmp	r3, #4
 8003d2a:	d005      	beq.n	8003d38 <HAL_RCC_OscConfig+0x310>
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2b0c      	cmp	r3, #12
 8003d30:	d119      	bne.n	8003d66 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d116      	bne.n	8003d66 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d38:	4b7c      	ldr	r3, [pc, #496]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_RCC_OscConfig+0x328>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e23f      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d50:	4b76      	ldr	r3, [pc, #472]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	061b      	lsls	r3, r3, #24
 8003d5e:	4973      	ldr	r1, [pc, #460]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d64:	e040      	b.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d023      	beq.n	8003db6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6e:	4b6f      	ldr	r3, [pc, #444]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a6e      	ldr	r2, [pc, #440]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fd ff63 	bl	8001c44 <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d82:	f7fd ff5f 	bl	8001c44 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e21d      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d94:	4b65      	ldr	r3, [pc, #404]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0f0      	beq.n	8003d82 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da0:	4b62      	ldr	r3, [pc, #392]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	061b      	lsls	r3, r3, #24
 8003dae:	495f      	ldr	r1, [pc, #380]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]
 8003db4:	e018      	b.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003db6:	4b5d      	ldr	r3, [pc, #372]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a5c      	ldr	r2, [pc, #368]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc2:	f7fd ff3f 	bl	8001c44 <HAL_GetTick>
 8003dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dca:	f7fd ff3b 	bl	8001c44 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e1f9      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ddc:	4b53      	ldr	r3, [pc, #332]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1f0      	bne.n	8003dca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d03c      	beq.n	8003e6e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01c      	beq.n	8003e36 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dfc:	4b4b      	ldr	r3, [pc, #300]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e02:	4a4a      	ldr	r2, [pc, #296]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e0c:	f7fd ff1a 	bl	8001c44 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e14:	f7fd ff16 	bl	8001c44 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e1d4      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e26:	4b41      	ldr	r3, [pc, #260]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0ef      	beq.n	8003e14 <HAL_RCC_OscConfig+0x3ec>
 8003e34:	e01b      	b.n	8003e6e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e36:	4b3d      	ldr	r3, [pc, #244]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3c:	4a3b      	ldr	r2, [pc, #236]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e46:	f7fd fefd 	bl	8001c44 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e4e:	f7fd fef9 	bl	8001c44 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e1b7      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e60:	4b32      	ldr	r3, [pc, #200]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1ef      	bne.n	8003e4e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0304 	and.w	r3, r3, #4
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f000 80a6 	beq.w	8003fc8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e80:	4b2a      	ldr	r3, [pc, #168]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10d      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e8c:	4b27      	ldr	r3, [pc, #156]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e90:	4a26      	ldr	r2, [pc, #152]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e96:	6593      	str	r3, [r2, #88]	; 0x58
 8003e98:	4b24      	ldr	r3, [pc, #144]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea0:	60bb      	str	r3, [r7, #8]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ea8:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <HAL_RCC_OscConfig+0x508>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d118      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eb4:	4b1e      	ldr	r3, [pc, #120]	; (8003f30 <HAL_RCC_OscConfig+0x508>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a1d      	ldr	r2, [pc, #116]	; (8003f30 <HAL_RCC_OscConfig+0x508>)
 8003eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ebe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ec0:	f7fd fec0 	bl	8001c44 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ec8:	f7fd febc 	bl	8001c44 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e17a      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <HAL_RCC_OscConfig+0x508>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d108      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4d8>
 8003eee:	4b0f      	ldr	r3, [pc, #60]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef4:	4a0d      	ldr	r2, [pc, #52]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003efe:	e029      	b.n	8003f54 <HAL_RCC_OscConfig+0x52c>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b05      	cmp	r3, #5
 8003f06:	d115      	bne.n	8003f34 <HAL_RCC_OscConfig+0x50c>
 8003f08:	4b08      	ldr	r3, [pc, #32]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f0e:	4a07      	ldr	r2, [pc, #28]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003f10:	f043 0304 	orr.w	r3, r3, #4
 8003f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1e:	4a03      	ldr	r2, [pc, #12]	; (8003f2c <HAL_RCC_OscConfig+0x504>)
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f28:	e014      	b.n	8003f54 <HAL_RCC_OscConfig+0x52c>
 8003f2a:	bf00      	nop
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	40007000 	.word	0x40007000
 8003f34:	4b9c      	ldr	r3, [pc, #624]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3a:	4a9b      	ldr	r2, [pc, #620]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003f3c:	f023 0301 	bic.w	r3, r3, #1
 8003f40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f44:	4b98      	ldr	r3, [pc, #608]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4a:	4a97      	ldr	r2, [pc, #604]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003f4c:	f023 0304 	bic.w	r3, r3, #4
 8003f50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d016      	beq.n	8003f8a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5c:	f7fd fe72 	bl	8001c44 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f62:	e00a      	b.n	8003f7a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f64:	f7fd fe6e 	bl	8001c44 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e12a      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f7a:	4b8b      	ldr	r3, [pc, #556]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0ed      	beq.n	8003f64 <HAL_RCC_OscConfig+0x53c>
 8003f88:	e015      	b.n	8003fb6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8a:	f7fd fe5b 	bl	8001c44 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f90:	e00a      	b.n	8003fa8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f92:	f7fd fe57 	bl	8001c44 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e113      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fa8:	4b7f      	ldr	r3, [pc, #508]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1ed      	bne.n	8003f92 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fb6:	7ffb      	ldrb	r3, [r7, #31]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d105      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fbc:	4b7a      	ldr	r3, [pc, #488]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc0:	4a79      	ldr	r2, [pc, #484]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80fe 	beq.w	80041ce <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	f040 80d0 	bne.w	800417c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003fdc:	4b72      	ldr	r3, [pc, #456]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f003 0203 	and.w	r2, r3, #3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d130      	bne.n	8004052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d127      	bne.n	8004052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d11f      	bne.n	8004052 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800401c:	2a07      	cmp	r2, #7
 800401e:	bf14      	ite	ne
 8004020:	2201      	movne	r2, #1
 8004022:	2200      	moveq	r2, #0
 8004024:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004026:	4293      	cmp	r3, r2
 8004028:	d113      	bne.n	8004052 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004034:	085b      	lsrs	r3, r3, #1
 8004036:	3b01      	subs	r3, #1
 8004038:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800403a:	429a      	cmp	r2, r3
 800403c:	d109      	bne.n	8004052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004048:	085b      	lsrs	r3, r3, #1
 800404a:	3b01      	subs	r3, #1
 800404c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800404e:	429a      	cmp	r2, r3
 8004050:	d06e      	beq.n	8004130 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	2b0c      	cmp	r3, #12
 8004056:	d069      	beq.n	800412c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004058:	4b53      	ldr	r3, [pc, #332]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004064:	4b50      	ldr	r3, [pc, #320]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0ad      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004074:	4b4c      	ldr	r3, [pc, #304]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a4b      	ldr	r2, [pc, #300]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800407a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800407e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004080:	f7fd fde0 	bl	8001c44 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004088:	f7fd fddc 	bl	8001c44 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e09a      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800409a:	4b43      	ldr	r3, [pc, #268]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040a6:	4b40      	ldr	r3, [pc, #256]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	4b40      	ldr	r3, [pc, #256]	; (80041ac <HAL_RCC_OscConfig+0x784>)
 80040ac:	4013      	ands	r3, r2
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040b6:	3a01      	subs	r2, #1
 80040b8:	0112      	lsls	r2, r2, #4
 80040ba:	4311      	orrs	r1, r2
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040c0:	0212      	lsls	r2, r2, #8
 80040c2:	4311      	orrs	r1, r2
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040c8:	0852      	lsrs	r2, r2, #1
 80040ca:	3a01      	subs	r2, #1
 80040cc:	0552      	lsls	r2, r2, #21
 80040ce:	4311      	orrs	r1, r2
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040d4:	0852      	lsrs	r2, r2, #1
 80040d6:	3a01      	subs	r2, #1
 80040d8:	0652      	lsls	r2, r2, #25
 80040da:	4311      	orrs	r1, r2
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040e0:	0912      	lsrs	r2, r2, #4
 80040e2:	0452      	lsls	r2, r2, #17
 80040e4:	430a      	orrs	r2, r1
 80040e6:	4930      	ldr	r1, [pc, #192]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040ec:	4b2e      	ldr	r3, [pc, #184]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a2d      	ldr	r2, [pc, #180]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040f8:	4b2b      	ldr	r3, [pc, #172]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	4a2a      	ldr	r2, [pc, #168]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 80040fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004102:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004104:	f7fd fd9e 	bl	8001c44 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410c:	f7fd fd9a 	bl	8001c44 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e058      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800411e:	4b22      	ldr	r3, [pc, #136]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800412a:	e050      	b.n	80041ce <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e04f      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004130:	4b1d      	ldr	r3, [pc, #116]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d148      	bne.n	80041ce <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800413c:	4b1a      	ldr	r3, [pc, #104]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a19      	ldr	r2, [pc, #100]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004146:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004148:	4b17      	ldr	r3, [pc, #92]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4a16      	ldr	r2, [pc, #88]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 800414e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004152:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004154:	f7fd fd76 	bl	8001c44 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415c:	f7fd fd72 	bl	8001c44 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e030      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800416e:	4b0e      	ldr	r3, [pc, #56]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0x734>
 800417a:	e028      	b.n	80041ce <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	2b0c      	cmp	r3, #12
 8004180:	d023      	beq.n	80041ca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004182:	4b09      	ldr	r3, [pc, #36]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a08      	ldr	r2, [pc, #32]	; (80041a8 <HAL_RCC_OscConfig+0x780>)
 8004188:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800418c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418e:	f7fd fd59 	bl	8001c44 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004194:	e00c      	b.n	80041b0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004196:	f7fd fd55 	bl	8001c44 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d905      	bls.n	80041b0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e013      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
 80041a8:	40021000 	.word	0x40021000
 80041ac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b0:	4b09      	ldr	r3, [pc, #36]	; (80041d8 <HAL_RCC_OscConfig+0x7b0>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1ec      	bne.n	8004196 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80041bc:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <HAL_RCC_OscConfig+0x7b0>)
 80041be:	68da      	ldr	r2, [r3, #12]
 80041c0:	4905      	ldr	r1, [pc, #20]	; (80041d8 <HAL_RCC_OscConfig+0x7b0>)
 80041c2:	4b06      	ldr	r3, [pc, #24]	; (80041dc <HAL_RCC_OscConfig+0x7b4>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	60cb      	str	r3, [r1, #12]
 80041c8:	e001      	b.n	80041ce <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3720      	adds	r7, #32
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40021000 	.word	0x40021000
 80041dc:	feeefffc 	.word	0xfeeefffc

080041e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e0e7      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041f4:	4b75      	ldr	r3, [pc, #468]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	683a      	ldr	r2, [r7, #0]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d910      	bls.n	8004224 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004202:	4b72      	ldr	r3, [pc, #456]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 0207 	bic.w	r2, r3, #7
 800420a:	4970      	ldr	r1, [pc, #448]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b6e      	ldr	r3, [pc, #440]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e0cf      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d010      	beq.n	8004252 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	4b66      	ldr	r3, [pc, #408]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800423c:	429a      	cmp	r2, r3
 800423e:	d908      	bls.n	8004252 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004240:	4b63      	ldr	r3, [pc, #396]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	4960      	ldr	r1, [pc, #384]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d04c      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b03      	cmp	r3, #3
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004266:	4b5a      	ldr	r3, [pc, #360]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d121      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e0a6      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d107      	bne.n	800428e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800427e:	4b54      	ldr	r3, [pc, #336]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d115      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e09a      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d107      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004296:	4b4e      	ldr	r3, [pc, #312]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d109      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e08e      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042a6:	4b4a      	ldr	r3, [pc, #296]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e086      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042b6:	4b46      	ldr	r3, [pc, #280]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f023 0203 	bic.w	r2, r3, #3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4943      	ldr	r1, [pc, #268]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042c8:	f7fd fcbc 	bl	8001c44 <HAL_GetTick>
 80042cc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d0:	f7fd fcb8 	bl	8001c44 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	; 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e06e      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e6:	4b3a      	ldr	r3, [pc, #232]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 020c 	and.w	r2, r3, #12
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d1eb      	bne.n	80042d0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d010      	beq.n	8004326 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	4b31      	ldr	r3, [pc, #196]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004310:	429a      	cmp	r2, r3
 8004312:	d208      	bcs.n	8004326 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004314:	4b2e      	ldr	r3, [pc, #184]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	492b      	ldr	r1, [pc, #172]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004322:	4313      	orrs	r3, r2
 8004324:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004326:	4b29      	ldr	r3, [pc, #164]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d210      	bcs.n	8004356 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004334:	4b25      	ldr	r3, [pc, #148]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f023 0207 	bic.w	r2, r3, #7
 800433c:	4923      	ldr	r1, [pc, #140]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	4313      	orrs	r3, r2
 8004342:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004344:	4b21      	ldr	r3, [pc, #132]	; (80043cc <HAL_RCC_ClockConfig+0x1ec>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d001      	beq.n	8004356 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e036      	b.n	80043c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0304 	and.w	r3, r3, #4
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004362:	4b1b      	ldr	r3, [pc, #108]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	4918      	ldr	r1, [pc, #96]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004370:	4313      	orrs	r3, r2
 8004372:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d009      	beq.n	8004394 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004380:	4b13      	ldr	r3, [pc, #76]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4910      	ldr	r1, [pc, #64]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004390:	4313      	orrs	r3, r2
 8004392:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004394:	f000 f824 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8004398:	4602      	mov	r2, r0
 800439a:	4b0d      	ldr	r3, [pc, #52]	; (80043d0 <HAL_RCC_ClockConfig+0x1f0>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	091b      	lsrs	r3, r3, #4
 80043a0:	f003 030f 	and.w	r3, r3, #15
 80043a4:	490b      	ldr	r1, [pc, #44]	; (80043d4 <HAL_RCC_ClockConfig+0x1f4>)
 80043a6:	5ccb      	ldrb	r3, [r1, r3]
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	fa22 f303 	lsr.w	r3, r2, r3
 80043b0:	4a09      	ldr	r2, [pc, #36]	; (80043d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80043b4:	4b09      	ldr	r3, [pc, #36]	; (80043dc <HAL_RCC_ClockConfig+0x1fc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fd fbf3 	bl	8001ba4 <HAL_InitTick>
 80043be:	4603      	mov	r3, r0
 80043c0:	72fb      	strb	r3, [r7, #11]

  return status;
 80043c2:	7afb      	ldrb	r3, [r7, #11]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	40022000 	.word	0x40022000
 80043d0:	40021000 	.word	0x40021000
 80043d4:	0800c86c 	.word	0x0800c86c
 80043d8:	20000000 	.word	0x20000000
 80043dc:	20000004 	.word	0x20000004

080043e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b089      	sub	sp, #36	; 0x24
 80043e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
 80043ea:	2300      	movs	r3, #0
 80043ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ee:	4b3e      	ldr	r3, [pc, #248]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f8:	4b3b      	ldr	r3, [pc, #236]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f003 0303 	and.w	r3, r3, #3
 8004400:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_RCC_GetSysClockFreq+0x34>
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	2b0c      	cmp	r3, #12
 800440c:	d121      	bne.n	8004452 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d11e      	bne.n	8004452 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004414:	4b34      	ldr	r3, [pc, #208]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b00      	cmp	r3, #0
 800441e:	d107      	bne.n	8004430 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004420:	4b31      	ldr	r3, [pc, #196]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004426:	0a1b      	lsrs	r3, r3, #8
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	61fb      	str	r3, [r7, #28]
 800442e:	e005      	b.n	800443c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004430:	4b2d      	ldr	r3, [pc, #180]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800443c:	4a2b      	ldr	r2, [pc, #172]	; (80044ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004444:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10d      	bne.n	8004468 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004450:	e00a      	b.n	8004468 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b04      	cmp	r3, #4
 8004456:	d102      	bne.n	800445e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004458:	4b25      	ldr	r3, [pc, #148]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800445a:	61bb      	str	r3, [r7, #24]
 800445c:	e004      	b.n	8004468 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d101      	bne.n	8004468 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004464:	4b23      	ldr	r3, [pc, #140]	; (80044f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004466:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	2b0c      	cmp	r3, #12
 800446c:	d134      	bne.n	80044d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800446e:	4b1e      	ldr	r3, [pc, #120]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	2b02      	cmp	r3, #2
 800447c:	d003      	beq.n	8004486 <HAL_RCC_GetSysClockFreq+0xa6>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	2b03      	cmp	r3, #3
 8004482:	d003      	beq.n	800448c <HAL_RCC_GetSysClockFreq+0xac>
 8004484:	e005      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004486:	4b1a      	ldr	r3, [pc, #104]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004488:	617b      	str	r3, [r7, #20]
      break;
 800448a:	e005      	b.n	8004498 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800448c:	4b19      	ldr	r3, [pc, #100]	; (80044f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800448e:	617b      	str	r3, [r7, #20]
      break;
 8004490:	e002      	b.n	8004498 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	617b      	str	r3, [r7, #20]
      break;
 8004496:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004498:	4b13      	ldr	r3, [pc, #76]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 0307 	and.w	r3, r3, #7
 80044a2:	3301      	adds	r3, #1
 80044a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044a6:	4b10      	ldr	r3, [pc, #64]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	0a1b      	lsrs	r3, r3, #8
 80044ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	fb03 f202 	mul.w	r2, r3, r2
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044be:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	0e5b      	lsrs	r3, r3, #25
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	3301      	adds	r3, #1
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044d8:	69bb      	ldr	r3, [r7, #24]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3724      	adds	r7, #36	; 0x24
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	40021000 	.word	0x40021000
 80044ec:	0800c884 	.word	0x0800c884
 80044f0:	00f42400 	.word	0x00f42400
 80044f4:	007a1200 	.word	0x007a1200

080044f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044fc:	4b03      	ldr	r3, [pc, #12]	; (800450c <HAL_RCC_GetHCLKFreq+0x14>)
 80044fe:	681b      	ldr	r3, [r3, #0]
}
 8004500:	4618      	mov	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20000000 	.word	0x20000000

08004510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004514:	f7ff fff0 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 8004518:	4602      	mov	r2, r0
 800451a:	4b06      	ldr	r3, [pc, #24]	; (8004534 <HAL_RCC_GetPCLK1Freq+0x24>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	0a1b      	lsrs	r3, r3, #8
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	4904      	ldr	r1, [pc, #16]	; (8004538 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004526:	5ccb      	ldrb	r3, [r1, r3]
 8004528:	f003 031f 	and.w	r3, r3, #31
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004530:	4618      	mov	r0, r3
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40021000 	.word	0x40021000
 8004538:	0800c87c 	.word	0x0800c87c

0800453c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004540:	f7ff ffda 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 8004544:	4602      	mov	r2, r0
 8004546:	4b06      	ldr	r3, [pc, #24]	; (8004560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	0adb      	lsrs	r3, r3, #11
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	4904      	ldr	r1, [pc, #16]	; (8004564 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004552:	5ccb      	ldrb	r3, [r1, r3]
 8004554:	f003 031f 	and.w	r3, r3, #31
 8004558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800455c:	4618      	mov	r0, r3
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40021000 	.word	0x40021000
 8004564:	0800c87c 	.word	0x0800c87c

08004568 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004570:	2300      	movs	r3, #0
 8004572:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004574:	4b2a      	ldr	r3, [pc, #168]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004580:	f7ff f9ee 	bl	8003960 <HAL_PWREx_GetVoltageRange>
 8004584:	6178      	str	r0, [r7, #20]
 8004586:	e014      	b.n	80045b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004588:	4b25      	ldr	r3, [pc, #148]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458c:	4a24      	ldr	r2, [pc, #144]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004592:	6593      	str	r3, [r2, #88]	; 0x58
 8004594:	4b22      	ldr	r3, [pc, #136]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459c:	60fb      	str	r3, [r7, #12]
 800459e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045a0:	f7ff f9de 	bl	8003960 <HAL_PWREx_GetVoltageRange>
 80045a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045a6:	4b1e      	ldr	r3, [pc, #120]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045aa:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045b0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b8:	d10b      	bne.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b80      	cmp	r3, #128	; 0x80
 80045be:	d919      	bls.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2ba0      	cmp	r3, #160	; 0xa0
 80045c4:	d902      	bls.n	80045cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045c6:	2302      	movs	r3, #2
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	e013      	b.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045cc:	2301      	movs	r3, #1
 80045ce:	613b      	str	r3, [r7, #16]
 80045d0:	e010      	b.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b80      	cmp	r3, #128	; 0x80
 80045d6:	d902      	bls.n	80045de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045d8:	2303      	movs	r3, #3
 80045da:	613b      	str	r3, [r7, #16]
 80045dc:	e00a      	b.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b80      	cmp	r3, #128	; 0x80
 80045e2:	d102      	bne.n	80045ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045e4:	2302      	movs	r3, #2
 80045e6:	613b      	str	r3, [r7, #16]
 80045e8:	e004      	b.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b70      	cmp	r3, #112	; 0x70
 80045ee:	d101      	bne.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045f0:	2301      	movs	r3, #1
 80045f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045f4:	4b0b      	ldr	r3, [pc, #44]	; (8004624 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f023 0207 	bic.w	r2, r3, #7
 80045fc:	4909      	ldr	r1, [pc, #36]	; (8004624 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4313      	orrs	r3, r2
 8004602:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004604:	4b07      	ldr	r3, [pc, #28]	; (8004624 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	429a      	cmp	r2, r3
 8004610:	d001      	beq.n	8004616 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3718      	adds	r7, #24
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	40022000 	.word	0x40022000

08004628 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004630:	2300      	movs	r3, #0
 8004632:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004634:	2300      	movs	r3, #0
 8004636:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004640:	2b00      	cmp	r3, #0
 8004642:	d041      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004648:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800464c:	d02a      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800464e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004652:	d824      	bhi.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004654:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004658:	d008      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800465a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800465e:	d81e      	bhi.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004660:	2b00      	cmp	r3, #0
 8004662:	d00a      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004664:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004668:	d010      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800466a:	e018      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800466c:	4b86      	ldr	r3, [pc, #536]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	4a85      	ldr	r2, [pc, #532]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004676:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004678:	e015      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3304      	adds	r3, #4
 800467e:	2100      	movs	r1, #0
 8004680:	4618      	mov	r0, r3
 8004682:	f000 facb 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004686:	4603      	mov	r3, r0
 8004688:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800468a:	e00c      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3320      	adds	r3, #32
 8004690:	2100      	movs	r1, #0
 8004692:	4618      	mov	r0, r3
 8004694:	f000 fbb6 	bl	8004e04 <RCCEx_PLLSAI2_Config>
 8004698:	4603      	mov	r3, r0
 800469a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800469c:	e003      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	74fb      	strb	r3, [r7, #19]
      break;
 80046a2:	e000      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80046a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046a6:	7cfb      	ldrb	r3, [r7, #19]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10b      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046ac:	4b76      	ldr	r3, [pc, #472]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ba:	4973      	ldr	r1, [pc, #460]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80046c2:	e001      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c4:	7cfb      	ldrb	r3, [r7, #19]
 80046c6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d041      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046dc:	d02a      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80046de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046e2:	d824      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046e8:	d008      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046ee:	d81e      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80046f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046f8:	d010      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046fa:	e018      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046fc:	4b62      	ldr	r3, [pc, #392]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	4a61      	ldr	r2, [pc, #388]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004706:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004708:	e015      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3304      	adds	r3, #4
 800470e:	2100      	movs	r1, #0
 8004710:	4618      	mov	r0, r3
 8004712:	f000 fa83 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004716:	4603      	mov	r3, r0
 8004718:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800471a:	e00c      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3320      	adds	r3, #32
 8004720:	2100      	movs	r1, #0
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fb6e 	bl	8004e04 <RCCEx_PLLSAI2_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800472c:	e003      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	74fb      	strb	r3, [r7, #19]
      break;
 8004732:	e000      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004734:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004736:	7cfb      	ldrb	r3, [r7, #19]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10b      	bne.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800473c:	4b52      	ldr	r3, [pc, #328]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800474a:	494f      	ldr	r1, [pc, #316]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004752:	e001      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004754:	7cfb      	ldrb	r3, [r7, #19]
 8004756:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80a0 	beq.w	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004766:	2300      	movs	r3, #0
 8004768:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800476a:	4b47      	ldr	r3, [pc, #284]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800476c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004776:	2301      	movs	r3, #1
 8004778:	e000      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800477a:	2300      	movs	r3, #0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00d      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004780:	4b41      	ldr	r3, [pc, #260]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004784:	4a40      	ldr	r2, [pc, #256]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800478a:	6593      	str	r3, [r2, #88]	; 0x58
 800478c:	4b3e      	ldr	r3, [pc, #248]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004798:	2301      	movs	r3, #1
 800479a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800479c:	4b3b      	ldr	r3, [pc, #236]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a3a      	ldr	r2, [pc, #232]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047a8:	f7fd fa4c 	bl	8001c44 <HAL_GetTick>
 80047ac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047ae:	e009      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b0:	f7fd fa48 	bl	8001c44 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d902      	bls.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	74fb      	strb	r3, [r7, #19]
        break;
 80047c2:	e005      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047c4:	4b31      	ldr	r3, [pc, #196]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d0ef      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d15c      	bne.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047d6:	4b2c      	ldr	r3, [pc, #176]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047e0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d01f      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d019      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047f4:	4b24      	ldr	r3, [pc, #144]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004800:	4b21      	ldr	r3, [pc, #132]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004806:	4a20      	ldr	r2, [pc, #128]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800480c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004810:	4b1d      	ldr	r3, [pc, #116]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004816:	4a1c      	ldr	r2, [pc, #112]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004818:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800481c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004820:	4a19      	ldr	r2, [pc, #100]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d016      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004832:	f7fd fa07 	bl	8001c44 <HAL_GetTick>
 8004836:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004838:	e00b      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483a:	f7fd fa03 	bl	8001c44 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	f241 3288 	movw	r2, #5000	; 0x1388
 8004848:	4293      	cmp	r3, r2
 800484a:	d902      	bls.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	74fb      	strb	r3, [r7, #19]
            break;
 8004850:	e006      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004852:	4b0d      	ldr	r3, [pc, #52]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0ec      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10c      	bne.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004866:	4b08      	ldr	r3, [pc, #32]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004876:	4904      	ldr	r1, [pc, #16]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800487e:	e009      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004880:	7cfb      	ldrb	r3, [r7, #19]
 8004882:	74bb      	strb	r3, [r7, #18]
 8004884:	e006      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004886:	bf00      	nop
 8004888:	40021000 	.word	0x40021000
 800488c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004890:	7cfb      	ldrb	r3, [r7, #19]
 8004892:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004894:	7c7b      	ldrb	r3, [r7, #17]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d105      	bne.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800489a:	4b9e      	ldr	r3, [pc, #632]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800489c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489e:	4a9d      	ldr	r2, [pc, #628]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048b2:	4b98      	ldr	r3, [pc, #608]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b8:	f023 0203 	bic.w	r2, r3, #3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c0:	4994      	ldr	r1, [pc, #592]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048d4:	4b8f      	ldr	r3, [pc, #572]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048da:	f023 020c 	bic.w	r2, r3, #12
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e2:	498c      	ldr	r1, [pc, #560]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0304 	and.w	r3, r3, #4
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048f6:	4b87      	ldr	r3, [pc, #540]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	4983      	ldr	r1, [pc, #524]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004906:	4313      	orrs	r3, r2
 8004908:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00a      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004918:	4b7e      	ldr	r3, [pc, #504]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004926:	497b      	ldr	r1, [pc, #492]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0310 	and.w	r3, r3, #16
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800493a:	4b76      	ldr	r3, [pc, #472]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004940:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004948:	4972      	ldr	r1, [pc, #456]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494a:	4313      	orrs	r3, r2
 800494c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0320 	and.w	r3, r3, #32
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00a      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800495c:	4b6d      	ldr	r3, [pc, #436]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004962:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496a:	496a      	ldr	r1, [pc, #424]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800496c:	4313      	orrs	r3, r2
 800496e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800497e:	4b65      	ldr	r3, [pc, #404]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004984:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498c:	4961      	ldr	r1, [pc, #388]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00a      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049a0:	4b5c      	ldr	r3, [pc, #368]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ae:	4959      	ldr	r1, [pc, #356]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049c2:	4b54      	ldr	r3, [pc, #336]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049d0:	4950      	ldr	r1, [pc, #320]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00a      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049e4:	4b4b      	ldr	r3, [pc, #300]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f2:	4948      	ldr	r1, [pc, #288]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a06:	4b43      	ldr	r3, [pc, #268]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a14:	493f      	ldr	r1, [pc, #252]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d028      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a28:	4b3a      	ldr	r3, [pc, #232]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a36:	4937      	ldr	r1, [pc, #220]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a46:	d106      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a48:	4b32      	ldr	r3, [pc, #200]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	4a31      	ldr	r2, [pc, #196]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a52:	60d3      	str	r3, [r2, #12]
 8004a54:	e011      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a5e:	d10c      	bne.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3304      	adds	r3, #4
 8004a64:	2101      	movs	r1, #1
 8004a66:	4618      	mov	r0, r3
 8004a68:	f000 f8d8 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a70:	7cfb      	ldrb	r3, [r7, #19]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004a76:	7cfb      	ldrb	r3, [r7, #19]
 8004a78:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d028      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a86:	4b23      	ldr	r3, [pc, #140]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a94:	491f      	ldr	r1, [pc, #124]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aa4:	d106      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa6:	4b1b      	ldr	r3, [pc, #108]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	4a1a      	ldr	r2, [pc, #104]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ab0:	60d3      	str	r3, [r2, #12]
 8004ab2:	e011      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004abc:	d10c      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3304      	adds	r3, #4
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 f8a9 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004aca:	4603      	mov	r3, r0
 8004acc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ace:	7cfb      	ldrb	r3, [r7, #19]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004ad4:	7cfb      	ldrb	r3, [r7, #19]
 8004ad6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d02b      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004af2:	4908      	ldr	r1, [pc, #32]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004afe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b02:	d109      	bne.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b04:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	4a02      	ldr	r2, [pc, #8]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b0e:	60d3      	str	r3, [r2, #12]
 8004b10:	e014      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b12:	bf00      	nop
 8004b14:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b20:	d10c      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2101      	movs	r1, #1
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 f877 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b32:	7cfb      	ldrb	r3, [r7, #19]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b38:	7cfb      	ldrb	r3, [r7, #19]
 8004b3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d02f      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b48:	4b2b      	ldr	r3, [pc, #172]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b56:	4928      	ldr	r1, [pc, #160]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b66:	d10d      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	2102      	movs	r1, #2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f000 f854 	bl	8004c1c <RCCEx_PLLSAI1_Config>
 8004b74:	4603      	mov	r3, r0
 8004b76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d014      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004b7e:	7cfb      	ldrb	r3, [r7, #19]
 8004b80:	74bb      	strb	r3, [r7, #18]
 8004b82:	e011      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b8c:	d10c      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	3320      	adds	r3, #32
 8004b92:	2102      	movs	r1, #2
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 f935 	bl	8004e04 <RCCEx_PLLSAI2_Config>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b9e:	7cfb      	ldrb	r3, [r7, #19]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ba4:	7cfb      	ldrb	r3, [r7, #19]
 8004ba6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00a      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004bb4:	4b10      	ldr	r3, [pc, #64]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bba:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bc2:	490d      	ldr	r1, [pc, #52]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00b      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bd6:	4b08      	ldr	r3, [pc, #32]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bdc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004be6:	4904      	ldr	r1, [pc, #16]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bee:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3718      	adds	r7, #24
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000

08004bfc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a04      	ldr	r2, [pc, #16]	; (8004c18 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004c06:	f043 0304 	orr.w	r3, r3, #4
 8004c0a:	6013      	str	r3, [r2, #0]
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40021000 	.word	0x40021000

08004c1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c2a:	4b75      	ldr	r3, [pc, #468]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d018      	beq.n	8004c68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c36:	4b72      	ldr	r3, [pc, #456]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f003 0203 	and.w	r2, r3, #3
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d10d      	bne.n	8004c62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
       ||
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c4e:	4b6c      	ldr	r3, [pc, #432]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	091b      	lsrs	r3, r3, #4
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
       ||
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d047      	beq.n	8004cf2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
 8004c66:	e044      	b.n	8004cf2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b03      	cmp	r3, #3
 8004c6e:	d018      	beq.n	8004ca2 <RCCEx_PLLSAI1_Config+0x86>
 8004c70:	2b03      	cmp	r3, #3
 8004c72:	d825      	bhi.n	8004cc0 <RCCEx_PLLSAI1_Config+0xa4>
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d002      	beq.n	8004c7e <RCCEx_PLLSAI1_Config+0x62>
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d009      	beq.n	8004c90 <RCCEx_PLLSAI1_Config+0x74>
 8004c7c:	e020      	b.n	8004cc0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c7e:	4b60      	ldr	r3, [pc, #384]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d11d      	bne.n	8004cc6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c8e:	e01a      	b.n	8004cc6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c90:	4b5b      	ldr	r3, [pc, #364]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d116      	bne.n	8004cca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ca0:	e013      	b.n	8004cca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ca2:	4b57      	ldr	r3, [pc, #348]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10f      	bne.n	8004cce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cae:	4b54      	ldr	r3, [pc, #336]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cbe:	e006      	b.n	8004cce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	73fb      	strb	r3, [r7, #15]
      break;
 8004cc4:	e004      	b.n	8004cd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cc6:	bf00      	nop
 8004cc8:	e002      	b.n	8004cd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cca:	bf00      	nop
 8004ccc:	e000      	b.n	8004cd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cce:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10d      	bne.n	8004cf2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cd6:	4b4a      	ldr	r3, [pc, #296]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6819      	ldr	r1, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	430b      	orrs	r3, r1
 8004cec:	4944      	ldr	r1, [pc, #272]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d17d      	bne.n	8004df4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004cf8:	4b41      	ldr	r3, [pc, #260]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a40      	ldr	r2, [pc, #256]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cfe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d04:	f7fc ff9e 	bl	8001c44 <HAL_GetTick>
 8004d08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d0a:	e009      	b.n	8004d20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d0c:	f7fc ff9a 	bl	8001c44 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d902      	bls.n	8004d20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d1e:	e005      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d20:	4b37      	ldr	r3, [pc, #220]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1ef      	bne.n	8004d0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d160      	bne.n	8004df4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d111      	bne.n	8004d5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d38:	4b31      	ldr	r3, [pc, #196]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6892      	ldr	r2, [r2, #8]
 8004d48:	0211      	lsls	r1, r2, #8
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	68d2      	ldr	r2, [r2, #12]
 8004d4e:	0912      	lsrs	r2, r2, #4
 8004d50:	0452      	lsls	r2, r2, #17
 8004d52:	430a      	orrs	r2, r1
 8004d54:	492a      	ldr	r1, [pc, #168]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	610b      	str	r3, [r1, #16]
 8004d5a:	e027      	b.n	8004dac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d112      	bne.n	8004d88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d62:	4b27      	ldr	r3, [pc, #156]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004d6a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6892      	ldr	r2, [r2, #8]
 8004d72:	0211      	lsls	r1, r2, #8
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6912      	ldr	r2, [r2, #16]
 8004d78:	0852      	lsrs	r2, r2, #1
 8004d7a:	3a01      	subs	r2, #1
 8004d7c:	0552      	lsls	r2, r2, #21
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	491f      	ldr	r1, [pc, #124]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	610b      	str	r3, [r1, #16]
 8004d86:	e011      	b.n	8004dac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d88:	4b1d      	ldr	r3, [pc, #116]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6892      	ldr	r2, [r2, #8]
 8004d98:	0211      	lsls	r1, r2, #8
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6952      	ldr	r2, [r2, #20]
 8004d9e:	0852      	lsrs	r2, r2, #1
 8004da0:	3a01      	subs	r2, #1
 8004da2:	0652      	lsls	r2, r2, #25
 8004da4:	430a      	orrs	r2, r1
 8004da6:	4916      	ldr	r1, [pc, #88]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004dac:	4b14      	ldr	r3, [pc, #80]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a13      	ldr	r2, [pc, #76]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004db6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db8:	f7fc ff44 	bl	8001c44 <HAL_GetTick>
 8004dbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dbe:	e009      	b.n	8004dd4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dc0:	f7fc ff40 	bl	8001c44 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d902      	bls.n	8004dd4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	73fb      	strb	r3, [r7, #15]
          break;
 8004dd2:	e005      	b.n	8004de0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dd4:	4b0a      	ldr	r3, [pc, #40]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d0ef      	beq.n	8004dc0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004de6:	4b06      	ldr	r3, [pc, #24]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de8:	691a      	ldr	r2, [r3, #16]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	4904      	ldr	r1, [pc, #16]	; (8004e00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3710      	adds	r7, #16
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	40021000 	.word	0x40021000

08004e04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e12:	4b6a      	ldr	r3, [pc, #424]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d018      	beq.n	8004e50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e1e:	4b67      	ldr	r3, [pc, #412]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f003 0203 	and.w	r2, r3, #3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d10d      	bne.n	8004e4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
       ||
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d009      	beq.n	8004e4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e36:	4b61      	ldr	r3, [pc, #388]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	1c5a      	adds	r2, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
       ||
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d047      	beq.n	8004eda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	73fb      	strb	r3, [r7, #15]
 8004e4e:	e044      	b.n	8004eda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d018      	beq.n	8004e8a <RCCEx_PLLSAI2_Config+0x86>
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d825      	bhi.n	8004ea8 <RCCEx_PLLSAI2_Config+0xa4>
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d002      	beq.n	8004e66 <RCCEx_PLLSAI2_Config+0x62>
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d009      	beq.n	8004e78 <RCCEx_PLLSAI2_Config+0x74>
 8004e64:	e020      	b.n	8004ea8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e66:	4b55      	ldr	r3, [pc, #340]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d11d      	bne.n	8004eae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e76:	e01a      	b.n	8004eae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e78:	4b50      	ldr	r3, [pc, #320]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d116      	bne.n	8004eb2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e88:	e013      	b.n	8004eb2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e8a:	4b4c      	ldr	r3, [pc, #304]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10f      	bne.n	8004eb6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e96:	4b49      	ldr	r3, [pc, #292]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d109      	bne.n	8004eb6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ea6:	e006      	b.n	8004eb6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004eac:	e004      	b.n	8004eb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e002      	b.n	8004eb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e000      	b.n	8004eb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004eb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10d      	bne.n	8004eda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ebe:	4b3f      	ldr	r3, [pc, #252]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6819      	ldr	r1, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	430b      	orrs	r3, r1
 8004ed4:	4939      	ldr	r1, [pc, #228]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d167      	bne.n	8004fb0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ee0:	4b36      	ldr	r3, [pc, #216]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a35      	ldr	r2, [pc, #212]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eec:	f7fc feaa 	bl	8001c44 <HAL_GetTick>
 8004ef0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ef2:	e009      	b.n	8004f08 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ef4:	f7fc fea6 	bl	8001c44 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d902      	bls.n	8004f08 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	73fb      	strb	r3, [r7, #15]
        break;
 8004f06:	e005      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f08:	4b2c      	ldr	r3, [pc, #176]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1ef      	bne.n	8004ef4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d14a      	bne.n	8004fb0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d111      	bne.n	8004f44 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f20:	4b26      	ldr	r3, [pc, #152]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6892      	ldr	r2, [r2, #8]
 8004f30:	0211      	lsls	r1, r2, #8
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	68d2      	ldr	r2, [r2, #12]
 8004f36:	0912      	lsrs	r2, r2, #4
 8004f38:	0452      	lsls	r2, r2, #17
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	491f      	ldr	r1, [pc, #124]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	614b      	str	r3, [r1, #20]
 8004f42:	e011      	b.n	8004f68 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f44:	4b1d      	ldr	r3, [pc, #116]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f4c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6892      	ldr	r2, [r2, #8]
 8004f54:	0211      	lsls	r1, r2, #8
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	6912      	ldr	r2, [r2, #16]
 8004f5a:	0852      	lsrs	r2, r2, #1
 8004f5c:	3a01      	subs	r2, #1
 8004f5e:	0652      	lsls	r2, r2, #25
 8004f60:	430a      	orrs	r2, r1
 8004f62:	4916      	ldr	r1, [pc, #88]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f68:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a13      	ldr	r2, [pc, #76]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f74:	f7fc fe66 	bl	8001c44 <HAL_GetTick>
 8004f78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f7a:	e009      	b.n	8004f90 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f7c:	f7fc fe62 	bl	8001c44 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d902      	bls.n	8004f90 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	73fb      	strb	r3, [r7, #15]
          break;
 8004f8e:	e005      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d0ef      	beq.n	8004f7c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d106      	bne.n	8004fb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004fa2:	4b06      	ldr	r3, [pc, #24]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa4:	695a      	ldr	r2, [r3, #20]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	4904      	ldr	r1, [pc, #16]	; (8004fbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	40021000 	.word	0x40021000

08004fc0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d06c      	beq.n	80050ac <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fc fa84 	bl	80014f4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	22ca      	movs	r2, #202	; 0xca
 8004ffa:	625a      	str	r2, [r3, #36]	; 0x24
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2253      	movs	r2, #83	; 0x53
 8005002:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f87c 	bl	8005102 <RTC_EnterInitMode>
 800500a:	4603      	mov	r3, r0
 800500c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800500e:	7bfb      	ldrb	r3, [r7, #15]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d14b      	bne.n	80050ac <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	6812      	ldr	r2, [r2, #0]
 800501e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005022:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005026:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6899      	ldr	r1, [r3, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	431a      	orrs	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	68d2      	ldr	r2, [r2, #12]
 800504e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6919      	ldr	r1, [r3, #16]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	041a      	lsls	r2, r3, #16
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f87f 	bl	8005168 <RTC_ExitInitMode>
 800506a:	4603      	mov	r3, r0
 800506c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800506e:	7bfb      	ldrb	r3, [r7, #15]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d11b      	bne.n	80050ac <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 0203 	bic.w	r2, r2, #3
 8005082:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69da      	ldr	r2, [r3, #28]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	22ff      	movs	r2, #255	; 0xff
 80050a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b084      	sub	sp, #16
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80050cc:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80050ce:	f7fc fdb9 	bl	8001c44 <HAL_GetTick>
 80050d2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050d4:	e009      	b.n	80050ea <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050d6:	f7fc fdb5 	bl	8001c44 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050e4:	d901      	bls.n	80050ea <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e007      	b.n	80050fa <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f003 0320 	and.w	r3, r3, #32
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0ee      	beq.n	80050d6 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800510a:	2300      	movs	r3, #0
 800510c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005118:	2b00      	cmp	r3, #0
 800511a:	d120      	bne.n	800515e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f04f 32ff 	mov.w	r2, #4294967295
 8005124:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005126:	f7fc fd8d 	bl	8001c44 <HAL_GetTick>
 800512a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800512c:	e00d      	b.n	800514a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800512e:	f7fc fd89 	bl	8001c44 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800513c:	d905      	bls.n	800514a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2203      	movs	r2, #3
 8005146:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005154:	2b00      	cmp	r3, #0
 8005156:	d102      	bne.n	800515e <RTC_EnterInitMode+0x5c>
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	2b03      	cmp	r3, #3
 800515c:	d1e7      	bne.n	800512e <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800515e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005174:	4b1a      	ldr	r3, [pc, #104]	; (80051e0 <RTC_ExitInitMode+0x78>)
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	4a19      	ldr	r2, [pc, #100]	; (80051e0 <RTC_ExitInitMode+0x78>)
 800517a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800517e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005180:	4b17      	ldr	r3, [pc, #92]	; (80051e0 <RTC_ExitInitMode+0x78>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f003 0320 	and.w	r3, r3, #32
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10c      	bne.n	80051a6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff ff92 	bl	80050b6 <HAL_RTC_WaitForSynchro>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d01e      	beq.n	80051d6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2203      	movs	r2, #3
 800519c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	73fb      	strb	r3, [r7, #15]
 80051a4:	e017      	b.n	80051d6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80051a6:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <RTC_ExitInitMode+0x78>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	4a0d      	ldr	r2, [pc, #52]	; (80051e0 <RTC_ExitInitMode+0x78>)
 80051ac:	f023 0320 	bic.w	r3, r3, #32
 80051b0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7ff ff7f 	bl	80050b6 <HAL_RTC_WaitForSynchro>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d005      	beq.n	80051ca <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2203      	movs	r2, #3
 80051c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80051ca:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <RTC_ExitInitMode+0x78>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	4a04      	ldr	r2, [pc, #16]	; (80051e0 <RTC_ExitInitMode+0x78>)
 80051d0:	f043 0320 	orr.w	r3, r3, #32
 80051d4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80051d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40002800 	.word	0x40002800

080051e4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80051ec:	4b0f      	ldr	r3, [pc, #60]	; (800522c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80051ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051f2:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	b2da      	uxtb	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005212:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 f80b 	bl	8005230 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40010400 	.word	0x40010400

08005230 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e040      	b.n	80052d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fc fb5c 	bl	8001924 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2224      	movs	r2, #36	; 0x24
 8005270:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0201 	bic.w	r2, r2, #1
 8005280:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 fc18 	bl	8005ab8 <UART_SetConfig>
 8005288:	4603      	mov	r3, r0
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e022      	b.n	80052d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	2b00      	cmp	r3, #0
 8005298:	d002      	beq.n	80052a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 fec4 	bl	8006028 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0201 	orr.w	r2, r2, #1
 80052ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 ff4b 	bl	800616c <UART_CheckIdleState>
 80052d6:	4603      	mov	r3, r0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	; 0x28
 80052e4:	af02      	add	r7, sp, #8
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	603b      	str	r3, [r7, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052f4:	2b20      	cmp	r3, #32
 80052f6:	f040 8082 	bne.w	80053fe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d002      	beq.n	8005306 <HAL_UART_Transmit+0x26>
 8005300:	88fb      	ldrh	r3, [r7, #6]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e07a      	b.n	8005400 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_UART_Transmit+0x38>
 8005314:	2302      	movs	r3, #2
 8005316:	e073      	b.n	8005400 <HAL_UART_Transmit+0x120>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2221      	movs	r2, #33	; 0x21
 800532c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800532e:	f7fc fc89 	bl	8001c44 <HAL_GetTick>
 8005332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	88fa      	ldrh	r2, [r7, #6]
 8005338:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	88fa      	ldrh	r2, [r7, #6]
 8005340:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800534c:	d108      	bne.n	8005360 <HAL_UART_Transmit+0x80>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d104      	bne.n	8005360 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	e003      	b.n	8005368 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005364:	2300      	movs	r3, #0
 8005366:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005370:	e02d      	b.n	80053ce <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2200      	movs	r2, #0
 800537a:	2180      	movs	r1, #128	; 0x80
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 ff3e 	bl	80061fe <UART_WaitOnFlagUntilTimeout>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e039      	b.n	8005400 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10b      	bne.n	80053aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	881a      	ldrh	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800539e:	b292      	uxth	r2, r2
 80053a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	3302      	adds	r3, #2
 80053a6:	61bb      	str	r3, [r7, #24]
 80053a8:	e008      	b.n	80053bc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	781a      	ldrb	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	b292      	uxth	r2, r2
 80053b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	3301      	adds	r3, #1
 80053ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1cb      	bne.n	8005372 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	2140      	movs	r1, #64	; 0x40
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 ff0a 	bl	80061fe <UART_WaitOnFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d001      	beq.n	80053f4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e005      	b.n	8005400 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2220      	movs	r2, #32
 80053f8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80053fa:	2300      	movs	r3, #0
 80053fc:	e000      	b.n	8005400 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80053fe:	2302      	movs	r3, #2
  }
}
 8005400:	4618      	mov	r0, r3
 8005402:	3720      	adds	r7, #32
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08a      	sub	sp, #40	; 0x28
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	4613      	mov	r3, r2
 8005414:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800541a:	2b20      	cmp	r3, #32
 800541c:	d142      	bne.n	80054a4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <HAL_UART_Receive_IT+0x22>
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e03b      	b.n	80054a6 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <HAL_UART_Receive_IT+0x34>
 8005438:	2302      	movs	r3, #2
 800543a:	e034      	b.n	80054a6 <HAL_UART_Receive_IT+0x9e>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a18      	ldr	r2, [pc, #96]	; (80054b0 <HAL_UART_Receive_IT+0xa8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d01f      	beq.n	8005494 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d018      	beq.n	8005494 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	e853 3f00 	ldrex	r3, [r3]
 800546e:	613b      	str	r3, [r7, #16]
   return(result);
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005476:	627b      	str	r3, [r7, #36]	; 0x24
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	461a      	mov	r2, r3
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	623b      	str	r3, [r7, #32]
 8005482:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005484:	69f9      	ldr	r1, [r7, #28]
 8005486:	6a3a      	ldr	r2, [r7, #32]
 8005488:	e841 2300 	strex	r3, r2, [r1]
 800548c:	61bb      	str	r3, [r7, #24]
   return(result);
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1e6      	bne.n	8005462 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005494:	88fb      	ldrh	r3, [r7, #6]
 8005496:	461a      	mov	r2, r3
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 ff74 	bl	8006388 <UART_Start_Receive_IT>
 80054a0:	4603      	mov	r3, r0
 80054a2:	e000      	b.n	80054a6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80054a4:	2302      	movs	r3, #2
  }
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3728      	adds	r7, #40	; 0x28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	40008000 	.word	0x40008000

080054b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b0ba      	sub	sp, #232	; 0xe8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80054de:	f640 030f 	movw	r3, #2063	; 0x80f
 80054e2:	4013      	ands	r3, r2
 80054e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80054e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d115      	bne.n	800551c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80054f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054f4:	f003 0320 	and.w	r3, r3, #32
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00f      	beq.n	800551c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80054fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005500:	f003 0320 	and.w	r3, r3, #32
 8005504:	2b00      	cmp	r3, #0
 8005506:	d009      	beq.n	800551c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800550c:	2b00      	cmp	r3, #0
 800550e:	f000 82a6 	beq.w	8005a5e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	4798      	blx	r3
      }
      return;
 800551a:	e2a0      	b.n	8005a5e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800551c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005520:	2b00      	cmp	r3, #0
 8005522:	f000 8117 	beq.w	8005754 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d106      	bne.n	8005540 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005532:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005536:	4b85      	ldr	r3, [pc, #532]	; (800574c <HAL_UART_IRQHandler+0x298>)
 8005538:	4013      	ands	r3, r2
 800553a:	2b00      	cmp	r3, #0
 800553c:	f000 810a 	beq.w	8005754 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	d011      	beq.n	8005570 <HAL_UART_IRQHandler+0xbc>
 800554c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00b      	beq.n	8005570 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2201      	movs	r2, #1
 800555e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005566:	f043 0201 	orr.w	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d011      	beq.n	80055a0 <HAL_UART_IRQHandler+0xec>
 800557c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00b      	beq.n	80055a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2202      	movs	r2, #2
 800558e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005596:	f043 0204 	orr.w	r2, r3, #4
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055a4:	f003 0304 	and.w	r3, r3, #4
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d011      	beq.n	80055d0 <HAL_UART_IRQHandler+0x11c>
 80055ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00b      	beq.n	80055d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2204      	movs	r2, #4
 80055be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055c6:	f043 0202 	orr.w	r2, r3, #2
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80055d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d017      	beq.n	800560c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80055dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e0:	f003 0320 	and.w	r3, r3, #32
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d105      	bne.n	80055f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80055e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00b      	beq.n	800560c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2208      	movs	r2, #8
 80055fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005602:	f043 0208 	orr.w	r2, r3, #8
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800560c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005610:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005614:	2b00      	cmp	r3, #0
 8005616:	d012      	beq.n	800563e <HAL_UART_IRQHandler+0x18a>
 8005618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800561c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00c      	beq.n	800563e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800562c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005634:	f043 0220 	orr.w	r2, r3, #32
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 820c 	beq.w	8005a62 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800564e:	f003 0320 	and.w	r3, r3, #32
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00d      	beq.n	8005672 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b00      	cmp	r3, #0
 8005660:	d007      	beq.n	8005672 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005678:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005686:	2b40      	cmp	r3, #64	; 0x40
 8005688:	d005      	beq.n	8005696 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800568a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800568e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005692:	2b00      	cmp	r3, #0
 8005694:	d04f      	beq.n	8005736 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 ff40 	bl	800651c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a6:	2b40      	cmp	r3, #64	; 0x40
 80056a8:	d141      	bne.n	800572e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3308      	adds	r3, #8
 80056b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3308      	adds	r3, #8
 80056d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80056d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80056da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80056e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80056e6:	e841 2300 	strex	r3, r2, [r1]
 80056ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80056ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1d9      	bne.n	80056aa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d013      	beq.n	8005726 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005702:	4a13      	ldr	r2, [pc, #76]	; (8005750 <HAL_UART_IRQHandler+0x29c>)
 8005704:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570a:	4618      	mov	r0, r3
 800570c:	f7fd ff2d 	bl	800356a <HAL_DMA_Abort_IT>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d017      	beq.n	8005746 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005720:	4610      	mov	r0, r2
 8005722:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005724:	e00f      	b.n	8005746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f9b0 	bl	8005a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572c:	e00b      	b.n	8005746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f9ac 	bl	8005a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	e007      	b.n	8005746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f9a8 	bl	8005a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005744:	e18d      	b.n	8005a62 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005746:	bf00      	nop
    return;
 8005748:	e18b      	b.n	8005a62 <HAL_UART_IRQHandler+0x5ae>
 800574a:	bf00      	nop
 800574c:	04000120 	.word	0x04000120
 8005750:	080065e3 	.word	0x080065e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005758:	2b01      	cmp	r3, #1
 800575a:	f040 8146 	bne.w	80059ea <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800575e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 813f 	beq.w	80059ea <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800576c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 8138 	beq.w	80059ea <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2210      	movs	r2, #16
 8005780:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800578c:	2b40      	cmp	r3, #64	; 0x40
 800578e:	f040 80b4 	bne.w	80058fa <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800579e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 815f 	beq.w	8005a66 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80057ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057b2:	429a      	cmp	r2, r3
 80057b4:	f080 8157 	bcs.w	8005a66 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f040 8085 	bne.w	80058de <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80057e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	461a      	mov	r2, r3
 80057fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80057fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005802:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005806:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800580a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005816:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1da      	bne.n	80057d4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3308      	adds	r3, #8
 8005824:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005826:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005828:	e853 3f00 	ldrex	r3, [r3]
 800582c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800582e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005830:	f023 0301 	bic.w	r3, r3, #1
 8005834:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3308      	adds	r3, #8
 800583e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005842:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005846:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005848:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800584a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e1      	bne.n	800581e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3308      	adds	r3, #8
 8005860:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005862:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005864:	e853 3f00 	ldrex	r3, [r3]
 8005868:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800586a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800586c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005870:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3308      	adds	r3, #8
 800587a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800587e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005880:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005882:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005884:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005886:	e841 2300 	strex	r3, r2, [r1]
 800588a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800588c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1e3      	bne.n	800585a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ae:	f023 0310 	bic.w	r3, r3, #16
 80058b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	461a      	mov	r2, r3
 80058bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80058c0:	65bb      	str	r3, [r7, #88]	; 0x58
 80058c2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e4      	bne.n	800589e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d8:	4618      	mov	r0, r3
 80058da:	f7fd fe08 	bl	80034ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f8d4 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058f8:	e0b5      	b.n	8005a66 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005906:	b29b      	uxth	r3, r3
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005914:	b29b      	uxth	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	f000 80a7 	beq.w	8005a6a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800591c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005920:	2b00      	cmp	r3, #0
 8005922:	f000 80a2 	beq.w	8005a6a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800592e:	e853 3f00 	ldrex	r3, [r3]
 8005932:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005936:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800593a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	461a      	mov	r2, r3
 8005944:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005948:	647b      	str	r3, [r7, #68]	; 0x44
 800594a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800594e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005950:	e841 2300 	strex	r3, r2, [r1]
 8005954:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1e4      	bne.n	8005926 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3308      	adds	r3, #8
 8005962:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	623b      	str	r3, [r7, #32]
   return(result);
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	f023 0301 	bic.w	r3, r3, #1
 8005972:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3308      	adds	r3, #8
 800597c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005980:	633a      	str	r2, [r7, #48]	; 0x30
 8005982:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005988:	e841 2300 	strex	r3, r2, [r1]
 800598c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800598e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e3      	bne.n	800595c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0310 	bic.w	r3, r3, #16
 80059ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80059c8:	61fb      	str	r3, [r7, #28]
 80059ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059cc:	69b9      	ldr	r1, [r7, #24]
 80059ce:	69fa      	ldr	r2, [r7, #28]
 80059d0:	e841 2300 	strex	r3, r2, [r1]
 80059d4:	617b      	str	r3, [r7, #20]
   return(result);
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e4      	bne.n	80059a6 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059e0:	4619      	mov	r1, r3
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f85c 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059e8:	e03f      	b.n	8005a6a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00e      	beq.n	8005a14 <HAL_UART_IRQHandler+0x560>
 80059f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d008      	beq.n	8005a14 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005a0a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 ff88 	bl	8006922 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a12:	e02d      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00e      	beq.n	8005a3e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d01c      	beq.n	8005a6e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	4798      	blx	r3
    }
    return;
 8005a3c:	e017      	b.n	8005a6e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d012      	beq.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
 8005a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fdd9 	bl	800660e <UART_EndTransmit_IT>
    return;
 8005a5c:	e008      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005a5e:	bf00      	nop
 8005a60:	e006      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
    return;
 8005a62:	bf00      	nop
 8005a64:	e004      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005a66:	bf00      	nop
 8005a68:	e002      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005a6a:	bf00      	nop
 8005a6c:	e000      	b.n	8005a70 <HAL_UART_IRQHandler+0x5bc>
    return;
 8005a6e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005a70:	37e8      	adds	r7, #232	; 0xe8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop

08005a78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005abc:	b08a      	sub	sp, #40	; 0x28
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	4ba4      	ldr	r3, [pc, #656]	; (8005d78 <UART_SetConfig+0x2c0>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	6812      	ldr	r2, [r2, #0]
 8005aee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005af0:	430b      	orrs	r3, r1
 8005af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	68da      	ldr	r2, [r3, #12]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a99      	ldr	r2, [pc, #612]	; (8005d7c <UART_SetConfig+0x2c4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d004      	beq.n	8005b24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b20:	4313      	orrs	r3, r2
 8005b22:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b34:	430a      	orrs	r2, r1
 8005b36:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a90      	ldr	r2, [pc, #576]	; (8005d80 <UART_SetConfig+0x2c8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d126      	bne.n	8005b90 <UART_SetConfig+0xd8>
 8005b42:	4b90      	ldr	r3, [pc, #576]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b48:	f003 0303 	and.w	r3, r3, #3
 8005b4c:	2b03      	cmp	r3, #3
 8005b4e:	d81b      	bhi.n	8005b88 <UART_SetConfig+0xd0>
 8005b50:	a201      	add	r2, pc, #4	; (adr r2, 8005b58 <UART_SetConfig+0xa0>)
 8005b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b56:	bf00      	nop
 8005b58:	08005b69 	.word	0x08005b69
 8005b5c:	08005b79 	.word	0x08005b79
 8005b60:	08005b71 	.word	0x08005b71
 8005b64:	08005b81 	.word	0x08005b81
 8005b68:	2301      	movs	r3, #1
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b6e:	e116      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005b70:	2302      	movs	r3, #2
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b76:	e112      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005b78:	2304      	movs	r3, #4
 8005b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b7e:	e10e      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005b80:	2308      	movs	r3, #8
 8005b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b86:	e10a      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005b88:	2310      	movs	r3, #16
 8005b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b8e:	e106      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a7c      	ldr	r2, [pc, #496]	; (8005d88 <UART_SetConfig+0x2d0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d138      	bne.n	8005c0c <UART_SetConfig+0x154>
 8005b9a:	4b7a      	ldr	r3, [pc, #488]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba0:	f003 030c 	and.w	r3, r3, #12
 8005ba4:	2b0c      	cmp	r3, #12
 8005ba6:	d82d      	bhi.n	8005c04 <UART_SetConfig+0x14c>
 8005ba8:	a201      	add	r2, pc, #4	; (adr r2, 8005bb0 <UART_SetConfig+0xf8>)
 8005baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bae:	bf00      	nop
 8005bb0:	08005be5 	.word	0x08005be5
 8005bb4:	08005c05 	.word	0x08005c05
 8005bb8:	08005c05 	.word	0x08005c05
 8005bbc:	08005c05 	.word	0x08005c05
 8005bc0:	08005bf5 	.word	0x08005bf5
 8005bc4:	08005c05 	.word	0x08005c05
 8005bc8:	08005c05 	.word	0x08005c05
 8005bcc:	08005c05 	.word	0x08005c05
 8005bd0:	08005bed 	.word	0x08005bed
 8005bd4:	08005c05 	.word	0x08005c05
 8005bd8:	08005c05 	.word	0x08005c05
 8005bdc:	08005c05 	.word	0x08005c05
 8005be0:	08005bfd 	.word	0x08005bfd
 8005be4:	2300      	movs	r3, #0
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bea:	e0d8      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005bec:	2302      	movs	r3, #2
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf2:	e0d4      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005bf4:	2304      	movs	r3, #4
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfa:	e0d0      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005bfc:	2308      	movs	r3, #8
 8005bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c02:	e0cc      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c04:	2310      	movs	r3, #16
 8005c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c0a:	e0c8      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a5e      	ldr	r2, [pc, #376]	; (8005d8c <UART_SetConfig+0x2d4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d125      	bne.n	8005c62 <UART_SetConfig+0x1aa>
 8005c16:	4b5b      	ldr	r3, [pc, #364]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c20:	2b30      	cmp	r3, #48	; 0x30
 8005c22:	d016      	beq.n	8005c52 <UART_SetConfig+0x19a>
 8005c24:	2b30      	cmp	r3, #48	; 0x30
 8005c26:	d818      	bhi.n	8005c5a <UART_SetConfig+0x1a2>
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	d00a      	beq.n	8005c42 <UART_SetConfig+0x18a>
 8005c2c:	2b20      	cmp	r3, #32
 8005c2e:	d814      	bhi.n	8005c5a <UART_SetConfig+0x1a2>
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d002      	beq.n	8005c3a <UART_SetConfig+0x182>
 8005c34:	2b10      	cmp	r3, #16
 8005c36:	d008      	beq.n	8005c4a <UART_SetConfig+0x192>
 8005c38:	e00f      	b.n	8005c5a <UART_SetConfig+0x1a2>
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c40:	e0ad      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c42:	2302      	movs	r3, #2
 8005c44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c48:	e0a9      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c4a:	2304      	movs	r3, #4
 8005c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c50:	e0a5      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c52:	2308      	movs	r3, #8
 8005c54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c58:	e0a1      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c5a:	2310      	movs	r3, #16
 8005c5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c60:	e09d      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a4a      	ldr	r2, [pc, #296]	; (8005d90 <UART_SetConfig+0x2d8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d125      	bne.n	8005cb8 <UART_SetConfig+0x200>
 8005c6c:	4b45      	ldr	r3, [pc, #276]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c72:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c76:	2bc0      	cmp	r3, #192	; 0xc0
 8005c78:	d016      	beq.n	8005ca8 <UART_SetConfig+0x1f0>
 8005c7a:	2bc0      	cmp	r3, #192	; 0xc0
 8005c7c:	d818      	bhi.n	8005cb0 <UART_SetConfig+0x1f8>
 8005c7e:	2b80      	cmp	r3, #128	; 0x80
 8005c80:	d00a      	beq.n	8005c98 <UART_SetConfig+0x1e0>
 8005c82:	2b80      	cmp	r3, #128	; 0x80
 8005c84:	d814      	bhi.n	8005cb0 <UART_SetConfig+0x1f8>
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d002      	beq.n	8005c90 <UART_SetConfig+0x1d8>
 8005c8a:	2b40      	cmp	r3, #64	; 0x40
 8005c8c:	d008      	beq.n	8005ca0 <UART_SetConfig+0x1e8>
 8005c8e:	e00f      	b.n	8005cb0 <UART_SetConfig+0x1f8>
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c96:	e082      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005c98:	2302      	movs	r3, #2
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c9e:	e07e      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005ca0:	2304      	movs	r3, #4
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ca6:	e07a      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005ca8:	2308      	movs	r3, #8
 8005caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cae:	e076      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cb6:	e072      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a35      	ldr	r2, [pc, #212]	; (8005d94 <UART_SetConfig+0x2dc>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d12a      	bne.n	8005d18 <UART_SetConfig+0x260>
 8005cc2:	4b30      	ldr	r3, [pc, #192]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ccc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cd0:	d01a      	beq.n	8005d08 <UART_SetConfig+0x250>
 8005cd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cd6:	d81b      	bhi.n	8005d10 <UART_SetConfig+0x258>
 8005cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cdc:	d00c      	beq.n	8005cf8 <UART_SetConfig+0x240>
 8005cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ce2:	d815      	bhi.n	8005d10 <UART_SetConfig+0x258>
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d003      	beq.n	8005cf0 <UART_SetConfig+0x238>
 8005ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cec:	d008      	beq.n	8005d00 <UART_SetConfig+0x248>
 8005cee:	e00f      	b.n	8005d10 <UART_SetConfig+0x258>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cf6:	e052      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cfe:	e04e      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d00:	2304      	movs	r3, #4
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d06:	e04a      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d08:	2308      	movs	r3, #8
 8005d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d0e:	e046      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d10:	2310      	movs	r3, #16
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d16:	e042      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a17      	ldr	r2, [pc, #92]	; (8005d7c <UART_SetConfig+0x2c4>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d13a      	bne.n	8005d98 <UART_SetConfig+0x2e0>
 8005d22:	4b18      	ldr	r3, [pc, #96]	; (8005d84 <UART_SetConfig+0x2cc>)
 8005d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005d2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d30:	d01a      	beq.n	8005d68 <UART_SetConfig+0x2b0>
 8005d32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d36:	d81b      	bhi.n	8005d70 <UART_SetConfig+0x2b8>
 8005d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d3c:	d00c      	beq.n	8005d58 <UART_SetConfig+0x2a0>
 8005d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d42:	d815      	bhi.n	8005d70 <UART_SetConfig+0x2b8>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d003      	beq.n	8005d50 <UART_SetConfig+0x298>
 8005d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d4c:	d008      	beq.n	8005d60 <UART_SetConfig+0x2a8>
 8005d4e:	e00f      	b.n	8005d70 <UART_SetConfig+0x2b8>
 8005d50:	2300      	movs	r3, #0
 8005d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d56:	e022      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d5e:	e01e      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d60:	2304      	movs	r3, #4
 8005d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d66:	e01a      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d68:	2308      	movs	r3, #8
 8005d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d6e:	e016      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d70:	2310      	movs	r3, #16
 8005d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d76:	e012      	b.n	8005d9e <UART_SetConfig+0x2e6>
 8005d78:	efff69f3 	.word	0xefff69f3
 8005d7c:	40008000 	.word	0x40008000
 8005d80:	40013800 	.word	0x40013800
 8005d84:	40021000 	.word	0x40021000
 8005d88:	40004400 	.word	0x40004400
 8005d8c:	40004800 	.word	0x40004800
 8005d90:	40004c00 	.word	0x40004c00
 8005d94:	40005000 	.word	0x40005000
 8005d98:	2310      	movs	r3, #16
 8005d9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a9f      	ldr	r2, [pc, #636]	; (8006020 <UART_SetConfig+0x568>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d17a      	bne.n	8005e9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005da8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dac:	2b08      	cmp	r3, #8
 8005dae:	d824      	bhi.n	8005dfa <UART_SetConfig+0x342>
 8005db0:	a201      	add	r2, pc, #4	; (adr r2, 8005db8 <UART_SetConfig+0x300>)
 8005db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db6:	bf00      	nop
 8005db8:	08005ddd 	.word	0x08005ddd
 8005dbc:	08005dfb 	.word	0x08005dfb
 8005dc0:	08005de5 	.word	0x08005de5
 8005dc4:	08005dfb 	.word	0x08005dfb
 8005dc8:	08005deb 	.word	0x08005deb
 8005dcc:	08005dfb 	.word	0x08005dfb
 8005dd0:	08005dfb 	.word	0x08005dfb
 8005dd4:	08005dfb 	.word	0x08005dfb
 8005dd8:	08005df3 	.word	0x08005df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ddc:	f7fe fb98 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 8005de0:	61f8      	str	r0, [r7, #28]
        break;
 8005de2:	e010      	b.n	8005e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de4:	4b8f      	ldr	r3, [pc, #572]	; (8006024 <UART_SetConfig+0x56c>)
 8005de6:	61fb      	str	r3, [r7, #28]
        break;
 8005de8:	e00d      	b.n	8005e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dea:	f7fe faf9 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8005dee:	61f8      	str	r0, [r7, #28]
        break;
 8005df0:	e009      	b.n	8005e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005df6:	61fb      	str	r3, [r7, #28]
        break;
 8005df8:	e005      	b.n	8005e06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005e04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 80fb 	beq.w	8006004 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	4613      	mov	r3, r2
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	4413      	add	r3, r2
 8005e18:	69fa      	ldr	r2, [r7, #28]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d305      	bcc.n	8005e2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d903      	bls.n	8005e32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005e30:	e0e8      	b.n	8006004 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	2200      	movs	r2, #0
 8005e36:	461c      	mov	r4, r3
 8005e38:	4615      	mov	r5, r2
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	022b      	lsls	r3, r5, #8
 8005e44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005e48:	0222      	lsls	r2, r4, #8
 8005e4a:	68f9      	ldr	r1, [r7, #12]
 8005e4c:	6849      	ldr	r1, [r1, #4]
 8005e4e:	0849      	lsrs	r1, r1, #1
 8005e50:	2000      	movs	r0, #0
 8005e52:	4688      	mov	r8, r1
 8005e54:	4681      	mov	r9, r0
 8005e56:	eb12 0a08 	adds.w	sl, r2, r8
 8005e5a:	eb43 0b09 	adc.w	fp, r3, r9
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	603b      	str	r3, [r7, #0]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e6c:	4650      	mov	r0, sl
 8005e6e:	4659      	mov	r1, fp
 8005e70:	f7fa ff0a 	bl	8000c88 <__aeabi_uldivmod>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4613      	mov	r3, r2
 8005e7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e82:	d308      	bcc.n	8005e96 <UART_SetConfig+0x3de>
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e8a:	d204      	bcs.n	8005e96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	69ba      	ldr	r2, [r7, #24]
 8005e92:	60da      	str	r2, [r3, #12]
 8005e94:	e0b6      	b.n	8006004 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005e9c:	e0b2      	b.n	8006004 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ea6:	d15e      	bne.n	8005f66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ea8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d828      	bhi.n	8005f02 <UART_SetConfig+0x44a>
 8005eb0:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <UART_SetConfig+0x400>)
 8005eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb6:	bf00      	nop
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005ee5 	.word	0x08005ee5
 8005ec0:	08005eed 	.word	0x08005eed
 8005ec4:	08005f03 	.word	0x08005f03
 8005ec8:	08005ef3 	.word	0x08005ef3
 8005ecc:	08005f03 	.word	0x08005f03
 8005ed0:	08005f03 	.word	0x08005f03
 8005ed4:	08005f03 	.word	0x08005f03
 8005ed8:	08005efb 	.word	0x08005efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005edc:	f7fe fb18 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 8005ee0:	61f8      	str	r0, [r7, #28]
        break;
 8005ee2:	e014      	b.n	8005f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee4:	f7fe fb2a 	bl	800453c <HAL_RCC_GetPCLK2Freq>
 8005ee8:	61f8      	str	r0, [r7, #28]
        break;
 8005eea:	e010      	b.n	8005f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005eec:	4b4d      	ldr	r3, [pc, #308]	; (8006024 <UART_SetConfig+0x56c>)
 8005eee:	61fb      	str	r3, [r7, #28]
        break;
 8005ef0:	e00d      	b.n	8005f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ef2:	f7fe fa75 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8005ef6:	61f8      	str	r0, [r7, #28]
        break;
 8005ef8:	e009      	b.n	8005f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005efe:	61fb      	str	r3, [r7, #28]
        break;
 8005f00:	e005      	b.n	8005f0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005f02:	2300      	movs	r3, #0
 8005f04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005f0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d077      	beq.n	8006004 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	005a      	lsls	r2, r3, #1
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	085b      	lsrs	r3, r3, #1
 8005f1e:	441a      	add	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	2b0f      	cmp	r3, #15
 8005f2e:	d916      	bls.n	8005f5e <UART_SetConfig+0x4a6>
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f36:	d212      	bcs.n	8005f5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	f023 030f 	bic.w	r3, r3, #15
 8005f40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	085b      	lsrs	r3, r3, #1
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	8afb      	ldrh	r3, [r7, #22]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	8afa      	ldrh	r2, [r7, #22]
 8005f5a:	60da      	str	r2, [r3, #12]
 8005f5c:	e052      	b.n	8006004 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005f64:	e04e      	b.n	8006004 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d827      	bhi.n	8005fbe <UART_SetConfig+0x506>
 8005f6e:	a201      	add	r2, pc, #4	; (adr r2, 8005f74 <UART_SetConfig+0x4bc>)
 8005f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f74:	08005f99 	.word	0x08005f99
 8005f78:	08005fa1 	.word	0x08005fa1
 8005f7c:	08005fa9 	.word	0x08005fa9
 8005f80:	08005fbf 	.word	0x08005fbf
 8005f84:	08005faf 	.word	0x08005faf
 8005f88:	08005fbf 	.word	0x08005fbf
 8005f8c:	08005fbf 	.word	0x08005fbf
 8005f90:	08005fbf 	.word	0x08005fbf
 8005f94:	08005fb7 	.word	0x08005fb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f98:	f7fe faba 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 8005f9c:	61f8      	str	r0, [r7, #28]
        break;
 8005f9e:	e014      	b.n	8005fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fa0:	f7fe facc 	bl	800453c <HAL_RCC_GetPCLK2Freq>
 8005fa4:	61f8      	str	r0, [r7, #28]
        break;
 8005fa6:	e010      	b.n	8005fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fa8:	4b1e      	ldr	r3, [pc, #120]	; (8006024 <UART_SetConfig+0x56c>)
 8005faa:	61fb      	str	r3, [r7, #28]
        break;
 8005fac:	e00d      	b.n	8005fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fae:	f7fe fa17 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8005fb2:	61f8      	str	r0, [r7, #28]
        break;
 8005fb4:	e009      	b.n	8005fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fba:	61fb      	str	r3, [r7, #28]
        break;
 8005fbc:	e005      	b.n	8005fca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005fc8:	bf00      	nop
    }

    if (pclk != 0U)
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d019      	beq.n	8006004 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	085a      	lsrs	r2, r3, #1
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	441a      	add	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	2b0f      	cmp	r3, #15
 8005fe8:	d909      	bls.n	8005ffe <UART_SetConfig+0x546>
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ff0:	d205      	bcs.n	8005ffe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	60da      	str	r2, [r3, #12]
 8005ffc:	e002      	b.n	8006004 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006010:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006014:	4618      	mov	r0, r3
 8006016:	3728      	adds	r7, #40	; 0x28
 8006018:	46bd      	mov	sp, r7
 800601a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800601e:	bf00      	nop
 8006020:	40008000 	.word	0x40008000
 8006024:	00f42400 	.word	0x00f42400

08006028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006034:	f003 0301 	and.w	r3, r3, #1
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00a      	beq.n	8006052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00a      	beq.n	8006074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00a      	beq.n	8006096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609a:	f003 0308 	and.w	r3, r3, #8
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060bc:	f003 0310 	and.w	r3, r3, #16
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00a      	beq.n	80060da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00a      	beq.n	80060fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006104:	2b00      	cmp	r3, #0
 8006106:	d01a      	beq.n	800613e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006122:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006126:	d10a      	bne.n	800613e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	605a      	str	r2, [r3, #4]
  }
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af02      	add	r7, sp, #8
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800617c:	f7fb fd62 	bl	8001c44 <HAL_GetTick>
 8006180:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0308 	and.w	r3, r3, #8
 800618c:	2b08      	cmp	r3, #8
 800618e:	d10e      	bne.n	80061ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006190:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f82d 	bl	80061fe <UART_WaitOnFlagUntilTimeout>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e023      	b.n	80061f6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0304 	and.w	r3, r3, #4
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d10e      	bne.n	80061da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f817 	bl	80061fe <UART_WaitOnFlagUntilTimeout>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e00d      	b.n	80061f6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2220      	movs	r2, #32
 80061e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b09c      	sub	sp, #112	; 0x70
 8006202:	af00      	add	r7, sp, #0
 8006204:	60f8      	str	r0, [r7, #12]
 8006206:	60b9      	str	r1, [r7, #8]
 8006208:	603b      	str	r3, [r7, #0]
 800620a:	4613      	mov	r3, r2
 800620c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800620e:	e0a5      	b.n	800635c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006210:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006216:	f000 80a1 	beq.w	800635c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800621a:	f7fb fd13 	bl	8001c44 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006226:	429a      	cmp	r2, r3
 8006228:	d302      	bcc.n	8006230 <UART_WaitOnFlagUntilTimeout+0x32>
 800622a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800622c:	2b00      	cmp	r3, #0
 800622e:	d13e      	bne.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800623e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006240:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006244:	667b      	str	r3, [r7, #100]	; 0x64
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	461a      	mov	r2, r3
 800624c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800624e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006250:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006254:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800625c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e6      	bne.n	8006230 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3308      	adds	r3, #8
 8006268:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800626c:	e853 3f00 	ldrex	r3, [r3]
 8006270:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006274:	f023 0301 	bic.w	r3, r3, #1
 8006278:	663b      	str	r3, [r7, #96]	; 0x60
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3308      	adds	r3, #8
 8006280:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006282:	64ba      	str	r2, [r7, #72]	; 0x48
 8006284:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006286:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006288:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800628a:	e841 2300 	strex	r3, r2, [r1]
 800628e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1e5      	bne.n	8006262 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2220      	movs	r2, #32
 80062a0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e067      	b.n	800637e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0304 	and.w	r3, r3, #4
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d04f      	beq.n	800635c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062ca:	d147      	bne.n	800635c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062d4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062de:	e853 3f00 	ldrex	r3, [r3]
 80062e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062f4:	637b      	str	r3, [r7, #52]	; 0x34
 80062f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062fc:	e841 2300 	strex	r3, r2, [r1]
 8006300:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e6      	bne.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3308      	adds	r3, #8
 800630e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	613b      	str	r3, [r7, #16]
   return(result);
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f023 0301 	bic.w	r3, r3, #1
 800631e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3308      	adds	r3, #8
 8006326:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006328:	623a      	str	r2, [r7, #32]
 800632a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	69f9      	ldr	r1, [r7, #28]
 800632e:	6a3a      	ldr	r2, [r7, #32]
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	61bb      	str	r3, [r7, #24]
   return(result);
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e5      	bne.n	8006308 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2220      	movs	r2, #32
 800634c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e010      	b.n	800637e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	69da      	ldr	r2, [r3, #28]
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	4013      	ands	r3, r2
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	429a      	cmp	r2, r3
 800636a:	bf0c      	ite	eq
 800636c:	2301      	moveq	r3, #1
 800636e:	2300      	movne	r3, #0
 8006370:	b2db      	uxtb	r3, r3
 8006372:	461a      	mov	r2, r3
 8006374:	79fb      	ldrb	r3, [r7, #7]
 8006376:	429a      	cmp	r2, r3
 8006378:	f43f af4a 	beq.w	8006210 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3770      	adds	r7, #112	; 0x70
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
	...

08006388 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006388:	b480      	push	{r7}
 800638a:	b097      	sub	sp, #92	; 0x5c
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	4613      	mov	r3, r2
 8006394:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	88fa      	ldrh	r2, [r7, #6]
 80063a0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	88fa      	ldrh	r2, [r7, #6]
 80063a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ba:	d10e      	bne.n	80063da <UART_Start_Receive_IT+0x52>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	691b      	ldr	r3, [r3, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d105      	bne.n	80063d0 <UART_Start_Receive_IT+0x48>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80063ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063ce:	e02d      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	22ff      	movs	r2, #255	; 0xff
 80063d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063d8:	e028      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10d      	bne.n	80063fe <UART_Start_Receive_IT+0x76>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d104      	bne.n	80063f4 <UART_Start_Receive_IT+0x6c>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	22ff      	movs	r2, #255	; 0xff
 80063ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063f2:	e01b      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	227f      	movs	r2, #127	; 0x7f
 80063f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063fc:	e016      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006406:	d10d      	bne.n	8006424 <UART_Start_Receive_IT+0x9c>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d104      	bne.n	800641a <UART_Start_Receive_IT+0x92>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	227f      	movs	r2, #127	; 0x7f
 8006414:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006418:	e008      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	223f      	movs	r2, #63	; 0x3f
 800641e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006422:	e003      	b.n	800642c <UART_Start_Receive_IT+0xa4>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2222      	movs	r2, #34	; 0x22
 8006438:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3308      	adds	r3, #8
 8006440:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006444:	e853 3f00 	ldrex	r3, [r3]
 8006448:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	f043 0301 	orr.w	r3, r3, #1
 8006450:	657b      	str	r3, [r7, #84]	; 0x54
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	3308      	adds	r3, #8
 8006458:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800645a:	64ba      	str	r2, [r7, #72]	; 0x48
 800645c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006460:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006462:	e841 2300 	strex	r3, r2, [r1]
 8006466:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1e5      	bne.n	800643a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006476:	d107      	bne.n	8006488 <UART_Start_Receive_IT+0x100>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d103      	bne.n	8006488 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4a24      	ldr	r2, [pc, #144]	; (8006514 <UART_Start_Receive_IT+0x18c>)
 8006484:	665a      	str	r2, [r3, #100]	; 0x64
 8006486:	e002      	b.n	800648e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4a23      	ldr	r2, [pc, #140]	; (8006518 <UART_Start_Receive_IT+0x190>)
 800648c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d019      	beq.n	80064d2 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	e853 3f00 	ldrex	r3, [r3]
 80064aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80064b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	461a      	mov	r2, r3
 80064ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064bc:	637b      	str	r3, [r7, #52]	; 0x34
 80064be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064c4:	e841 2300 	strex	r3, r2, [r1]
 80064c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80064ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1e6      	bne.n	800649e <UART_Start_Receive_IT+0x116>
 80064d0:	e018      	b.n	8006504 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	e853 3f00 	ldrex	r3, [r3]
 80064de:	613b      	str	r3, [r7, #16]
   return(result);
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	f043 0320 	orr.w	r3, r3, #32
 80064e6:	653b      	str	r3, [r7, #80]	; 0x50
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	461a      	mov	r2, r3
 80064ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064f0:	623b      	str	r3, [r7, #32]
 80064f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f4:	69f9      	ldr	r1, [r7, #28]
 80064f6:	6a3a      	ldr	r2, [r7, #32]
 80064f8:	e841 2300 	strex	r3, r2, [r1]
 80064fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1e6      	bne.n	80064d2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	375c      	adds	r7, #92	; 0x5c
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	080067c3 	.word	0x080067c3
 8006518:	08006663 	.word	0x08006663

0800651c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800651c:	b480      	push	{r7}
 800651e:	b095      	sub	sp, #84	; 0x54
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800652c:	e853 3f00 	ldrex	r3, [r3]
 8006530:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006534:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006538:	64fb      	str	r3, [r7, #76]	; 0x4c
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006542:	643b      	str	r3, [r7, #64]	; 0x40
 8006544:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006546:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006548:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800654a:	e841 2300 	strex	r3, r2, [r1]
 800654e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1e6      	bne.n	8006524 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3308      	adds	r3, #8
 800655c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	e853 3f00 	ldrex	r3, [r3]
 8006564:	61fb      	str	r3, [r7, #28]
   return(result);
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	f023 0301 	bic.w	r3, r3, #1
 800656c:	64bb      	str	r3, [r7, #72]	; 0x48
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	3308      	adds	r3, #8
 8006574:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006576:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006578:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800657c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800657e:	e841 2300 	strex	r3, r2, [r1]
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1e5      	bne.n	8006556 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800658e:	2b01      	cmp	r3, #1
 8006590:	d118      	bne.n	80065c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	60bb      	str	r3, [r7, #8]
   return(result);
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f023 0310 	bic.w	r3, r3, #16
 80065a6:	647b      	str	r3, [r7, #68]	; 0x44
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065b0:	61bb      	str	r3, [r7, #24]
 80065b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6979      	ldr	r1, [r7, #20]
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	613b      	str	r3, [r7, #16]
   return(result);
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e6      	bne.n	8006592 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2220      	movs	r2, #32
 80065c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80065d6:	bf00      	nop
 80065d8:	3754      	adds	r7, #84	; 0x54
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b084      	sub	sp, #16
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f7ff fa43 	bl	8005a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006606:	bf00      	nop
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b088      	sub	sp, #32
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	e853 3f00 	ldrex	r3, [r3]
 8006622:	60bb      	str	r3, [r7, #8]
   return(result);
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800662a:	61fb      	str	r3, [r7, #28]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	61bb      	str	r3, [r7, #24]
 8006636:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006638:	6979      	ldr	r1, [r7, #20]
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	e841 2300 	strex	r3, r2, [r1]
 8006640:	613b      	str	r3, [r7, #16]
   return(result);
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1e6      	bne.n	8006616 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f7ff fa0f 	bl	8005a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800665a:	bf00      	nop
 800665c:	3720      	adds	r7, #32
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b096      	sub	sp, #88	; 0x58
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006670:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006678:	2b22      	cmp	r3, #34	; 0x22
 800667a:	f040 8094 	bne.w	80067a6 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006684:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006688:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800668c:	b2d9      	uxtb	r1, r3
 800668e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006692:	b2da      	uxtb	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006698:	400a      	ands	r2, r1
 800669a:	b2d2      	uxtb	r2, r2
 800669c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d179      	bne.n	80067ba <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ce:	e853 3f00 	ldrex	r3, [r3]
 80066d2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066da:	653b      	str	r3, [r7, #80]	; 0x50
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	461a      	mov	r2, r3
 80066e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066e4:	647b      	str	r3, [r7, #68]	; 0x44
 80066e6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066ec:	e841 2300 	strex	r3, r2, [r1]
 80066f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1e6      	bne.n	80066c6 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3308      	adds	r3, #8
 80066fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	623b      	str	r3, [r7, #32]
   return(result);
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	f023 0301 	bic.w	r3, r3, #1
 800670e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	3308      	adds	r3, #8
 8006716:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006718:	633a      	str	r2, [r7, #48]	; 0x30
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800671e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e5      	bne.n	80066f8 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800673c:	2b01      	cmp	r3, #1
 800673e:	d12e      	bne.n	800679e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	60fb      	str	r3, [r7, #12]
   return(result);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0310 	bic.w	r3, r3, #16
 800675a:	64bb      	str	r3, [r7, #72]	; 0x48
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	461a      	mov	r2, r3
 8006762:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006764:	61fb      	str	r3, [r7, #28]
 8006766:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	69b9      	ldr	r1, [r7, #24]
 800676a:	69fa      	ldr	r2, [r7, #28]
 800676c:	e841 2300 	strex	r3, r2, [r1]
 8006770:	617b      	str	r3, [r7, #20]
   return(result);
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1e6      	bne.n	8006746 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	69db      	ldr	r3, [r3, #28]
 800677e:	f003 0310 	and.w	r3, r3, #16
 8006782:	2b10      	cmp	r3, #16
 8006784:	d103      	bne.n	800678e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2210      	movs	r2, #16
 800678c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f7ff f982 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800679c:	e00d      	b.n	80067ba <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7fa fd3c 	bl	800121c <HAL_UART_RxCpltCallback>
}
 80067a4:	e009      	b.n	80067ba <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	8b1b      	ldrh	r3, [r3, #24]
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0208 	orr.w	r2, r2, #8
 80067b6:	b292      	uxth	r2, r2
 80067b8:	831a      	strh	r2, [r3, #24]
}
 80067ba:	bf00      	nop
 80067bc:	3758      	adds	r7, #88	; 0x58
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80067c2:	b580      	push	{r7, lr}
 80067c4:	b096      	sub	sp, #88	; 0x58
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80067d0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067d8:	2b22      	cmp	r3, #34	; 0x22
 80067da:	f040 8094 	bne.w	8006906 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80067e4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ec:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80067ee:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80067f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80067f6:	4013      	ands	r3, r2
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006802:	1c9a      	adds	r2, r3, #2
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800680e:	b29b      	uxth	r3, r3
 8006810:	3b01      	subs	r3, #1
 8006812:	b29a      	uxth	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006820:	b29b      	uxth	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d179      	bne.n	800691a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006836:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800683a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	461a      	mov	r2, r3
 8006842:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006844:	643b      	str	r3, [r7, #64]	; 0x40
 8006846:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800684a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800684c:	e841 2300 	strex	r3, r2, [r1]
 8006850:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1e6      	bne.n	8006826 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3308      	adds	r3, #8
 800685e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006860:	6a3b      	ldr	r3, [r7, #32]
 8006862:	e853 3f00 	ldrex	r3, [r3]
 8006866:	61fb      	str	r3, [r7, #28]
   return(result);
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f023 0301 	bic.w	r3, r3, #1
 800686e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3308      	adds	r3, #8
 8006876:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006878:	62fa      	str	r2, [r7, #44]	; 0x2c
 800687a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800687e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006880:	e841 2300 	strex	r3, r2, [r1]
 8006884:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1e5      	bne.n	8006858 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2220      	movs	r2, #32
 8006890:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800689c:	2b01      	cmp	r3, #1
 800689e:	d12e      	bne.n	80068fe <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	e853 3f00 	ldrex	r3, [r3]
 80068b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f023 0310 	bic.w	r3, r3, #16
 80068ba:	647b      	str	r3, [r7, #68]	; 0x44
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	461a      	mov	r2, r3
 80068c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068c4:	61bb      	str	r3, [r7, #24]
 80068c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c8:	6979      	ldr	r1, [r7, #20]
 80068ca:	69ba      	ldr	r2, [r7, #24]
 80068cc:	e841 2300 	strex	r3, r2, [r1]
 80068d0:	613b      	str	r3, [r7, #16]
   return(result);
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1e6      	bne.n	80068a6 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	f003 0310 	and.w	r3, r3, #16
 80068e2:	2b10      	cmp	r3, #16
 80068e4:	d103      	bne.n	80068ee <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2210      	movs	r2, #16
 80068ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80068f4:	4619      	mov	r1, r3
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f7ff f8d2 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068fc:	e00d      	b.n	800691a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fa fc8c 	bl	800121c <HAL_UART_RxCpltCallback>
}
 8006904:	e009      	b.n	800691a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	8b1b      	ldrh	r3, [r3, #24]
 800690c:	b29a      	uxth	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0208 	orr.w	r2, r2, #8
 8006916:	b292      	uxth	r2, r2
 8006918:	831a      	strh	r2, [r3, #24]
}
 800691a:	bf00      	nop
 800691c:	3758      	adds	r7, #88	; 0x58
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800692a:	bf00      	nop
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
	...

08006938 <_initVoltsArray>:

/*
 * Private functions
 */

static void _initVoltsArray(void){
 8006938:	b480      	push	{r7}
 800693a:	af00      	add	r7, sp, #0
    _vs[0] = 3.200; 
 800693c:	49b4      	ldr	r1, [pc, #720]	; (8006c10 <_initVoltsArray+0x2d8>)
 800693e:	a36e      	add	r3, pc, #440	; (adr r3, 8006af8 <_initVoltsArray+0x1c0>)
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	e9c1 2300 	strd	r2, r3, [r1]
    _vs[1] = 3.250; _vs[2] = 3.300; _vs[3] = 3.350; _vs[4] = 3.400; _vs[5] = 3.450;
 8006948:	49b1      	ldr	r1, [pc, #708]	; (8006c10 <_initVoltsArray+0x2d8>)
 800694a:	f04f 0200 	mov.w	r2, #0
 800694e:	4bb1      	ldr	r3, [pc, #708]	; (8006c14 <_initVoltsArray+0x2dc>)
 8006950:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8006954:	49ae      	ldr	r1, [pc, #696]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006956:	a36a      	add	r3, pc, #424	; (adr r3, 8006b00 <_initVoltsArray+0x1c8>)
 8006958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8006960:	49ab      	ldr	r1, [pc, #684]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006962:	a369      	add	r3, pc, #420	; (adr r3, 8006b08 <_initVoltsArray+0x1d0>)
 8006964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006968:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800696c:	49a8      	ldr	r1, [pc, #672]	; (8006c10 <_initVoltsArray+0x2d8>)
 800696e:	a368      	add	r3, pc, #416	; (adr r3, 8006b10 <_initVoltsArray+0x1d8>)
 8006970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006974:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8006978:	49a5      	ldr	r1, [pc, #660]	; (8006c10 <_initVoltsArray+0x2d8>)
 800697a:	a367      	add	r3, pc, #412	; (adr r3, 8006b18 <_initVoltsArray+0x1e0>)
 800697c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006980:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    _vs[6] = 3.500; _vs[7] = 3.550; _vs[8] = 3.600; _vs[9] = 3.650; _vs[10] = 3.700;
 8006984:	49a2      	ldr	r1, [pc, #648]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006986:	f04f 0200 	mov.w	r2, #0
 800698a:	4ba3      	ldr	r3, [pc, #652]	; (8006c18 <_initVoltsArray+0x2e0>)
 800698c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8006990:	499f      	ldr	r1, [pc, #636]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006992:	a363      	add	r3, pc, #396	; (adr r3, 8006b20 <_initVoltsArray+0x1e8>)
 8006994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006998:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800699c:	499c      	ldr	r1, [pc, #624]	; (8006c10 <_initVoltsArray+0x2d8>)
 800699e:	a362      	add	r3, pc, #392	; (adr r3, 8006b28 <_initVoltsArray+0x1f0>)
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 80069a8:	4999      	ldr	r1, [pc, #612]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069aa:	a361      	add	r3, pc, #388	; (adr r3, 8006b30 <_initVoltsArray+0x1f8>)
 80069ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b0:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 80069b4:	4996      	ldr	r1, [pc, #600]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069b6:	a360      	add	r3, pc, #384	; (adr r3, 8006b38 <_initVoltsArray+0x200>)
 80069b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069bc:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    _vs[11] = 3.703; _vs[12] = 3.706; _vs[13] = 3.710; _vs[14] = 3.713; _vs[15] = 3.716;
 80069c0:	4993      	ldr	r1, [pc, #588]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069c2:	a35f      	add	r3, pc, #380	; (adr r3, 8006b40 <_initVoltsArray+0x208>)
 80069c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c8:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 80069cc:	4990      	ldr	r1, [pc, #576]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069ce:	a35e      	add	r3, pc, #376	; (adr r3, 8006b48 <_initVoltsArray+0x210>)
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80069d8:	498d      	ldr	r1, [pc, #564]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069da:	a35d      	add	r3, pc, #372	; (adr r3, 8006b50 <_initVoltsArray+0x218>)
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80069e4:	498a      	ldr	r1, [pc, #552]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069e6:	a35c      	add	r3, pc, #368	; (adr r3, 8006b58 <_initVoltsArray+0x220>)
 80069e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ec:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 80069f0:	4987      	ldr	r1, [pc, #540]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069f2:	a35b      	add	r3, pc, #364	; (adr r3, 8006b60 <_initVoltsArray+0x228>)
 80069f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
    _vs[16] = 3.719; _vs[17] = 3.723; _vs[18] = 3.726; _vs[19] = 3.729; _vs[20] = 3.732;
 80069fc:	4984      	ldr	r1, [pc, #528]	; (8006c10 <_initVoltsArray+0x2d8>)
 80069fe:	a35a      	add	r3, pc, #360	; (adr r3, 8006b68 <_initVoltsArray+0x230>)
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 8006a08:	4981      	ldr	r1, [pc, #516]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a0a:	a359      	add	r3, pc, #356	; (adr r3, 8006b70 <_initVoltsArray+0x238>)
 8006a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a10:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
 8006a14:	497e      	ldr	r1, [pc, #504]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a16:	a358      	add	r3, pc, #352	; (adr r3, 8006b78 <_initVoltsArray+0x240>)
 8006a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1c:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8006a20:	497b      	ldr	r1, [pc, #492]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a22:	a357      	add	r3, pc, #348	; (adr r3, 8006b80 <_initVoltsArray+0x248>)
 8006a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a28:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
 8006a2c:	4978      	ldr	r1, [pc, #480]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a2e:	a356      	add	r3, pc, #344	; (adr r3, 8006b88 <_initVoltsArray+0x250>)
 8006a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a34:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    _vs[21] = 3.735; _vs[22] = 3.739; _vs[23] = 3.742; _vs[24] = 3.745; _vs[25] = 3.748;
 8006a38:	4975      	ldr	r1, [pc, #468]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a3a:	a355      	add	r3, pc, #340	; (adr r3, 8006b90 <_initVoltsArray+0x258>)
 8006a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a40:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
 8006a44:	4972      	ldr	r1, [pc, #456]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a46:	a354      	add	r3, pc, #336	; (adr r3, 8006b98 <_initVoltsArray+0x260>)
 8006a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4c:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
 8006a50:	496f      	ldr	r1, [pc, #444]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a52:	a353      	add	r3, pc, #332	; (adr r3, 8006ba0 <_initVoltsArray+0x268>)
 8006a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a58:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
 8006a5c:	496c      	ldr	r1, [pc, #432]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a5e:	a352      	add	r3, pc, #328	; (adr r3, 8006ba8 <_initVoltsArray+0x270>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
 8006a68:	4969      	ldr	r1, [pc, #420]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a6a:	a351      	add	r3, pc, #324	; (adr r3, 8006bb0 <_initVoltsArray+0x278>)
 8006a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a70:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
    _vs[26] = 3.752; _vs[27] = 3.755; _vs[28] = 3.758; _vs[29] = 3.761; _vs[30] = 3.765;
 8006a74:	4966      	ldr	r1, [pc, #408]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a76:	a350      	add	r3, pc, #320	; (adr r3, 8006bb8 <_initVoltsArray+0x280>)
 8006a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7c:	e9c1 2334 	strd	r2, r3, [r1, #208]	; 0xd0
 8006a80:	4963      	ldr	r1, [pc, #396]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a82:	a34f      	add	r3, pc, #316	; (adr r3, 8006bc0 <_initVoltsArray+0x288>)
 8006a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a88:	e9c1 2336 	strd	r2, r3, [r1, #216]	; 0xd8
 8006a8c:	4960      	ldr	r1, [pc, #384]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a8e:	a34e      	add	r3, pc, #312	; (adr r3, 8006bc8 <_initVoltsArray+0x290>)
 8006a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a94:	e9c1 2338 	strd	r2, r3, [r1, #224]	; 0xe0
 8006a98:	495d      	ldr	r1, [pc, #372]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006a9a:	a34d      	add	r3, pc, #308	; (adr r3, 8006bd0 <_initVoltsArray+0x298>)
 8006a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa0:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
 8006aa4:	495a      	ldr	r1, [pc, #360]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006aa6:	a34c      	add	r3, pc, #304	; (adr r3, 8006bd8 <_initVoltsArray+0x2a0>)
 8006aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aac:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0
    _vs[31] = 3.768; _vs[32] = 3.771; _vs[33] = 3.774; _vs[34] = 3.777; _vs[35] = 3.781;
 8006ab0:	4957      	ldr	r1, [pc, #348]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006ab2:	a34b      	add	r3, pc, #300	; (adr r3, 8006be0 <_initVoltsArray+0x2a8>)
 8006ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab8:	e9c1 233e 	strd	r2, r3, [r1, #248]	; 0xf8
 8006abc:	4954      	ldr	r1, [pc, #336]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006abe:	a34a      	add	r3, pc, #296	; (adr r3, 8006be8 <_initVoltsArray+0x2b0>)
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
 8006ac8:	4951      	ldr	r1, [pc, #324]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006aca:	a349      	add	r3, pc, #292	; (adr r3, 8006bf0 <_initVoltsArray+0x2b8>)
 8006acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad0:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108
 8006ad4:	494e      	ldr	r1, [pc, #312]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006ad6:	a348      	add	r3, pc, #288	; (adr r3, 8006bf8 <_initVoltsArray+0x2c0>)
 8006ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006adc:	e9c1 2344 	strd	r2, r3, [r1, #272]	; 0x110
 8006ae0:	494b      	ldr	r1, [pc, #300]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006ae2:	a347      	add	r3, pc, #284	; (adr r3, 8006c00 <_initVoltsArray+0x2c8>)
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118
    _vs[36] = 3.784; _vs[37] = 3.787; _vs[38] = 3.790; _vs[39] = 3.794; _vs[40] = 3.797;
 8006aec:	4948      	ldr	r1, [pc, #288]	; (8006c10 <_initVoltsArray+0x2d8>)
 8006aee:	a346      	add	r3, pc, #280	; (adr r3, 8006c08 <_initVoltsArray+0x2d0>)
 8006af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af4:	e092      	b.n	8006c1c <_initVoltsArray+0x2e4>
 8006af6:	bf00      	nop
 8006af8:	9999999a 	.word	0x9999999a
 8006afc:	40099999 	.word	0x40099999
 8006b00:	66666666 	.word	0x66666666
 8006b04:	400a6666 	.word	0x400a6666
 8006b08:	cccccccd 	.word	0xcccccccd
 8006b0c:	400acccc 	.word	0x400acccc
 8006b10:	33333333 	.word	0x33333333
 8006b14:	400b3333 	.word	0x400b3333
 8006b18:	9999999a 	.word	0x9999999a
 8006b1c:	400b9999 	.word	0x400b9999
 8006b20:	66666666 	.word	0x66666666
 8006b24:	400c6666 	.word	0x400c6666
 8006b28:	cccccccd 	.word	0xcccccccd
 8006b2c:	400ccccc 	.word	0x400ccccc
 8006b30:	33333333 	.word	0x33333333
 8006b34:	400d3333 	.word	0x400d3333
 8006b38:	9999999a 	.word	0x9999999a
 8006b3c:	400d9999 	.word	0x400d9999
 8006b40:	76c8b439 	.word	0x76c8b439
 8006b44:	400d9fbe 	.word	0x400d9fbe
 8006b48:	53f7ced9 	.word	0x53f7ced9
 8006b4c:	400da5e3 	.word	0x400da5e3
 8006b50:	7ae147ae 	.word	0x7ae147ae
 8006b54:	400dae14 	.word	0x400dae14
 8006b58:	5810624e 	.word	0x5810624e
 8006b5c:	400db439 	.word	0x400db439
 8006b60:	353f7cee 	.word	0x353f7cee
 8006b64:	400dba5e 	.word	0x400dba5e
 8006b68:	126e978d 	.word	0x126e978d
 8006b6c:	400dc083 	.word	0x400dc083
 8006b70:	39581062 	.word	0x39581062
 8006b74:	400dc8b4 	.word	0x400dc8b4
 8006b78:	16872b02 	.word	0x16872b02
 8006b7c:	400dced9 	.word	0x400dced9
 8006b80:	f3b645a2 	.word	0xf3b645a2
 8006b84:	400dd4fd 	.word	0x400dd4fd
 8006b88:	d0e56042 	.word	0xd0e56042
 8006b8c:	400ddb22 	.word	0x400ddb22
 8006b90:	ae147ae1 	.word	0xae147ae1
 8006b94:	400de147 	.word	0x400de147
 8006b98:	d4fdf3b6 	.word	0xd4fdf3b6
 8006b9c:	400de978 	.word	0x400de978
 8006ba0:	b22d0e56 	.word	0xb22d0e56
 8006ba4:	400def9d 	.word	0x400def9d
 8006ba8:	8f5c28f6 	.word	0x8f5c28f6
 8006bac:	400df5c2 	.word	0x400df5c2
 8006bb0:	6c8b4396 	.word	0x6c8b4396
 8006bb4:	400dfbe7 	.word	0x400dfbe7
 8006bb8:	9374bc6a 	.word	0x9374bc6a
 8006bbc:	400e0418 	.word	0x400e0418
 8006bc0:	70a3d70a 	.word	0x70a3d70a
 8006bc4:	400e0a3d 	.word	0x400e0a3d
 8006bc8:	4dd2f1aa 	.word	0x4dd2f1aa
 8006bcc:	400e1062 	.word	0x400e1062
 8006bd0:	2b020c4a 	.word	0x2b020c4a
 8006bd4:	400e1687 	.word	0x400e1687
 8006bd8:	51eb851f 	.word	0x51eb851f
 8006bdc:	400e1eb8 	.word	0x400e1eb8
 8006be0:	2f1a9fbe 	.word	0x2f1a9fbe
 8006be4:	400e24dd 	.word	0x400e24dd
 8006be8:	0c49ba5e 	.word	0x0c49ba5e
 8006bec:	400e2b02 	.word	0x400e2b02
 8006bf0:	e978d4fe 	.word	0xe978d4fe
 8006bf4:	400e3126 	.word	0x400e3126
 8006bf8:	c6a7ef9e 	.word	0xc6a7ef9e
 8006bfc:	400e374b 	.word	0x400e374b
 8006c00:	ed916873 	.word	0xed916873
 8006c04:	400e3f7c 	.word	0x400e3f7c
 8006c08:	cac08312 	.word	0xcac08312
 8006c0c:	400e45a1 	.word	0x400e45a1
 8006c10:	20000430 	.word	0x20000430
 8006c14:	400a0000 	.word	0x400a0000
 8006c18:	400c0000 	.word	0x400c0000
 8006c1c:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 8006c20:	49b5      	ldr	r1, [pc, #724]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c22:	a36d      	add	r3, pc, #436	; (adr r3, 8006dd8 <_initVoltsArray+0x4a0>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	e9c1 234a 	strd	r2, r3, [r1, #296]	; 0x128
 8006c2c:	49b2      	ldr	r1, [pc, #712]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c2e:	a36c      	add	r3, pc, #432	; (adr r3, 8006de0 <_initVoltsArray+0x4a8>)
 8006c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c34:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
 8006c38:	49af      	ldr	r1, [pc, #700]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c3a:	a36b      	add	r3, pc, #428	; (adr r3, 8006de8 <_initVoltsArray+0x4b0>)
 8006c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c40:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
 8006c44:	49ac      	ldr	r1, [pc, #688]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c46:	a36a      	add	r3, pc, #424	; (adr r3, 8006df0 <_initVoltsArray+0x4b8>)
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
    _vs[41] = 3.800; _vs[42] = 3.805; _vs[43] = 3.811; _vs[44] = 3.816; _vs[45] = 3.821;
 8006c50:	49a9      	ldr	r1, [pc, #676]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c52:	a369      	add	r3, pc, #420	; (adr r3, 8006df8 <_initVoltsArray+0x4c0>)
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
 8006c5c:	49a6      	ldr	r1, [pc, #664]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c5e:	a368      	add	r3, pc, #416	; (adr r3, 8006e00 <_initVoltsArray+0x4c8>)
 8006c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c64:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
 8006c68:	49a3      	ldr	r1, [pc, #652]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c6a:	a367      	add	r3, pc, #412	; (adr r3, 8006e08 <_initVoltsArray+0x4d0>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	e9c1 2356 	strd	r2, r3, [r1, #344]	; 0x158
 8006c74:	49a0      	ldr	r1, [pc, #640]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c76:	a366      	add	r3, pc, #408	; (adr r3, 8006e10 <_initVoltsArray+0x4d8>)
 8006c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7c:	e9c1 2358 	strd	r2, r3, [r1, #352]	; 0x160
 8006c80:	499d      	ldr	r1, [pc, #628]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c82:	a365      	add	r3, pc, #404	; (adr r3, 8006e18 <_initVoltsArray+0x4e0>)
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	e9c1 235a 	strd	r2, r3, [r1, #360]	; 0x168
    _vs[46] = 3.826; _vs[47] = 3.832; _vs[48] = 3.837; _vs[49] = 3.842; _vs[50] = 3.847;
 8006c8c:	499a      	ldr	r1, [pc, #616]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c8e:	a364      	add	r3, pc, #400	; (adr r3, 8006e20 <_initVoltsArray+0x4e8>)
 8006c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c94:	e9c1 235c 	strd	r2, r3, [r1, #368]	; 0x170
 8006c98:	4997      	ldr	r1, [pc, #604]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006c9a:	a363      	add	r3, pc, #396	; (adr r3, 8006e28 <_initVoltsArray+0x4f0>)
 8006c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca0:	e9c1 235e 	strd	r2, r3, [r1, #376]	; 0x178
 8006ca4:	4994      	ldr	r1, [pc, #592]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006ca6:	a362      	add	r3, pc, #392	; (adr r3, 8006e30 <_initVoltsArray+0x4f8>)
 8006ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cac:	e9c1 2360 	strd	r2, r3, [r1, #384]	; 0x180
 8006cb0:	4991      	ldr	r1, [pc, #580]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cb2:	a361      	add	r3, pc, #388	; (adr r3, 8006e38 <_initVoltsArray+0x500>)
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	e9c1 2362 	strd	r2, r3, [r1, #392]	; 0x188
 8006cbc:	498e      	ldr	r1, [pc, #568]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cbe:	a360      	add	r3, pc, #384	; (adr r3, 8006e40 <_initVoltsArray+0x508>)
 8006cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc4:	e9c1 2364 	strd	r2, r3, [r1, #400]	; 0x190
    _vs[51] = 3.853; _vs[52] = 3.858; _vs[53] = 3.863; _vs[54] = 3.868; _vs[55] = 3.874;
 8006cc8:	498b      	ldr	r1, [pc, #556]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cca:	a35f      	add	r3, pc, #380	; (adr r3, 8006e48 <_initVoltsArray+0x510>)
 8006ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd0:	e9c1 2366 	strd	r2, r3, [r1, #408]	; 0x198
 8006cd4:	4988      	ldr	r1, [pc, #544]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cd6:	a35e      	add	r3, pc, #376	; (adr r3, 8006e50 <_initVoltsArray+0x518>)
 8006cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cdc:	e9c1 2368 	strd	r2, r3, [r1, #416]	; 0x1a0
 8006ce0:	4985      	ldr	r1, [pc, #532]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006ce2:	a35d      	add	r3, pc, #372	; (adr r3, 8006e58 <_initVoltsArray+0x520>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
 8006cec:	4982      	ldr	r1, [pc, #520]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cee:	a35c      	add	r3, pc, #368	; (adr r3, 8006e60 <_initVoltsArray+0x528>)
 8006cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf4:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
 8006cf8:	497f      	ldr	r1, [pc, #508]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006cfa:	a35b      	add	r3, pc, #364	; (adr r3, 8006e68 <_initVoltsArray+0x530>)
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	e9c1 236e 	strd	r2, r3, [r1, #440]	; 0x1b8
    _vs[56] = 3.879; _vs[57] = 3.884; _vs[58] = 3.889; _vs[59] = 3.895; _vs[60] = 3.900;
 8006d04:	497c      	ldr	r1, [pc, #496]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d06:	a35a      	add	r3, pc, #360	; (adr r3, 8006e70 <_initVoltsArray+0x538>)
 8006d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0c:	e9c1 2370 	strd	r2, r3, [r1, #448]	; 0x1c0
 8006d10:	4979      	ldr	r1, [pc, #484]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d12:	a359      	add	r3, pc, #356	; (adr r3, 8006e78 <_initVoltsArray+0x540>)
 8006d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d18:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
 8006d1c:	4976      	ldr	r1, [pc, #472]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d1e:	a358      	add	r3, pc, #352	; (adr r3, 8006e80 <_initVoltsArray+0x548>)
 8006d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d24:	e9c1 2374 	strd	r2, r3, [r1, #464]	; 0x1d0
 8006d28:	4973      	ldr	r1, [pc, #460]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d2a:	a357      	add	r3, pc, #348	; (adr r3, 8006e88 <_initVoltsArray+0x550>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	e9c1 2376 	strd	r2, r3, [r1, #472]	; 0x1d8
 8006d34:	4970      	ldr	r1, [pc, #448]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d36:	a356      	add	r3, pc, #344	; (adr r3, 8006e90 <_initVoltsArray+0x558>)
 8006d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3c:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
    _vs[61] = 3.906; _vs[62] = 3.911; _vs[63] = 3.917; _vs[64] = 3.922; _vs[65] = 3.928;
 8006d40:	496d      	ldr	r1, [pc, #436]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d42:	a355      	add	r3, pc, #340	; (adr r3, 8006e98 <_initVoltsArray+0x560>)
 8006d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d48:	e9c1 237a 	strd	r2, r3, [r1, #488]	; 0x1e8
 8006d4c:	496a      	ldr	r1, [pc, #424]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d4e:	a354      	add	r3, pc, #336	; (adr r3, 8006ea0 <_initVoltsArray+0x568>)
 8006d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d54:	e9c1 237c 	strd	r2, r3, [r1, #496]	; 0x1f0
 8006d58:	4967      	ldr	r1, [pc, #412]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d5a:	a353      	add	r3, pc, #332	; (adr r3, 8006ea8 <_initVoltsArray+0x570>)
 8006d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d60:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8
 8006d64:	4964      	ldr	r1, [pc, #400]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d66:	a352      	add	r3, pc, #328	; (adr r3, 8006eb0 <_initVoltsArray+0x578>)
 8006d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6c:	e9c1 2380 	strd	r2, r3, [r1, #512]	; 0x200
 8006d70:	4961      	ldr	r1, [pc, #388]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d72:	a351      	add	r3, pc, #324	; (adr r3, 8006eb8 <_initVoltsArray+0x580>)
 8006d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d78:	e9c1 2382 	strd	r2, r3, [r1, #520]	; 0x208
    _vs[66] = 3.933; _vs[67] = 3.939; _vs[68] = 3.944; _vs[69] = 3.950; _vs[70] = 3.956;
 8006d7c:	495e      	ldr	r1, [pc, #376]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d7e:	a350      	add	r3, pc, #320	; (adr r3, 8006ec0 <_initVoltsArray+0x588>)
 8006d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d84:	e9c1 2384 	strd	r2, r3, [r1, #528]	; 0x210
 8006d88:	495b      	ldr	r1, [pc, #364]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d8a:	a34f      	add	r3, pc, #316	; (adr r3, 8006ec8 <_initVoltsArray+0x590>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	e9c1 2386 	strd	r2, r3, [r1, #536]	; 0x218
 8006d94:	4958      	ldr	r1, [pc, #352]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006d96:	a34e      	add	r3, pc, #312	; (adr r3, 8006ed0 <_initVoltsArray+0x598>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	e9c1 2388 	strd	r2, r3, [r1, #544]	; 0x220
 8006da0:	4955      	ldr	r1, [pc, #340]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006da2:	a34d      	add	r3, pc, #308	; (adr r3, 8006ed8 <_initVoltsArray+0x5a0>)
 8006da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da8:	e9c1 238a 	strd	r2, r3, [r1, #552]	; 0x228
 8006dac:	4952      	ldr	r1, [pc, #328]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006dae:	a34c      	add	r3, pc, #304	; (adr r3, 8006ee0 <_initVoltsArray+0x5a8>)
 8006db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db4:	e9c1 238c 	strd	r2, r3, [r1, #560]	; 0x230
    _vs[71] = 3.961; _vs[72] = 3.967; _vs[73] = 3.972; _vs[74] = 3.978; _vs[75] = 3.983;
 8006db8:	494f      	ldr	r1, [pc, #316]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006dba:	a34b      	add	r3, pc, #300	; (adr r3, 8006ee8 <_initVoltsArray+0x5b0>)
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	e9c1 238e 	strd	r2, r3, [r1, #568]	; 0x238
 8006dc4:	494c      	ldr	r1, [pc, #304]	; (8006ef8 <_initVoltsArray+0x5c0>)
 8006dc6:	a34a      	add	r3, pc, #296	; (adr r3, 8006ef0 <_initVoltsArray+0x5b8>)
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	e9c1 2390 	strd	r2, r3, [r1, #576]	; 0x240
 8006dd0:	e094      	b.n	8006efc <_initVoltsArray+0x5c4>
 8006dd2:	bf00      	nop
 8006dd4:	f3af 8000 	nop.w
 8006dd8:	a7ef9db2 	.word	0xa7ef9db2
 8006ddc:	400e4bc6 	.word	0x400e4bc6
 8006de0:	851eb852 	.word	0x851eb852
 8006de4:	400e51eb 	.word	0x400e51eb
 8006de8:	ac083127 	.word	0xac083127
 8006dec:	400e5a1c 	.word	0x400e5a1c
 8006df0:	89374bc7 	.word	0x89374bc7
 8006df4:	400e6041 	.word	0x400e6041
 8006df8:	66666666 	.word	0x66666666
 8006dfc:	400e6666 	.word	0x400e6666
 8006e00:	d70a3d71 	.word	0xd70a3d71
 8006e04:	400e70a3 	.word	0x400e70a3
 8006e08:	916872b0 	.word	0x916872b0
 8006e0c:	400e7ced 	.word	0x400e7ced
 8006e10:	020c49ba 	.word	0x020c49ba
 8006e14:	400e872b 	.word	0x400e872b
 8006e18:	72b020c5 	.word	0x72b020c5
 8006e1c:	400e9168 	.word	0x400e9168
 8006e20:	e353f7cf 	.word	0xe353f7cf
 8006e24:	400e9ba5 	.word	0x400e9ba5
 8006e28:	9db22d0e 	.word	0x9db22d0e
 8006e2c:	400ea7ef 	.word	0x400ea7ef
 8006e30:	0e560419 	.word	0x0e560419
 8006e34:	400eb22d 	.word	0x400eb22d
 8006e38:	7ef9db23 	.word	0x7ef9db23
 8006e3c:	400ebc6a 	.word	0x400ebc6a
 8006e40:	ef9db22d 	.word	0xef9db22d
 8006e44:	400ec6a7 	.word	0x400ec6a7
 8006e48:	a9fbe76d 	.word	0xa9fbe76d
 8006e4c:	400ed2f1 	.word	0x400ed2f1
 8006e50:	1a9fbe77 	.word	0x1a9fbe77
 8006e54:	400edd2f 	.word	0x400edd2f
 8006e58:	8b439581 	.word	0x8b439581
 8006e5c:	400ee76c 	.word	0x400ee76c
 8006e60:	fbe76c8b 	.word	0xfbe76c8b
 8006e64:	400ef1a9 	.word	0x400ef1a9
 8006e68:	b645a1cb 	.word	0xb645a1cb
 8006e6c:	400efdf3 	.word	0x400efdf3
 8006e70:	26e978d5 	.word	0x26e978d5
 8006e74:	400f0831 	.word	0x400f0831
 8006e78:	978d4fdf 	.word	0x978d4fdf
 8006e7c:	400f126e 	.word	0x400f126e
 8006e80:	083126e9 	.word	0x083126e9
 8006e84:	400f1cac 	.word	0x400f1cac
 8006e88:	c28f5c29 	.word	0xc28f5c29
 8006e8c:	400f28f5 	.word	0x400f28f5
 8006e90:	33333333 	.word	0x33333333
 8006e94:	400f3333 	.word	0x400f3333
 8006e98:	ed916873 	.word	0xed916873
 8006e9c:	400f3f7c 	.word	0x400f3f7c
 8006ea0:	5e353f7d 	.word	0x5e353f7d
 8006ea4:	400f49ba 	.word	0x400f49ba
 8006ea8:	189374bc 	.word	0x189374bc
 8006eac:	400f5604 	.word	0x400f5604
 8006eb0:	89374bc7 	.word	0x89374bc7
 8006eb4:	400f6041 	.word	0x400f6041
 8006eb8:	43958106 	.word	0x43958106
 8006ebc:	400f6c8b 	.word	0x400f6c8b
 8006ec0:	b4395810 	.word	0xb4395810
 8006ec4:	400f76c8 	.word	0x400f76c8
 8006ec8:	6e978d50 	.word	0x6e978d50
 8006ecc:	400f8312 	.word	0x400f8312
 8006ed0:	df3b645a 	.word	0xdf3b645a
 8006ed4:	400f8d4f 	.word	0x400f8d4f
 8006ed8:	9999999a 	.word	0x9999999a
 8006edc:	400f9999 	.word	0x400f9999
 8006ee0:	53f7ced9 	.word	0x53f7ced9
 8006ee4:	400fa5e3 	.word	0x400fa5e3
 8006ee8:	c49ba5e3 	.word	0xc49ba5e3
 8006eec:	400fb020 	.word	0x400fb020
 8006ef0:	7ef9db23 	.word	0x7ef9db23
 8006ef4:	400fbc6a 	.word	0x400fbc6a
 8006ef8:	20000430 	.word	0x20000430
 8006efc:	498c      	ldr	r1, [pc, #560]	; (8007130 <_initVoltsArray+0x7f8>)
 8006efe:	a356      	add	r3, pc, #344	; (adr r3, 8007058 <_initVoltsArray+0x720>)
 8006f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f04:	e9c1 2392 	strd	r2, r3, [r1, #584]	; 0x248
 8006f08:	4989      	ldr	r1, [pc, #548]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f0a:	a355      	add	r3, pc, #340	; (adr r3, 8007060 <_initVoltsArray+0x728>)
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	e9c1 2394 	strd	r2, r3, [r1, #592]	; 0x250
 8006f14:	4986      	ldr	r1, [pc, #536]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f16:	a354      	add	r3, pc, #336	; (adr r3, 8007068 <_initVoltsArray+0x730>)
 8006f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1c:	e9c1 2396 	strd	r2, r3, [r1, #600]	; 0x258
    _vs[76] = 3.989; _vs[77] = 3.994; _vs[78] = 4.000; _vs[79] = 4.008; _vs[80] = 4.015;
 8006f20:	4983      	ldr	r1, [pc, #524]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f22:	a353      	add	r3, pc, #332	; (adr r3, 8007070 <_initVoltsArray+0x738>)
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
 8006f2c:	4980      	ldr	r1, [pc, #512]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f2e:	a352      	add	r3, pc, #328	; (adr r3, 8007078 <_initVoltsArray+0x740>)
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	e9c1 239a 	strd	r2, r3, [r1, #616]	; 0x268
 8006f38:	497d      	ldr	r1, [pc, #500]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f3a:	f04f 0200 	mov.w	r2, #0
 8006f3e:	4b7d      	ldr	r3, [pc, #500]	; (8007134 <_initVoltsArray+0x7fc>)
 8006f40:	e9c1 239c 	strd	r2, r3, [r1, #624]	; 0x270
 8006f44:	497a      	ldr	r1, [pc, #488]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f46:	a34e      	add	r3, pc, #312	; (adr r3, 8007080 <_initVoltsArray+0x748>)
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
 8006f50:	4977      	ldr	r1, [pc, #476]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f52:	a34d      	add	r3, pc, #308	; (adr r3, 8007088 <_initVoltsArray+0x750>)
 8006f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f58:	e9c1 23a0 	strd	r2, r3, [r1, #640]	; 0x280
    _vs[81] = 4.023; _vs[82] = 4.031; _vs[83] = 4.038; _vs[84] = 4.046; _vs[85] = 4.054;
 8006f5c:	4974      	ldr	r1, [pc, #464]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f5e:	a34c      	add	r3, pc, #304	; (adr r3, 8007090 <_initVoltsArray+0x758>)
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	e9c1 23a2 	strd	r2, r3, [r1, #648]	; 0x288
 8006f68:	4971      	ldr	r1, [pc, #452]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f6a:	a34b      	add	r3, pc, #300	; (adr r3, 8007098 <_initVoltsArray+0x760>)
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	e9c1 23a4 	strd	r2, r3, [r1, #656]	; 0x290
 8006f74:	496e      	ldr	r1, [pc, #440]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f76:	a34a      	add	r3, pc, #296	; (adr r3, 80070a0 <_initVoltsArray+0x768>)
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	e9c1 23a6 	strd	r2, r3, [r1, #664]	; 0x298
 8006f80:	496b      	ldr	r1, [pc, #428]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f82:	a349      	add	r3, pc, #292	; (adr r3, 80070a8 <_initVoltsArray+0x770>)
 8006f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f88:	e9c1 23a8 	strd	r2, r3, [r1, #672]	; 0x2a0
 8006f8c:	4968      	ldr	r1, [pc, #416]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f8e:	a348      	add	r3, pc, #288	; (adr r3, 80070b0 <_initVoltsArray+0x778>)
 8006f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f94:	e9c1 23aa 	strd	r2, r3, [r1, #680]	; 0x2a8
    _vs[86] = 4.062; _vs[87] = 4.069; _vs[88] = 4.077; _vs[89] = 4.085; _vs[90] = 4.092;
 8006f98:	4965      	ldr	r1, [pc, #404]	; (8007130 <_initVoltsArray+0x7f8>)
 8006f9a:	a347      	add	r3, pc, #284	; (adr r3, 80070b8 <_initVoltsArray+0x780>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	e9c1 23ac 	strd	r2, r3, [r1, #688]	; 0x2b0
 8006fa4:	4962      	ldr	r1, [pc, #392]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fa6:	a346      	add	r3, pc, #280	; (adr r3, 80070c0 <_initVoltsArray+0x788>)
 8006fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fac:	e9c1 23ae 	strd	r2, r3, [r1, #696]	; 0x2b8
 8006fb0:	495f      	ldr	r1, [pc, #380]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fb2:	a345      	add	r3, pc, #276	; (adr r3, 80070c8 <_initVoltsArray+0x790>)
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	e9c1 23b0 	strd	r2, r3, [r1, #704]	; 0x2c0
 8006fbc:	495c      	ldr	r1, [pc, #368]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fbe:	a344      	add	r3, pc, #272	; (adr r3, 80070d0 <_initVoltsArray+0x798>)
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	e9c1 23b2 	strd	r2, r3, [r1, #712]	; 0x2c8
 8006fc8:	4959      	ldr	r1, [pc, #356]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fca:	a343      	add	r3, pc, #268	; (adr r3, 80070d8 <_initVoltsArray+0x7a0>)
 8006fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd0:	e9c1 23b4 	strd	r2, r3, [r1, #720]	; 0x2d0
    _vs[91] = 4.100; _vs[92] = 4.111; _vs[93] = 4.122; _vs[94] = 4.133; _vs[95] = 4.144;
 8006fd4:	4956      	ldr	r1, [pc, #344]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fd6:	a342      	add	r3, pc, #264	; (adr r3, 80070e0 <_initVoltsArray+0x7a8>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	e9c1 23b6 	strd	r2, r3, [r1, #728]	; 0x2d8
 8006fe0:	4953      	ldr	r1, [pc, #332]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fe2:	a341      	add	r3, pc, #260	; (adr r3, 80070e8 <_initVoltsArray+0x7b0>)
 8006fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe8:	e9c1 23b8 	strd	r2, r3, [r1, #736]	; 0x2e0
 8006fec:	4950      	ldr	r1, [pc, #320]	; (8007130 <_initVoltsArray+0x7f8>)
 8006fee:	a340      	add	r3, pc, #256	; (adr r3, 80070f0 <_initVoltsArray+0x7b8>)
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	e9c1 23ba 	strd	r2, r3, [r1, #744]	; 0x2e8
 8006ff8:	494d      	ldr	r1, [pc, #308]	; (8007130 <_initVoltsArray+0x7f8>)
 8006ffa:	a33f      	add	r3, pc, #252	; (adr r3, 80070f8 <_initVoltsArray+0x7c0>)
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	e9c1 23bc 	strd	r2, r3, [r1, #752]	; 0x2f0
 8007004:	494a      	ldr	r1, [pc, #296]	; (8007130 <_initVoltsArray+0x7f8>)
 8007006:	a33e      	add	r3, pc, #248	; (adr r3, 8007100 <_initVoltsArray+0x7c8>)
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	e9c1 23be 	strd	r2, r3, [r1, #760]	; 0x2f8
    _vs[96] = 4.156; _vs[97] = 4.167; _vs[98] = 4.178; _vs[99] = 4.189; _vs[100] = 4.200;
 8007010:	4947      	ldr	r1, [pc, #284]	; (8007130 <_initVoltsArray+0x7f8>)
 8007012:	a33d      	add	r3, pc, #244	; (adr r3, 8007108 <_initVoltsArray+0x7d0>)
 8007014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007018:	e9c1 23c0 	strd	r2, r3, [r1, #768]	; 0x300
 800701c:	4944      	ldr	r1, [pc, #272]	; (8007130 <_initVoltsArray+0x7f8>)
 800701e:	a33c      	add	r3, pc, #240	; (adr r3, 8007110 <_initVoltsArray+0x7d8>)
 8007020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007024:	e9c1 23c2 	strd	r2, r3, [r1, #776]	; 0x308
 8007028:	4941      	ldr	r1, [pc, #260]	; (8007130 <_initVoltsArray+0x7f8>)
 800702a:	a33b      	add	r3, pc, #236	; (adr r3, 8007118 <_initVoltsArray+0x7e0>)
 800702c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007030:	e9c1 23c4 	strd	r2, r3, [r1, #784]	; 0x310
 8007034:	493e      	ldr	r1, [pc, #248]	; (8007130 <_initVoltsArray+0x7f8>)
 8007036:	a33a      	add	r3, pc, #232	; (adr r3, 8007120 <_initVoltsArray+0x7e8>)
 8007038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703c:	e9c1 23c6 	strd	r2, r3, [r1, #792]	; 0x318
 8007040:	493b      	ldr	r1, [pc, #236]	; (8007130 <_initVoltsArray+0x7f8>)
 8007042:	a339      	add	r3, pc, #228	; (adr r3, 8007128 <_initVoltsArray+0x7f0>)
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	e9c1 23c8 	strd	r2, r3, [r1, #800]	; 0x320
}
 800704c:	bf00      	nop
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	ef9db22d 	.word	0xef9db22d
 800705c:	400fc6a7 	.word	0x400fc6a7
 8007060:	a9fbe76d 	.word	0xa9fbe76d
 8007064:	400fd2f1 	.word	0x400fd2f1
 8007068:	1a9fbe77 	.word	0x1a9fbe77
 800706c:	400fdd2f 	.word	0x400fdd2f
 8007070:	d4fdf3b6 	.word	0xd4fdf3b6
 8007074:	400fe978 	.word	0x400fe978
 8007078:	45a1cac1 	.word	0x45a1cac1
 800707c:	400ff3b6 	.word	0x400ff3b6
 8007080:	26e978d5 	.word	0x26e978d5
 8007084:	40100831 	.word	0x40100831
 8007088:	28f5c28f 	.word	0x28f5c28f
 800708c:	40100f5c 	.word	0x40100f5c
 8007090:	4fdf3b64 	.word	0x4fdf3b64
 8007094:	4010178d 	.word	0x4010178d
 8007098:	76c8b439 	.word	0x76c8b439
 800709c:	40101fbe 	.word	0x40101fbe
 80070a0:	78d4fdf4 	.word	0x78d4fdf4
 80070a4:	401026e9 	.word	0x401026e9
 80070a8:	9fbe76c9 	.word	0x9fbe76c9
 80070ac:	40102f1a 	.word	0x40102f1a
 80070b0:	c6a7ef9e 	.word	0xc6a7ef9e
 80070b4:	4010374b 	.word	0x4010374b
 80070b8:	ed916873 	.word	0xed916873
 80070bc:	40103f7c 	.word	0x40103f7c
 80070c0:	ef9db22d 	.word	0xef9db22d
 80070c4:	401046a7 	.word	0x401046a7
 80070c8:	16872b02 	.word	0x16872b02
 80070cc:	40104ed9 	.word	0x40104ed9
 80070d0:	3d70a3d7 	.word	0x3d70a3d7
 80070d4:	4010570a 	.word	0x4010570a
 80070d8:	3f7ced91 	.word	0x3f7ced91
 80070dc:	40105e35 	.word	0x40105e35
 80070e0:	66666666 	.word	0x66666666
 80070e4:	40106666 	.word	0x40106666
 80070e8:	fbe76c8b 	.word	0xfbe76c8b
 80070ec:	401071a9 	.word	0x401071a9
 80070f0:	916872b0 	.word	0x916872b0
 80070f4:	40107ced 	.word	0x40107ced
 80070f8:	26e978d5 	.word	0x26e978d5
 80070fc:	40108831 	.word	0x40108831
 8007100:	bc6a7efa 	.word	0xbc6a7efa
 8007104:	40109374 	.word	0x40109374
 8007108:	76c8b439 	.word	0x76c8b439
 800710c:	40109fbe 	.word	0x40109fbe
 8007110:	0c49ba5e 	.word	0x0c49ba5e
 8007114:	4010ab02 	.word	0x4010ab02
 8007118:	a1cac083 	.word	0xa1cac083
 800711c:	4010b645 	.word	0x4010b645
 8007120:	374bc6a8 	.word	0x374bc6a8
 8007124:	4010c189 	.word	0x4010c189
 8007128:	cccccccd 	.word	0xcccccccd
 800712c:	4010cccc 	.word	0x4010cccc
 8007130:	20000430 	.word	0x20000430
 8007134:	40100000 	.word	0x40100000

08007138 <_analogRead>:

static uint32_t _analogRead(void) {
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0
    HAL_ADC_Start(_hadc);
 800713c:	4b0a      	ldr	r3, [pc, #40]	; (8007168 <_analogRead+0x30>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4618      	mov	r0, r3
 8007142:	f7fb f8eb 	bl	800231c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(_hadc, _timeout);
 8007146:	4b08      	ldr	r3, [pc, #32]	; (8007168 <_analogRead+0x30>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a08      	ldr	r2, [pc, #32]	; (800716c <_analogRead+0x34>)
 800714c:	6812      	ldr	r2, [r2, #0]
 800714e:	4611      	mov	r1, r2
 8007150:	4618      	mov	r0, r3
 8007152:	f7fb f99d 	bl	8002490 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(_hadc);
 8007156:	4b04      	ldr	r3, [pc, #16]	; (8007168 <_analogRead+0x30>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4618      	mov	r0, r3
 800715c:	f7fb fa70 	bl	8002640 <HAL_ADC_GetValue>
 8007160:	4603      	mov	r3, r0
}
 8007162:	4618      	mov	r0, r3
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	2000075c 	.word	0x2000075c
 800716c:	20000758 	.word	0x20000758

08007170 <_analogReadToVolts>:

static float _analogReadToVolts(uint32_t readValue) {
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  float volts = 2.0f * readValue * 3.3f / 4096.0f;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	ee07 3a90 	vmov	s15, r3
 800717e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007182:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007186:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80071b0 <_analogReadToVolts+0x40>
 800718a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800718e:	eddf 6a09 	vldr	s13, [pc, #36]	; 80071b4 <_analogReadToVolts+0x44>
 8007192:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007196:	edc7 7a03 	vstr	s15, [r7, #12]
  return volts;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	ee07 3a90 	vmov	s15, r3
}
 80071a0:	eeb0 0a67 	vmov.f32	s0, s15
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40533333 	.word	0x40533333
 80071b4:	45800000 	.word	0x45800000

080071b8 <_getChargeLevel>:

static int _getChargeLevel(float volts) {
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	ed87 0a01 	vstr	s0, [r7, #4]
  int idx = 50;
 80071c2:	2332      	movs	r3, #50	; 0x32
 80071c4:	617b      	str	r3, [r7, #20]
  int prev = 0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	613b      	str	r3, [r7, #16]
  int half = 0;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
  if (volts >= 4.2){
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7f9 f9ba 	bl	8000548 <__aeabi_f2d>
 80071d4:	a323      	add	r3, pc, #140	; (adr r3, 8007264 <_getChargeLevel+0xac>)
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f7f9 fc93 	bl	8000b04 <__aeabi_dcmpge>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <_getChargeLevel+0x30>
    return 100;
 80071e4:	2364      	movs	r3, #100	; 0x64
 80071e6:	e037      	b.n	8007258 <_getChargeLevel+0xa0>
  }
  if (volts <= 3.2){
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f7f9 f9ad 	bl	8000548 <__aeabi_f2d>
 80071ee:	a31f      	add	r3, pc, #124	; (adr r3, 800726c <_getChargeLevel+0xb4>)
 80071f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f4:	f7f9 fc7c 	bl	8000af0 <__aeabi_dcmple>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d100      	bne.n	8007200 <_getChargeLevel+0x48>
 80071fe:	e001      	b.n	8007204 <_getChargeLevel+0x4c>
    return 0;
 8007200:	2300      	movs	r3, #0
 8007202:	e029      	b.n	8007258 <_getChargeLevel+0xa0>
  }
  while(1){
    half = abs(idx - prev) / 2;
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	bfb8      	it	lt
 800720e:	425b      	neglt	r3, r3
 8007210:	0fda      	lsrs	r2, r3, #31
 8007212:	4413      	add	r3, r2
 8007214:	105b      	asrs	r3, r3, #1
 8007216:	60fb      	str	r3, [r7, #12]
    prev = idx;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	613b      	str	r3, [r7, #16]
    if(volts >= _vs[idx]){
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f7f9 f993 	bl	8000548 <__aeabi_f2d>
 8007222:	4a0f      	ldr	r2, [pc, #60]	; (8007260 <_getChargeLevel+0xa8>)
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	4413      	add	r3, r2
 800722a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722e:	f7f9 fc69 	bl	8000b04 <__aeabi_dcmpge>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d004      	beq.n	8007242 <_getChargeLevel+0x8a>
      idx = idx + half;
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	4413      	add	r3, r2
 800723e:	617b      	str	r3, [r7, #20]
 8007240:	e003      	b.n	800724a <_getChargeLevel+0x92>
    }else{
      idx = idx - half;
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	617b      	str	r3, [r7, #20]
    }
    if (prev == idx){
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	429a      	cmp	r2, r3
 8007250:	d000      	beq.n	8007254 <_getChargeLevel+0x9c>
    half = abs(idx - prev) / 2;
 8007252:	e7d7      	b.n	8007204 <_getChargeLevel+0x4c>
      break;
 8007254:	bf00      	nop
    }
  }
  return idx;
 8007256:	697b      	ldr	r3, [r7, #20]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3718      	adds	r7, #24
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	20000430 	.word	0x20000430
 8007264:	cccccccd 	.word	0xcccccccd
 8007268:	4010cccc 	.word	0x4010cccc
 800726c:	9999999a 	.word	0x9999999a
 8007270:	40099999 	.word	0x40099999

08007274 <battery_init>:

/*
 * Public functions
 */

void battery_init(ADC_HandleTypeDef* hadc, uint32_t timeout) {
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
	_hadc = hadc;
 800727e:	4a08      	ldr	r2, [pc, #32]	; (80072a0 <battery_init+0x2c>)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6013      	str	r3, [r2, #0]
	_timeout = timeout;
 8007284:	4a07      	ldr	r2, [pc, #28]	; (80072a4 <battery_init+0x30>)
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	6013      	str	r3, [r2, #0]
	_initVoltsArray();
 800728a:	f7ff fb55 	bl	8006938 <_initVoltsArray>
    HAL_ADCEx_Calibration_Start(hadc, ADC_SINGLE_ENDED);
 800728e:	217f      	movs	r1, #127	; 0x7f
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f7fb ff0b 	bl	80030ac <HAL_ADCEx_Calibration_Start>
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	2000075c 	.word	0x2000075c
 80072a4:	20000758 	.word	0x20000758

080072a8 <battery_getBatteryChargeLevel>:


int battery_getBatteryChargeLevel(void) {
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
    uint32_t readValue = _analogRead();
 80072ae:	f7ff ff43 	bl	8007138 <_analogRead>
 80072b2:	6178      	str	r0, [r7, #20]
    double volts = _analogReadToVolts(readValue);
 80072b4:	6978      	ldr	r0, [r7, #20]
 80072b6:	f7ff ff5b 	bl	8007170 <_analogReadToVolts>
 80072ba:	ee10 3a10 	vmov	r3, s0
 80072be:	4618      	mov	r0, r3
 80072c0:	f7f9 f942 	bl	8000548 <__aeabi_f2d>
 80072c4:	4602      	mov	r2, r0
 80072c6:	460b      	mov	r3, r1
 80072c8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    int chargeLevel = _getChargeLevel(volts);
 80072cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80072d0:	f7f9 fc8a 	bl	8000be8 <__aeabi_d2f>
 80072d4:	4603      	mov	r3, r0
 80072d6:	ee00 3a10 	vmov	s0, r3
 80072da:	f7ff ff6d 	bl	80071b8 <_getChargeLevel>
 80072de:	6078      	str	r0, [r7, #4]
    return chargeLevel;
 80072e0:	687b      	ldr	r3, [r7, #4]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3718      	adds	r7, #24
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <battery_getBatteryVolts>:

float battery_getBatteryVolts(void) {
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b082      	sub	sp, #8
 80072ee:	af00      	add	r7, sp, #0
    uint32_t readValue = _analogRead();
 80072f0:	f7ff ff22 	bl	8007138 <_analogRead>
 80072f4:	6078      	str	r0, [r7, #4]
    return _analogReadToVolts(readValue);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7ff ff3a 	bl	8007170 <_analogReadToVolts>
 80072fc:	eef0 7a40 	vmov.f32	s15, s0
}
 8007300:	eeb0 0a67 	vmov.f32	s0, s15
 8007304:	3708      	adds	r7, #8
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
	...

0800730c <validateMessage>:
static uint8_t validateMessage();
static void parseGPGLLSentence();
static float changeCordsToDec(float deg_coord, char nsew);

static uint8_t validateMessage()
{
 800730c:	b480      	push	{r7}
 800730e:	af00      	add	r7, sp, #0

	return (messageBuffer[0] == '$' &&
 8007310:	4b10      	ldr	r3, [pc, #64]	; (8007354 <validateMessage+0x48>)
 8007312:	781b      	ldrb	r3, [r3, #0]
		messageBuffer[1] == 'G' &&
		messageBuffer[2] == 'P' &&
		messageBuffer[3] == 'G' &&
		messageBuffer[4] == 'L' &&
 8007314:	2b24      	cmp	r3, #36	; 0x24
 8007316:	d115      	bne.n	8007344 <validateMessage+0x38>
		messageBuffer[1] == 'G' &&
 8007318:	4b0e      	ldr	r3, [pc, #56]	; (8007354 <validateMessage+0x48>)
 800731a:	785b      	ldrb	r3, [r3, #1]
	return (messageBuffer[0] == '$' &&
 800731c:	2b47      	cmp	r3, #71	; 0x47
 800731e:	d111      	bne.n	8007344 <validateMessage+0x38>
		messageBuffer[2] == 'P' &&
 8007320:	4b0c      	ldr	r3, [pc, #48]	; (8007354 <validateMessage+0x48>)
 8007322:	789b      	ldrb	r3, [r3, #2]
		messageBuffer[1] == 'G' &&
 8007324:	2b50      	cmp	r3, #80	; 0x50
 8007326:	d10d      	bne.n	8007344 <validateMessage+0x38>
		messageBuffer[3] == 'G' &&
 8007328:	4b0a      	ldr	r3, [pc, #40]	; (8007354 <validateMessage+0x48>)
 800732a:	78db      	ldrb	r3, [r3, #3]
		messageBuffer[2] == 'P' &&
 800732c:	2b47      	cmp	r3, #71	; 0x47
 800732e:	d109      	bne.n	8007344 <validateMessage+0x38>
		messageBuffer[4] == 'L' &&
 8007330:	4b08      	ldr	r3, [pc, #32]	; (8007354 <validateMessage+0x48>)
 8007332:	791b      	ldrb	r3, [r3, #4]
		messageBuffer[3] == 'G' &&
 8007334:	2b4c      	cmp	r3, #76	; 0x4c
 8007336:	d105      	bne.n	8007344 <validateMessage+0x38>
		messageBuffer[5] == 'L');
 8007338:	4b06      	ldr	r3, [pc, #24]	; (8007354 <validateMessage+0x48>)
 800733a:	795b      	ldrb	r3, [r3, #5]
		messageBuffer[4] == 'L' &&
 800733c:	2b4c      	cmp	r3, #76	; 0x4c
 800733e:	d101      	bne.n	8007344 <validateMessage+0x38>
 8007340:	2301      	movs	r3, #1
 8007342:	e000      	b.n	8007346 <validateMessage+0x3a>
 8007344:	2300      	movs	r3, #0
 8007346:	b2db      	uxtb	r3, r3

}
 8007348:	4618      	mov	r0, r3
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	20000764 	.word	0x20000764

08007358 <parseGPGLLSentence>:

static void parseGPGLLSentence()
{
 8007358:	b590      	push	{r4, r7, lr}
 800735a:	b087      	sub	sp, #28
 800735c:	af02      	add	r7, sp, #8
	float lat, lon;
    char sn, we;
	sscanf(messageBuffer, "$GPGLL,%f,%c,%f,%c", &lat, &sn, &lon, &we);
 800735e:	1df9      	adds	r1, r7, #7
 8007360:	f107 020c 	add.w	r2, r7, #12
 8007364:	1dbb      	adds	r3, r7, #6
 8007366:	9301      	str	r3, [sp, #4]
 8007368:	f107 0308 	add.w	r3, r7, #8
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	460b      	mov	r3, r1
 8007370:	4911      	ldr	r1, [pc, #68]	; (80073b8 <parseGPGLLSentence+0x60>)
 8007372:	4812      	ldr	r0, [pc, #72]	; (80073bc <parseGPGLLSentence+0x64>)
 8007374:	f001 f8fe 	bl	8008574 <siscanf>
	currentPosition -> latitude = (float) changeCordsToDec(lat, sn);
 8007378:	edd7 7a03 	vldr	s15, [r7, #12]
 800737c:	79fb      	ldrb	r3, [r7, #7]
 800737e:	4a10      	ldr	r2, [pc, #64]	; (80073c0 <parseGPGLLSentence+0x68>)
 8007380:	6814      	ldr	r4, [r2, #0]
 8007382:	4618      	mov	r0, r3
 8007384:	eeb0 0a67 	vmov.f32	s0, s15
 8007388:	f000 f81c 	bl	80073c4 <changeCordsToDec>
 800738c:	eef0 7a40 	vmov.f32	s15, s0
 8007390:	edc4 7a00 	vstr	s15, [r4]
	currentPosition -> longitude = (float) changeCordsToDec(lon, we);
 8007394:	edd7 7a02 	vldr	s15, [r7, #8]
 8007398:	79bb      	ldrb	r3, [r7, #6]
 800739a:	4a09      	ldr	r2, [pc, #36]	; (80073c0 <parseGPGLLSentence+0x68>)
 800739c:	6814      	ldr	r4, [r2, #0]
 800739e:	4618      	mov	r0, r3
 80073a0:	eeb0 0a67 	vmov.f32	s0, s15
 80073a4:	f000 f80e 	bl	80073c4 <changeCordsToDec>
 80073a8:	eef0 7a40 	vmov.f32	s15, s0
 80073ac:	edc4 7a01 	vstr	s15, [r4, #4]
}
 80073b0:	bf00      	nop
 80073b2:	3714      	adds	r7, #20
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd90      	pop	{r4, r7, pc}
 80073b8:	0800c84c 	.word	0x0800c84c
 80073bc:	20000764 	.word	0x20000764
 80073c0:	200007b8 	.word	0x200007b8

080073c4 <changeCordsToDec>:

static float changeCordsToDec(float deg_coord, char nsew) {
 80073c4:	b480      	push	{r7}
 80073c6:	b087      	sub	sp, #28
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80073ce:	4603      	mov	r3, r0
 80073d0:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80073d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80073d6:	eddf 6a20 	vldr	s13, [pc, #128]	; 8007458 <changeCordsToDec+0x94>
 80073da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80073de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073e2:	ee17 3a90 	vmov	r3, s15
 80073e6:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	2264      	movs	r2, #100	; 0x64
 80073ec:	fb02 f303 	mul.w	r3, r2, r3
 80073f0:	ee07 3a90 	vmov	s15, r3
 80073f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80073fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007400:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8007404:	ed97 7a03 	vldr	s14, [r7, #12]
 8007408:	eddf 6a14 	vldr	s13, [pc, #80]	; 800745c <changeCordsToDec+0x98>
 800740c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007410:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800741e:	ed97 7a02 	vldr	s14, [r7, #8]
 8007422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007426:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W')
 800742a:	78fb      	ldrb	r3, [r7, #3]
 800742c:	2b53      	cmp	r3, #83	; 0x53
 800742e:	d002      	beq.n	8007436 <changeCordsToDec+0x72>
 8007430:	78fb      	ldrb	r3, [r7, #3]
 8007432:	2b57      	cmp	r3, #87	; 0x57
 8007434:	d105      	bne.n	8007442 <changeCordsToDec+0x7e>
    {
        decimal *= -1;
 8007436:	edd7 7a05 	vldr	s15, [r7, #20]
 800743a:	eef1 7a67 	vneg.f32	s15, s15
 800743e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	ee07 3a90 	vmov	s15, r3
}
 8007448:	eeb0 0a67 	vmov.f32	s0, s15
 800744c:	371c      	adds	r7, #28
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	42c80000 	.word	0x42c80000
 800745c:	42700000 	.word	0x42700000

08007460 <GPS_Init>:
/*
 * public functions
 */

void GPS_Init(uint8_t *rxData)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	currentPosition = malloc(sizeof(Position));
 8007468:	2008      	movs	r0, #8
 800746a:	f000 f8bd 	bl	80075e8 <malloc>
 800746e:	4603      	mov	r3, r0
 8007470:	461a      	mov	r2, r3
 8007472:	4b06      	ldr	r3, [pc, #24]	; (800748c <GPS_Init+0x2c>)
 8007474:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(GPS_USART, (uint8_t *) &rxData, 1);
 8007476:	1d3b      	adds	r3, r7, #4
 8007478:	2201      	movs	r2, #1
 800747a:	4619      	mov	r1, r3
 800747c:	4804      	ldr	r0, [pc, #16]	; (8007490 <GPS_Init+0x30>)
 800747e:	f7fd ffc3 	bl	8005408 <HAL_UART_Receive_IT>
}
 8007482:	bf00      	nop
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	200007b8 	.word	0x200007b8
 8007490:	200003a8 	.word	0x200003a8

08007494 <GPS_UART_Callback>:


void GPS_UART_Callback(uint8_t *rxData)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

	if(mess_index == 0 && *rxData == '$')
 800749c:	4b2e      	ldr	r3, [pc, #184]	; (8007558 <GPS_UART_Callback+0xc4>)
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d111      	bne.n	80074c8 <GPS_UART_Callback+0x34>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	2b24      	cmp	r3, #36	; 0x24
 80074aa:	d10d      	bne.n	80074c8 <GPS_UART_Callback+0x34>
	{
		messageBuffer[mess_index] = *rxData;
 80074ac:	4b2a      	ldr	r3, [pc, #168]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	461a      	mov	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	7819      	ldrb	r1, [r3, #0]
 80074b6:	4b29      	ldr	r3, [pc, #164]	; (800755c <GPS_UART_Callback+0xc8>)
 80074b8:	5499      	strb	r1, [r3, r2]
		++mess_index;
 80074ba:	4b27      	ldr	r3, [pc, #156]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	3301      	adds	r3, #1
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	4b25      	ldr	r3, [pc, #148]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074c4:	701a      	strb	r2, [r3, #0]
 80074c6:	e039      	b.n	800753c <GPS_UART_Callback+0xa8>
	}
	else if (mess_index >= 1 && mess_index < sizeof(messageBuffer))
 80074c8:	4b23      	ldr	r3, [pc, #140]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d032      	beq.n	8007536 <GPS_UART_Callback+0xa2>
 80074d0:	4b21      	ldr	r3, [pc, #132]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	2b4f      	cmp	r3, #79	; 0x4f
 80074d6:	d82e      	bhi.n	8007536 <GPS_UART_Callback+0xa2>
	{
		if(*rxData == '\n' || *rxData == '\r')
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	2b0a      	cmp	r3, #10
 80074de:	d003      	beq.n	80074e8 <GPS_UART_Callback+0x54>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	2b0d      	cmp	r3, #13
 80074e6:	d118      	bne.n	800751a <GPS_UART_Callback+0x86>
		{
			messageBuffer[mess_index] = '\0';
 80074e8:	4b1b      	ldr	r3, [pc, #108]	; (8007558 <GPS_UART_Callback+0xc4>)
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	461a      	mov	r2, r3
 80074ee:	4b1b      	ldr	r3, [pc, #108]	; (800755c <GPS_UART_Callback+0xc8>)
 80074f0:	2100      	movs	r1, #0
 80074f2:	5499      	strb	r1, [r3, r2]
			if(validateMessage())
 80074f4:	f7ff ff0a 	bl	800730c <validateMessage>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d004      	beq.n	8007508 <GPS_UART_Callback+0x74>
			{
				parseGPGLLSentence();
 80074fe:	f7ff ff2b 	bl	8007358 <parseGPGLLSentence>
				gpsDataReady = 1;
 8007502:	4b17      	ldr	r3, [pc, #92]	; (8007560 <GPS_UART_Callback+0xcc>)
 8007504:	2201      	movs	r2, #1
 8007506:	701a      	strb	r2, [r3, #0]
			}
			mess_index = 0;
 8007508:	4b13      	ldr	r3, [pc, #76]	; (8007558 <GPS_UART_Callback+0xc4>)
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]
			memset(messageBuffer, 0 , sizeof(messageBuffer));
 800750e:	2250      	movs	r2, #80	; 0x50
 8007510:	2100      	movs	r1, #0
 8007512:	4812      	ldr	r0, [pc, #72]	; (800755c <GPS_UART_Callback+0xc8>)
 8007514:	f000 f87e 	bl	8007614 <memset>
		if(*rxData == '\n' || *rxData == '\r')
 8007518:	e010      	b.n	800753c <GPS_UART_Callback+0xa8>
		}
		else
		{
			messageBuffer[mess_index] = *rxData;
 800751a:	4b0f      	ldr	r3, [pc, #60]	; (8007558 <GPS_UART_Callback+0xc4>)
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	461a      	mov	r2, r3
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	7819      	ldrb	r1, [r3, #0]
 8007524:	4b0d      	ldr	r3, [pc, #52]	; (800755c <GPS_UART_Callback+0xc8>)
 8007526:	5499      	strb	r1, [r3, r2]
			++mess_index;
 8007528:	4b0b      	ldr	r3, [pc, #44]	; (8007558 <GPS_UART_Callback+0xc4>)
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	3301      	adds	r3, #1
 800752e:	b2da      	uxtb	r2, r3
 8007530:	4b09      	ldr	r3, [pc, #36]	; (8007558 <GPS_UART_Callback+0xc4>)
 8007532:	701a      	strb	r2, [r3, #0]
		if(*rxData == '\n' || *rxData == '\r')
 8007534:	e002      	b.n	800753c <GPS_UART_Callback+0xa8>
		}
	}
	else
	{
		mess_index = 0;
 8007536:	4b08      	ldr	r3, [pc, #32]	; (8007558 <GPS_UART_Callback+0xc4>)
 8007538:	2200      	movs	r2, #0
 800753a:	701a      	strb	r2, [r3, #0]
	}

	if(gpsDataReady == 0)
 800753c:	4b08      	ldr	r3, [pc, #32]	; (8007560 <GPS_UART_Callback+0xcc>)
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d104      	bne.n	800754e <GPS_UART_Callback+0xba>
	{
		HAL_UART_Receive_IT(GPS_USART, (uint8_t *) rxData, 1);
 8007544:	2201      	movs	r2, #1
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	4806      	ldr	r0, [pc, #24]	; (8007564 <GPS_UART_Callback+0xd0>)
 800754a:	f7fd ff5d 	bl	8005408 <HAL_UART_Receive_IT>
	}
}
 800754e:	bf00      	nop
 8007550:	3708      	adds	r7, #8
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	200007b4 	.word	0x200007b4
 800755c:	20000764 	.word	0x20000764
 8007560:	20000760 	.word	0x20000760
 8007564:	200003a8 	.word	0x200003a8

08007568 <GPS_getCurrentPosition>:


void GPS_getCurrentPosition(Position *const position)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
	memcpy(position, currentPosition, sizeof(Position));
 8007570:	4b06      	ldr	r3, [pc, #24]	; (800758c <GPS_getCurrentPosition+0x24>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2208      	movs	r2, #8
 8007576:	4619      	mov	r1, r3
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f83d 	bl	80075f8 <memcpy>
	gpsDataReady = 0;
 800757e:	4b04      	ldr	r3, [pc, #16]	; (8007590 <GPS_getCurrentPosition+0x28>)
 8007580:	2200      	movs	r2, #0
 8007582:	701a      	strb	r2, [r3, #0]
}
 8007584:	bf00      	nop
 8007586:	3708      	adds	r7, #8
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	200007b8 	.word	0x200007b8
 8007590:	20000760 	.word	0x20000760

08007594 <__errno>:
 8007594:	4b01      	ldr	r3, [pc, #4]	; (800759c <__errno+0x8>)
 8007596:	6818      	ldr	r0, [r3, #0]
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	2000000c 	.word	0x2000000c

080075a0 <__libc_init_array>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	4d0d      	ldr	r5, [pc, #52]	; (80075d8 <__libc_init_array+0x38>)
 80075a4:	4c0d      	ldr	r4, [pc, #52]	; (80075dc <__libc_init_array+0x3c>)
 80075a6:	1b64      	subs	r4, r4, r5
 80075a8:	10a4      	asrs	r4, r4, #2
 80075aa:	2600      	movs	r6, #0
 80075ac:	42a6      	cmp	r6, r4
 80075ae:	d109      	bne.n	80075c4 <__libc_init_array+0x24>
 80075b0:	4d0b      	ldr	r5, [pc, #44]	; (80075e0 <__libc_init_array+0x40>)
 80075b2:	4c0c      	ldr	r4, [pc, #48]	; (80075e4 <__libc_init_array+0x44>)
 80075b4:	f005 f8de 	bl	800c774 <_init>
 80075b8:	1b64      	subs	r4, r4, r5
 80075ba:	10a4      	asrs	r4, r4, #2
 80075bc:	2600      	movs	r6, #0
 80075be:	42a6      	cmp	r6, r4
 80075c0:	d105      	bne.n	80075ce <__libc_init_array+0x2e>
 80075c2:	bd70      	pop	{r4, r5, r6, pc}
 80075c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075c8:	4798      	blx	r3
 80075ca:	3601      	adds	r6, #1
 80075cc:	e7ee      	b.n	80075ac <__libc_init_array+0xc>
 80075ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80075d2:	4798      	blx	r3
 80075d4:	3601      	adds	r6, #1
 80075d6:	e7f2      	b.n	80075be <__libc_init_array+0x1e>
 80075d8:	0800cd7c 	.word	0x0800cd7c
 80075dc:	0800cd7c 	.word	0x0800cd7c
 80075e0:	0800cd7c 	.word	0x0800cd7c
 80075e4:	0800cd80 	.word	0x0800cd80

080075e8 <malloc>:
 80075e8:	4b02      	ldr	r3, [pc, #8]	; (80075f4 <malloc+0xc>)
 80075ea:	4601      	mov	r1, r0
 80075ec:	6818      	ldr	r0, [r3, #0]
 80075ee:	f000 b885 	b.w	80076fc <_malloc_r>
 80075f2:	bf00      	nop
 80075f4:	2000000c 	.word	0x2000000c

080075f8 <memcpy>:
 80075f8:	440a      	add	r2, r1
 80075fa:	4291      	cmp	r1, r2
 80075fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007600:	d100      	bne.n	8007604 <memcpy+0xc>
 8007602:	4770      	bx	lr
 8007604:	b510      	push	{r4, lr}
 8007606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800760a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800760e:	4291      	cmp	r1, r2
 8007610:	d1f9      	bne.n	8007606 <memcpy+0xe>
 8007612:	bd10      	pop	{r4, pc}

08007614 <memset>:
 8007614:	4402      	add	r2, r0
 8007616:	4603      	mov	r3, r0
 8007618:	4293      	cmp	r3, r2
 800761a:	d100      	bne.n	800761e <memset+0xa>
 800761c:	4770      	bx	lr
 800761e:	f803 1b01 	strb.w	r1, [r3], #1
 8007622:	e7f9      	b.n	8007618 <memset+0x4>

08007624 <_free_r>:
 8007624:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007626:	2900      	cmp	r1, #0
 8007628:	d044      	beq.n	80076b4 <_free_r+0x90>
 800762a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800762e:	9001      	str	r0, [sp, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	f1a1 0404 	sub.w	r4, r1, #4
 8007636:	bfb8      	it	lt
 8007638:	18e4      	addlt	r4, r4, r3
 800763a:	f003 fbcf 	bl	800addc <__malloc_lock>
 800763e:	4a1e      	ldr	r2, [pc, #120]	; (80076b8 <_free_r+0x94>)
 8007640:	9801      	ldr	r0, [sp, #4]
 8007642:	6813      	ldr	r3, [r2, #0]
 8007644:	b933      	cbnz	r3, 8007654 <_free_r+0x30>
 8007646:	6063      	str	r3, [r4, #4]
 8007648:	6014      	str	r4, [r2, #0]
 800764a:	b003      	add	sp, #12
 800764c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007650:	f003 bbca 	b.w	800ade8 <__malloc_unlock>
 8007654:	42a3      	cmp	r3, r4
 8007656:	d908      	bls.n	800766a <_free_r+0x46>
 8007658:	6825      	ldr	r5, [r4, #0]
 800765a:	1961      	adds	r1, r4, r5
 800765c:	428b      	cmp	r3, r1
 800765e:	bf01      	itttt	eq
 8007660:	6819      	ldreq	r1, [r3, #0]
 8007662:	685b      	ldreq	r3, [r3, #4]
 8007664:	1949      	addeq	r1, r1, r5
 8007666:	6021      	streq	r1, [r4, #0]
 8007668:	e7ed      	b.n	8007646 <_free_r+0x22>
 800766a:	461a      	mov	r2, r3
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	b10b      	cbz	r3, 8007674 <_free_r+0x50>
 8007670:	42a3      	cmp	r3, r4
 8007672:	d9fa      	bls.n	800766a <_free_r+0x46>
 8007674:	6811      	ldr	r1, [r2, #0]
 8007676:	1855      	adds	r5, r2, r1
 8007678:	42a5      	cmp	r5, r4
 800767a:	d10b      	bne.n	8007694 <_free_r+0x70>
 800767c:	6824      	ldr	r4, [r4, #0]
 800767e:	4421      	add	r1, r4
 8007680:	1854      	adds	r4, r2, r1
 8007682:	42a3      	cmp	r3, r4
 8007684:	6011      	str	r1, [r2, #0]
 8007686:	d1e0      	bne.n	800764a <_free_r+0x26>
 8007688:	681c      	ldr	r4, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	6053      	str	r3, [r2, #4]
 800768e:	4421      	add	r1, r4
 8007690:	6011      	str	r1, [r2, #0]
 8007692:	e7da      	b.n	800764a <_free_r+0x26>
 8007694:	d902      	bls.n	800769c <_free_r+0x78>
 8007696:	230c      	movs	r3, #12
 8007698:	6003      	str	r3, [r0, #0]
 800769a:	e7d6      	b.n	800764a <_free_r+0x26>
 800769c:	6825      	ldr	r5, [r4, #0]
 800769e:	1961      	adds	r1, r4, r5
 80076a0:	428b      	cmp	r3, r1
 80076a2:	bf04      	itt	eq
 80076a4:	6819      	ldreq	r1, [r3, #0]
 80076a6:	685b      	ldreq	r3, [r3, #4]
 80076a8:	6063      	str	r3, [r4, #4]
 80076aa:	bf04      	itt	eq
 80076ac:	1949      	addeq	r1, r1, r5
 80076ae:	6021      	streq	r1, [r4, #0]
 80076b0:	6054      	str	r4, [r2, #4]
 80076b2:	e7ca      	b.n	800764a <_free_r+0x26>
 80076b4:	b003      	add	sp, #12
 80076b6:	bd30      	pop	{r4, r5, pc}
 80076b8:	200007bc 	.word	0x200007bc

080076bc <sbrk_aligned>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	4e0e      	ldr	r6, [pc, #56]	; (80076f8 <sbrk_aligned+0x3c>)
 80076c0:	460c      	mov	r4, r1
 80076c2:	6831      	ldr	r1, [r6, #0]
 80076c4:	4605      	mov	r5, r0
 80076c6:	b911      	cbnz	r1, 80076ce <sbrk_aligned+0x12>
 80076c8:	f000 ff1e 	bl	8008508 <_sbrk_r>
 80076cc:	6030      	str	r0, [r6, #0]
 80076ce:	4621      	mov	r1, r4
 80076d0:	4628      	mov	r0, r5
 80076d2:	f000 ff19 	bl	8008508 <_sbrk_r>
 80076d6:	1c43      	adds	r3, r0, #1
 80076d8:	d00a      	beq.n	80076f0 <sbrk_aligned+0x34>
 80076da:	1cc4      	adds	r4, r0, #3
 80076dc:	f024 0403 	bic.w	r4, r4, #3
 80076e0:	42a0      	cmp	r0, r4
 80076e2:	d007      	beq.n	80076f4 <sbrk_aligned+0x38>
 80076e4:	1a21      	subs	r1, r4, r0
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 ff0e 	bl	8008508 <_sbrk_r>
 80076ec:	3001      	adds	r0, #1
 80076ee:	d101      	bne.n	80076f4 <sbrk_aligned+0x38>
 80076f0:	f04f 34ff 	mov.w	r4, #4294967295
 80076f4:	4620      	mov	r0, r4
 80076f6:	bd70      	pop	{r4, r5, r6, pc}
 80076f8:	200007c0 	.word	0x200007c0

080076fc <_malloc_r>:
 80076fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007700:	1ccd      	adds	r5, r1, #3
 8007702:	f025 0503 	bic.w	r5, r5, #3
 8007706:	3508      	adds	r5, #8
 8007708:	2d0c      	cmp	r5, #12
 800770a:	bf38      	it	cc
 800770c:	250c      	movcc	r5, #12
 800770e:	2d00      	cmp	r5, #0
 8007710:	4607      	mov	r7, r0
 8007712:	db01      	blt.n	8007718 <_malloc_r+0x1c>
 8007714:	42a9      	cmp	r1, r5
 8007716:	d905      	bls.n	8007724 <_malloc_r+0x28>
 8007718:	230c      	movs	r3, #12
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	2600      	movs	r6, #0
 800771e:	4630      	mov	r0, r6
 8007720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007724:	4e2e      	ldr	r6, [pc, #184]	; (80077e0 <_malloc_r+0xe4>)
 8007726:	f003 fb59 	bl	800addc <__malloc_lock>
 800772a:	6833      	ldr	r3, [r6, #0]
 800772c:	461c      	mov	r4, r3
 800772e:	bb34      	cbnz	r4, 800777e <_malloc_r+0x82>
 8007730:	4629      	mov	r1, r5
 8007732:	4638      	mov	r0, r7
 8007734:	f7ff ffc2 	bl	80076bc <sbrk_aligned>
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	4604      	mov	r4, r0
 800773c:	d14d      	bne.n	80077da <_malloc_r+0xde>
 800773e:	6834      	ldr	r4, [r6, #0]
 8007740:	4626      	mov	r6, r4
 8007742:	2e00      	cmp	r6, #0
 8007744:	d140      	bne.n	80077c8 <_malloc_r+0xcc>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	4631      	mov	r1, r6
 800774a:	4638      	mov	r0, r7
 800774c:	eb04 0803 	add.w	r8, r4, r3
 8007750:	f000 feda 	bl	8008508 <_sbrk_r>
 8007754:	4580      	cmp	r8, r0
 8007756:	d13a      	bne.n	80077ce <_malloc_r+0xd2>
 8007758:	6821      	ldr	r1, [r4, #0]
 800775a:	3503      	adds	r5, #3
 800775c:	1a6d      	subs	r5, r5, r1
 800775e:	f025 0503 	bic.w	r5, r5, #3
 8007762:	3508      	adds	r5, #8
 8007764:	2d0c      	cmp	r5, #12
 8007766:	bf38      	it	cc
 8007768:	250c      	movcc	r5, #12
 800776a:	4629      	mov	r1, r5
 800776c:	4638      	mov	r0, r7
 800776e:	f7ff ffa5 	bl	80076bc <sbrk_aligned>
 8007772:	3001      	adds	r0, #1
 8007774:	d02b      	beq.n	80077ce <_malloc_r+0xd2>
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	442b      	add	r3, r5
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	e00e      	b.n	800779c <_malloc_r+0xa0>
 800777e:	6822      	ldr	r2, [r4, #0]
 8007780:	1b52      	subs	r2, r2, r5
 8007782:	d41e      	bmi.n	80077c2 <_malloc_r+0xc6>
 8007784:	2a0b      	cmp	r2, #11
 8007786:	d916      	bls.n	80077b6 <_malloc_r+0xba>
 8007788:	1961      	adds	r1, r4, r5
 800778a:	42a3      	cmp	r3, r4
 800778c:	6025      	str	r5, [r4, #0]
 800778e:	bf18      	it	ne
 8007790:	6059      	strne	r1, [r3, #4]
 8007792:	6863      	ldr	r3, [r4, #4]
 8007794:	bf08      	it	eq
 8007796:	6031      	streq	r1, [r6, #0]
 8007798:	5162      	str	r2, [r4, r5]
 800779a:	604b      	str	r3, [r1, #4]
 800779c:	4638      	mov	r0, r7
 800779e:	f104 060b 	add.w	r6, r4, #11
 80077a2:	f003 fb21 	bl	800ade8 <__malloc_unlock>
 80077a6:	f026 0607 	bic.w	r6, r6, #7
 80077aa:	1d23      	adds	r3, r4, #4
 80077ac:	1af2      	subs	r2, r6, r3
 80077ae:	d0b6      	beq.n	800771e <_malloc_r+0x22>
 80077b0:	1b9b      	subs	r3, r3, r6
 80077b2:	50a3      	str	r3, [r4, r2]
 80077b4:	e7b3      	b.n	800771e <_malloc_r+0x22>
 80077b6:	6862      	ldr	r2, [r4, #4]
 80077b8:	42a3      	cmp	r3, r4
 80077ba:	bf0c      	ite	eq
 80077bc:	6032      	streq	r2, [r6, #0]
 80077be:	605a      	strne	r2, [r3, #4]
 80077c0:	e7ec      	b.n	800779c <_malloc_r+0xa0>
 80077c2:	4623      	mov	r3, r4
 80077c4:	6864      	ldr	r4, [r4, #4]
 80077c6:	e7b2      	b.n	800772e <_malloc_r+0x32>
 80077c8:	4634      	mov	r4, r6
 80077ca:	6876      	ldr	r6, [r6, #4]
 80077cc:	e7b9      	b.n	8007742 <_malloc_r+0x46>
 80077ce:	230c      	movs	r3, #12
 80077d0:	603b      	str	r3, [r7, #0]
 80077d2:	4638      	mov	r0, r7
 80077d4:	f003 fb08 	bl	800ade8 <__malloc_unlock>
 80077d8:	e7a1      	b.n	800771e <_malloc_r+0x22>
 80077da:	6025      	str	r5, [r4, #0]
 80077dc:	e7de      	b.n	800779c <_malloc_r+0xa0>
 80077de:	bf00      	nop
 80077e0:	200007bc 	.word	0x200007bc

080077e4 <__cvt>:
 80077e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077e8:	ec55 4b10 	vmov	r4, r5, d0
 80077ec:	2d00      	cmp	r5, #0
 80077ee:	460e      	mov	r6, r1
 80077f0:	4619      	mov	r1, r3
 80077f2:	462b      	mov	r3, r5
 80077f4:	bfbb      	ittet	lt
 80077f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80077fa:	461d      	movlt	r5, r3
 80077fc:	2300      	movge	r3, #0
 80077fe:	232d      	movlt	r3, #45	; 0x2d
 8007800:	700b      	strb	r3, [r1, #0]
 8007802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007804:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007808:	4691      	mov	r9, r2
 800780a:	f023 0820 	bic.w	r8, r3, #32
 800780e:	bfbc      	itt	lt
 8007810:	4622      	movlt	r2, r4
 8007812:	4614      	movlt	r4, r2
 8007814:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007818:	d005      	beq.n	8007826 <__cvt+0x42>
 800781a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800781e:	d100      	bne.n	8007822 <__cvt+0x3e>
 8007820:	3601      	adds	r6, #1
 8007822:	2102      	movs	r1, #2
 8007824:	e000      	b.n	8007828 <__cvt+0x44>
 8007826:	2103      	movs	r1, #3
 8007828:	ab03      	add	r3, sp, #12
 800782a:	9301      	str	r3, [sp, #4]
 800782c:	ab02      	add	r3, sp, #8
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	ec45 4b10 	vmov	d0, r4, r5
 8007834:	4653      	mov	r3, sl
 8007836:	4632      	mov	r2, r6
 8007838:	f001 ff2a 	bl	8009690 <_dtoa_r>
 800783c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007840:	4607      	mov	r7, r0
 8007842:	d102      	bne.n	800784a <__cvt+0x66>
 8007844:	f019 0f01 	tst.w	r9, #1
 8007848:	d022      	beq.n	8007890 <__cvt+0xac>
 800784a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800784e:	eb07 0906 	add.w	r9, r7, r6
 8007852:	d110      	bne.n	8007876 <__cvt+0x92>
 8007854:	783b      	ldrb	r3, [r7, #0]
 8007856:	2b30      	cmp	r3, #48	; 0x30
 8007858:	d10a      	bne.n	8007870 <__cvt+0x8c>
 800785a:	2200      	movs	r2, #0
 800785c:	2300      	movs	r3, #0
 800785e:	4620      	mov	r0, r4
 8007860:	4629      	mov	r1, r5
 8007862:	f7f9 f931 	bl	8000ac8 <__aeabi_dcmpeq>
 8007866:	b918      	cbnz	r0, 8007870 <__cvt+0x8c>
 8007868:	f1c6 0601 	rsb	r6, r6, #1
 800786c:	f8ca 6000 	str.w	r6, [sl]
 8007870:	f8da 3000 	ldr.w	r3, [sl]
 8007874:	4499      	add	r9, r3
 8007876:	2200      	movs	r2, #0
 8007878:	2300      	movs	r3, #0
 800787a:	4620      	mov	r0, r4
 800787c:	4629      	mov	r1, r5
 800787e:	f7f9 f923 	bl	8000ac8 <__aeabi_dcmpeq>
 8007882:	b108      	cbz	r0, 8007888 <__cvt+0xa4>
 8007884:	f8cd 900c 	str.w	r9, [sp, #12]
 8007888:	2230      	movs	r2, #48	; 0x30
 800788a:	9b03      	ldr	r3, [sp, #12]
 800788c:	454b      	cmp	r3, r9
 800788e:	d307      	bcc.n	80078a0 <__cvt+0xbc>
 8007890:	9b03      	ldr	r3, [sp, #12]
 8007892:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007894:	1bdb      	subs	r3, r3, r7
 8007896:	4638      	mov	r0, r7
 8007898:	6013      	str	r3, [r2, #0]
 800789a:	b004      	add	sp, #16
 800789c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a0:	1c59      	adds	r1, r3, #1
 80078a2:	9103      	str	r1, [sp, #12]
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	e7f0      	b.n	800788a <__cvt+0xa6>

080078a8 <__exponent>:
 80078a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078aa:	4603      	mov	r3, r0
 80078ac:	2900      	cmp	r1, #0
 80078ae:	bfb8      	it	lt
 80078b0:	4249      	neglt	r1, r1
 80078b2:	f803 2b02 	strb.w	r2, [r3], #2
 80078b6:	bfb4      	ite	lt
 80078b8:	222d      	movlt	r2, #45	; 0x2d
 80078ba:	222b      	movge	r2, #43	; 0x2b
 80078bc:	2909      	cmp	r1, #9
 80078be:	7042      	strb	r2, [r0, #1]
 80078c0:	dd2a      	ble.n	8007918 <__exponent+0x70>
 80078c2:	f10d 0407 	add.w	r4, sp, #7
 80078c6:	46a4      	mov	ip, r4
 80078c8:	270a      	movs	r7, #10
 80078ca:	46a6      	mov	lr, r4
 80078cc:	460a      	mov	r2, r1
 80078ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80078d2:	fb07 1516 	mls	r5, r7, r6, r1
 80078d6:	3530      	adds	r5, #48	; 0x30
 80078d8:	2a63      	cmp	r2, #99	; 0x63
 80078da:	f104 34ff 	add.w	r4, r4, #4294967295
 80078de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80078e2:	4631      	mov	r1, r6
 80078e4:	dcf1      	bgt.n	80078ca <__exponent+0x22>
 80078e6:	3130      	adds	r1, #48	; 0x30
 80078e8:	f1ae 0502 	sub.w	r5, lr, #2
 80078ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80078f0:	1c44      	adds	r4, r0, #1
 80078f2:	4629      	mov	r1, r5
 80078f4:	4561      	cmp	r1, ip
 80078f6:	d30a      	bcc.n	800790e <__exponent+0x66>
 80078f8:	f10d 0209 	add.w	r2, sp, #9
 80078fc:	eba2 020e 	sub.w	r2, r2, lr
 8007900:	4565      	cmp	r5, ip
 8007902:	bf88      	it	hi
 8007904:	2200      	movhi	r2, #0
 8007906:	4413      	add	r3, r2
 8007908:	1a18      	subs	r0, r3, r0
 800790a:	b003      	add	sp, #12
 800790c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800790e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007912:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007916:	e7ed      	b.n	80078f4 <__exponent+0x4c>
 8007918:	2330      	movs	r3, #48	; 0x30
 800791a:	3130      	adds	r1, #48	; 0x30
 800791c:	7083      	strb	r3, [r0, #2]
 800791e:	70c1      	strb	r1, [r0, #3]
 8007920:	1d03      	adds	r3, r0, #4
 8007922:	e7f1      	b.n	8007908 <__exponent+0x60>

08007924 <_printf_float>:
 8007924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007928:	ed2d 8b02 	vpush	{d8}
 800792c:	b08d      	sub	sp, #52	; 0x34
 800792e:	460c      	mov	r4, r1
 8007930:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007934:	4616      	mov	r6, r2
 8007936:	461f      	mov	r7, r3
 8007938:	4605      	mov	r5, r0
 800793a:	f003 f9bd 	bl	800acb8 <_localeconv_r>
 800793e:	f8d0 a000 	ldr.w	sl, [r0]
 8007942:	4650      	mov	r0, sl
 8007944:	f7f8 fc44 	bl	80001d0 <strlen>
 8007948:	2300      	movs	r3, #0
 800794a:	930a      	str	r3, [sp, #40]	; 0x28
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	9305      	str	r3, [sp, #20]
 8007950:	f8d8 3000 	ldr.w	r3, [r8]
 8007954:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007958:	3307      	adds	r3, #7
 800795a:	f023 0307 	bic.w	r3, r3, #7
 800795e:	f103 0208 	add.w	r2, r3, #8
 8007962:	f8c8 2000 	str.w	r2, [r8]
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800796e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007972:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007976:	9307      	str	r3, [sp, #28]
 8007978:	f8cd 8018 	str.w	r8, [sp, #24]
 800797c:	ee08 0a10 	vmov	s16, r0
 8007980:	4b9f      	ldr	r3, [pc, #636]	; (8007c00 <_printf_float+0x2dc>)
 8007982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007986:	f04f 32ff 	mov.w	r2, #4294967295
 800798a:	f7f9 f8cf 	bl	8000b2c <__aeabi_dcmpun>
 800798e:	bb88      	cbnz	r0, 80079f4 <_printf_float+0xd0>
 8007990:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007994:	4b9a      	ldr	r3, [pc, #616]	; (8007c00 <_printf_float+0x2dc>)
 8007996:	f04f 32ff 	mov.w	r2, #4294967295
 800799a:	f7f9 f8a9 	bl	8000af0 <__aeabi_dcmple>
 800799e:	bb48      	cbnz	r0, 80079f4 <_printf_float+0xd0>
 80079a0:	2200      	movs	r2, #0
 80079a2:	2300      	movs	r3, #0
 80079a4:	4640      	mov	r0, r8
 80079a6:	4649      	mov	r1, r9
 80079a8:	f7f9 f898 	bl	8000adc <__aeabi_dcmplt>
 80079ac:	b110      	cbz	r0, 80079b4 <_printf_float+0x90>
 80079ae:	232d      	movs	r3, #45	; 0x2d
 80079b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079b4:	4b93      	ldr	r3, [pc, #588]	; (8007c04 <_printf_float+0x2e0>)
 80079b6:	4894      	ldr	r0, [pc, #592]	; (8007c08 <_printf_float+0x2e4>)
 80079b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80079bc:	bf94      	ite	ls
 80079be:	4698      	movls	r8, r3
 80079c0:	4680      	movhi	r8, r0
 80079c2:	2303      	movs	r3, #3
 80079c4:	6123      	str	r3, [r4, #16]
 80079c6:	9b05      	ldr	r3, [sp, #20]
 80079c8:	f023 0204 	bic.w	r2, r3, #4
 80079cc:	6022      	str	r2, [r4, #0]
 80079ce:	f04f 0900 	mov.w	r9, #0
 80079d2:	9700      	str	r7, [sp, #0]
 80079d4:	4633      	mov	r3, r6
 80079d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80079d8:	4621      	mov	r1, r4
 80079da:	4628      	mov	r0, r5
 80079dc:	f000 f9d8 	bl	8007d90 <_printf_common>
 80079e0:	3001      	adds	r0, #1
 80079e2:	f040 8090 	bne.w	8007b06 <_printf_float+0x1e2>
 80079e6:	f04f 30ff 	mov.w	r0, #4294967295
 80079ea:	b00d      	add	sp, #52	; 0x34
 80079ec:	ecbd 8b02 	vpop	{d8}
 80079f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079f4:	4642      	mov	r2, r8
 80079f6:	464b      	mov	r3, r9
 80079f8:	4640      	mov	r0, r8
 80079fa:	4649      	mov	r1, r9
 80079fc:	f7f9 f896 	bl	8000b2c <__aeabi_dcmpun>
 8007a00:	b140      	cbz	r0, 8007a14 <_printf_float+0xf0>
 8007a02:	464b      	mov	r3, r9
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	bfbc      	itt	lt
 8007a08:	232d      	movlt	r3, #45	; 0x2d
 8007a0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a0e:	487f      	ldr	r0, [pc, #508]	; (8007c0c <_printf_float+0x2e8>)
 8007a10:	4b7f      	ldr	r3, [pc, #508]	; (8007c10 <_printf_float+0x2ec>)
 8007a12:	e7d1      	b.n	80079b8 <_printf_float+0x94>
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007a1a:	9206      	str	r2, [sp, #24]
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	d13f      	bne.n	8007aa0 <_printf_float+0x17c>
 8007a20:	2306      	movs	r3, #6
 8007a22:	6063      	str	r3, [r4, #4]
 8007a24:	9b05      	ldr	r3, [sp, #20]
 8007a26:	6861      	ldr	r1, [r4, #4]
 8007a28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	9303      	str	r3, [sp, #12]
 8007a30:	ab0a      	add	r3, sp, #40	; 0x28
 8007a32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007a36:	ab09      	add	r3, sp, #36	; 0x24
 8007a38:	ec49 8b10 	vmov	d0, r8, r9
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	6022      	str	r2, [r4, #0]
 8007a40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007a44:	4628      	mov	r0, r5
 8007a46:	f7ff fecd 	bl	80077e4 <__cvt>
 8007a4a:	9b06      	ldr	r3, [sp, #24]
 8007a4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a4e:	2b47      	cmp	r3, #71	; 0x47
 8007a50:	4680      	mov	r8, r0
 8007a52:	d108      	bne.n	8007a66 <_printf_float+0x142>
 8007a54:	1cc8      	adds	r0, r1, #3
 8007a56:	db02      	blt.n	8007a5e <_printf_float+0x13a>
 8007a58:	6863      	ldr	r3, [r4, #4]
 8007a5a:	4299      	cmp	r1, r3
 8007a5c:	dd41      	ble.n	8007ae2 <_printf_float+0x1be>
 8007a5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007a62:	fa5f fb8b 	uxtb.w	fp, fp
 8007a66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a6a:	d820      	bhi.n	8007aae <_printf_float+0x18a>
 8007a6c:	3901      	subs	r1, #1
 8007a6e:	465a      	mov	r2, fp
 8007a70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a74:	9109      	str	r1, [sp, #36]	; 0x24
 8007a76:	f7ff ff17 	bl	80078a8 <__exponent>
 8007a7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a7c:	1813      	adds	r3, r2, r0
 8007a7e:	2a01      	cmp	r2, #1
 8007a80:	4681      	mov	r9, r0
 8007a82:	6123      	str	r3, [r4, #16]
 8007a84:	dc02      	bgt.n	8007a8c <_printf_float+0x168>
 8007a86:	6822      	ldr	r2, [r4, #0]
 8007a88:	07d2      	lsls	r2, r2, #31
 8007a8a:	d501      	bpl.n	8007a90 <_printf_float+0x16c>
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d09c      	beq.n	80079d2 <_printf_float+0xae>
 8007a98:	232d      	movs	r3, #45	; 0x2d
 8007a9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a9e:	e798      	b.n	80079d2 <_printf_float+0xae>
 8007aa0:	9a06      	ldr	r2, [sp, #24]
 8007aa2:	2a47      	cmp	r2, #71	; 0x47
 8007aa4:	d1be      	bne.n	8007a24 <_printf_float+0x100>
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1bc      	bne.n	8007a24 <_printf_float+0x100>
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e7b9      	b.n	8007a22 <_printf_float+0xfe>
 8007aae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007ab2:	d118      	bne.n	8007ae6 <_printf_float+0x1c2>
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	6863      	ldr	r3, [r4, #4]
 8007ab8:	dd0b      	ble.n	8007ad2 <_printf_float+0x1ae>
 8007aba:	6121      	str	r1, [r4, #16]
 8007abc:	b913      	cbnz	r3, 8007ac4 <_printf_float+0x1a0>
 8007abe:	6822      	ldr	r2, [r4, #0]
 8007ac0:	07d0      	lsls	r0, r2, #31
 8007ac2:	d502      	bpl.n	8007aca <_printf_float+0x1a6>
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	440b      	add	r3, r1
 8007ac8:	6123      	str	r3, [r4, #16]
 8007aca:	65a1      	str	r1, [r4, #88]	; 0x58
 8007acc:	f04f 0900 	mov.w	r9, #0
 8007ad0:	e7de      	b.n	8007a90 <_printf_float+0x16c>
 8007ad2:	b913      	cbnz	r3, 8007ada <_printf_float+0x1b6>
 8007ad4:	6822      	ldr	r2, [r4, #0]
 8007ad6:	07d2      	lsls	r2, r2, #31
 8007ad8:	d501      	bpl.n	8007ade <_printf_float+0x1ba>
 8007ada:	3302      	adds	r3, #2
 8007adc:	e7f4      	b.n	8007ac8 <_printf_float+0x1a4>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e7f2      	b.n	8007ac8 <_printf_float+0x1a4>
 8007ae2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae8:	4299      	cmp	r1, r3
 8007aea:	db05      	blt.n	8007af8 <_printf_float+0x1d4>
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	6121      	str	r1, [r4, #16]
 8007af0:	07d8      	lsls	r0, r3, #31
 8007af2:	d5ea      	bpl.n	8007aca <_printf_float+0x1a6>
 8007af4:	1c4b      	adds	r3, r1, #1
 8007af6:	e7e7      	b.n	8007ac8 <_printf_float+0x1a4>
 8007af8:	2900      	cmp	r1, #0
 8007afa:	bfd4      	ite	le
 8007afc:	f1c1 0202 	rsble	r2, r1, #2
 8007b00:	2201      	movgt	r2, #1
 8007b02:	4413      	add	r3, r2
 8007b04:	e7e0      	b.n	8007ac8 <_printf_float+0x1a4>
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	055a      	lsls	r2, r3, #21
 8007b0a:	d407      	bmi.n	8007b1c <_printf_float+0x1f8>
 8007b0c:	6923      	ldr	r3, [r4, #16]
 8007b0e:	4642      	mov	r2, r8
 8007b10:	4631      	mov	r1, r6
 8007b12:	4628      	mov	r0, r5
 8007b14:	47b8      	blx	r7
 8007b16:	3001      	adds	r0, #1
 8007b18:	d12c      	bne.n	8007b74 <_printf_float+0x250>
 8007b1a:	e764      	b.n	80079e6 <_printf_float+0xc2>
 8007b1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b20:	f240 80e0 	bls.w	8007ce4 <_printf_float+0x3c0>
 8007b24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b28:	2200      	movs	r2, #0
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f7f8 ffcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d034      	beq.n	8007b9e <_printf_float+0x27a>
 8007b34:	4a37      	ldr	r2, [pc, #220]	; (8007c14 <_printf_float+0x2f0>)
 8007b36:	2301      	movs	r3, #1
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b8      	blx	r7
 8007b3e:	3001      	adds	r0, #1
 8007b40:	f43f af51 	beq.w	80079e6 <_printf_float+0xc2>
 8007b44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	db02      	blt.n	8007b52 <_printf_float+0x22e>
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	07d8      	lsls	r0, r3, #31
 8007b50:	d510      	bpl.n	8007b74 <_printf_float+0x250>
 8007b52:	ee18 3a10 	vmov	r3, s16
 8007b56:	4652      	mov	r2, sl
 8007b58:	4631      	mov	r1, r6
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	47b8      	blx	r7
 8007b5e:	3001      	adds	r0, #1
 8007b60:	f43f af41 	beq.w	80079e6 <_printf_float+0xc2>
 8007b64:	f04f 0800 	mov.w	r8, #0
 8007b68:	f104 091a 	add.w	r9, r4, #26
 8007b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	4543      	cmp	r3, r8
 8007b72:	dc09      	bgt.n	8007b88 <_printf_float+0x264>
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	079b      	lsls	r3, r3, #30
 8007b78:	f100 8105 	bmi.w	8007d86 <_printf_float+0x462>
 8007b7c:	68e0      	ldr	r0, [r4, #12]
 8007b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b80:	4298      	cmp	r0, r3
 8007b82:	bfb8      	it	lt
 8007b84:	4618      	movlt	r0, r3
 8007b86:	e730      	b.n	80079ea <_printf_float+0xc6>
 8007b88:	2301      	movs	r3, #1
 8007b8a:	464a      	mov	r2, r9
 8007b8c:	4631      	mov	r1, r6
 8007b8e:	4628      	mov	r0, r5
 8007b90:	47b8      	blx	r7
 8007b92:	3001      	adds	r0, #1
 8007b94:	f43f af27 	beq.w	80079e6 <_printf_float+0xc2>
 8007b98:	f108 0801 	add.w	r8, r8, #1
 8007b9c:	e7e6      	b.n	8007b6c <_printf_float+0x248>
 8007b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	dc39      	bgt.n	8007c18 <_printf_float+0x2f4>
 8007ba4:	4a1b      	ldr	r2, [pc, #108]	; (8007c14 <_printf_float+0x2f0>)
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4631      	mov	r1, r6
 8007baa:	4628      	mov	r0, r5
 8007bac:	47b8      	blx	r7
 8007bae:	3001      	adds	r0, #1
 8007bb0:	f43f af19 	beq.w	80079e6 <_printf_float+0xc2>
 8007bb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	d102      	bne.n	8007bc2 <_printf_float+0x29e>
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	07d9      	lsls	r1, r3, #31
 8007bc0:	d5d8      	bpl.n	8007b74 <_printf_float+0x250>
 8007bc2:	ee18 3a10 	vmov	r3, s16
 8007bc6:	4652      	mov	r2, sl
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4628      	mov	r0, r5
 8007bcc:	47b8      	blx	r7
 8007bce:	3001      	adds	r0, #1
 8007bd0:	f43f af09 	beq.w	80079e6 <_printf_float+0xc2>
 8007bd4:	f04f 0900 	mov.w	r9, #0
 8007bd8:	f104 0a1a 	add.w	sl, r4, #26
 8007bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bde:	425b      	negs	r3, r3
 8007be0:	454b      	cmp	r3, r9
 8007be2:	dc01      	bgt.n	8007be8 <_printf_float+0x2c4>
 8007be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be6:	e792      	b.n	8007b0e <_printf_float+0x1ea>
 8007be8:	2301      	movs	r3, #1
 8007bea:	4652      	mov	r2, sl
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	f43f aef7 	beq.w	80079e6 <_printf_float+0xc2>
 8007bf8:	f109 0901 	add.w	r9, r9, #1
 8007bfc:	e7ee      	b.n	8007bdc <_printf_float+0x2b8>
 8007bfe:	bf00      	nop
 8007c00:	7fefffff 	.word	0x7fefffff
 8007c04:	0800c8b8 	.word	0x0800c8b8
 8007c08:	0800c8bc 	.word	0x0800c8bc
 8007c0c:	0800c8c4 	.word	0x0800c8c4
 8007c10:	0800c8c0 	.word	0x0800c8c0
 8007c14:	0800cd21 	.word	0x0800cd21
 8007c18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	bfa8      	it	ge
 8007c20:	461a      	movge	r2, r3
 8007c22:	2a00      	cmp	r2, #0
 8007c24:	4691      	mov	r9, r2
 8007c26:	dc37      	bgt.n	8007c98 <_printf_float+0x374>
 8007c28:	f04f 0b00 	mov.w	fp, #0
 8007c2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c30:	f104 021a 	add.w	r2, r4, #26
 8007c34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c36:	9305      	str	r3, [sp, #20]
 8007c38:	eba3 0309 	sub.w	r3, r3, r9
 8007c3c:	455b      	cmp	r3, fp
 8007c3e:	dc33      	bgt.n	8007ca8 <_printf_float+0x384>
 8007c40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c44:	429a      	cmp	r2, r3
 8007c46:	db3b      	blt.n	8007cc0 <_printf_float+0x39c>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	07da      	lsls	r2, r3, #31
 8007c4c:	d438      	bmi.n	8007cc0 <_printf_float+0x39c>
 8007c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c50:	9a05      	ldr	r2, [sp, #20]
 8007c52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c54:	1a9a      	subs	r2, r3, r2
 8007c56:	eba3 0901 	sub.w	r9, r3, r1
 8007c5a:	4591      	cmp	r9, r2
 8007c5c:	bfa8      	it	ge
 8007c5e:	4691      	movge	r9, r2
 8007c60:	f1b9 0f00 	cmp.w	r9, #0
 8007c64:	dc35      	bgt.n	8007cd2 <_printf_float+0x3ae>
 8007c66:	f04f 0800 	mov.w	r8, #0
 8007c6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c6e:	f104 0a1a 	add.w	sl, r4, #26
 8007c72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c76:	1a9b      	subs	r3, r3, r2
 8007c78:	eba3 0309 	sub.w	r3, r3, r9
 8007c7c:	4543      	cmp	r3, r8
 8007c7e:	f77f af79 	ble.w	8007b74 <_printf_float+0x250>
 8007c82:	2301      	movs	r3, #1
 8007c84:	4652      	mov	r2, sl
 8007c86:	4631      	mov	r1, r6
 8007c88:	4628      	mov	r0, r5
 8007c8a:	47b8      	blx	r7
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	f43f aeaa 	beq.w	80079e6 <_printf_float+0xc2>
 8007c92:	f108 0801 	add.w	r8, r8, #1
 8007c96:	e7ec      	b.n	8007c72 <_printf_float+0x34e>
 8007c98:	4613      	mov	r3, r2
 8007c9a:	4631      	mov	r1, r6
 8007c9c:	4642      	mov	r2, r8
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	47b8      	blx	r7
 8007ca2:	3001      	adds	r0, #1
 8007ca4:	d1c0      	bne.n	8007c28 <_printf_float+0x304>
 8007ca6:	e69e      	b.n	80079e6 <_printf_float+0xc2>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	4631      	mov	r1, r6
 8007cac:	4628      	mov	r0, r5
 8007cae:	9205      	str	r2, [sp, #20]
 8007cb0:	47b8      	blx	r7
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	f43f ae97 	beq.w	80079e6 <_printf_float+0xc2>
 8007cb8:	9a05      	ldr	r2, [sp, #20]
 8007cba:	f10b 0b01 	add.w	fp, fp, #1
 8007cbe:	e7b9      	b.n	8007c34 <_printf_float+0x310>
 8007cc0:	ee18 3a10 	vmov	r3, s16
 8007cc4:	4652      	mov	r2, sl
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4628      	mov	r0, r5
 8007cca:	47b8      	blx	r7
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d1be      	bne.n	8007c4e <_printf_float+0x32a>
 8007cd0:	e689      	b.n	80079e6 <_printf_float+0xc2>
 8007cd2:	9a05      	ldr	r2, [sp, #20]
 8007cd4:	464b      	mov	r3, r9
 8007cd6:	4442      	add	r2, r8
 8007cd8:	4631      	mov	r1, r6
 8007cda:	4628      	mov	r0, r5
 8007cdc:	47b8      	blx	r7
 8007cde:	3001      	adds	r0, #1
 8007ce0:	d1c1      	bne.n	8007c66 <_printf_float+0x342>
 8007ce2:	e680      	b.n	80079e6 <_printf_float+0xc2>
 8007ce4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ce6:	2a01      	cmp	r2, #1
 8007ce8:	dc01      	bgt.n	8007cee <_printf_float+0x3ca>
 8007cea:	07db      	lsls	r3, r3, #31
 8007cec:	d538      	bpl.n	8007d60 <_printf_float+0x43c>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	4642      	mov	r2, r8
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae74 	beq.w	80079e6 <_printf_float+0xc2>
 8007cfe:	ee18 3a10 	vmov	r3, s16
 8007d02:	4652      	mov	r2, sl
 8007d04:	4631      	mov	r1, r6
 8007d06:	4628      	mov	r0, r5
 8007d08:	47b8      	blx	r7
 8007d0a:	3001      	adds	r0, #1
 8007d0c:	f43f ae6b 	beq.w	80079e6 <_printf_float+0xc2>
 8007d10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d14:	2200      	movs	r2, #0
 8007d16:	2300      	movs	r3, #0
 8007d18:	f7f8 fed6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d1c:	b9d8      	cbnz	r0, 8007d56 <_printf_float+0x432>
 8007d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d20:	f108 0201 	add.w	r2, r8, #1
 8007d24:	3b01      	subs	r3, #1
 8007d26:	4631      	mov	r1, r6
 8007d28:	4628      	mov	r0, r5
 8007d2a:	47b8      	blx	r7
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	d10e      	bne.n	8007d4e <_printf_float+0x42a>
 8007d30:	e659      	b.n	80079e6 <_printf_float+0xc2>
 8007d32:	2301      	movs	r3, #1
 8007d34:	4652      	mov	r2, sl
 8007d36:	4631      	mov	r1, r6
 8007d38:	4628      	mov	r0, r5
 8007d3a:	47b8      	blx	r7
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	f43f ae52 	beq.w	80079e6 <_printf_float+0xc2>
 8007d42:	f108 0801 	add.w	r8, r8, #1
 8007d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	4543      	cmp	r3, r8
 8007d4c:	dcf1      	bgt.n	8007d32 <_printf_float+0x40e>
 8007d4e:	464b      	mov	r3, r9
 8007d50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d54:	e6dc      	b.n	8007b10 <_printf_float+0x1ec>
 8007d56:	f04f 0800 	mov.w	r8, #0
 8007d5a:	f104 0a1a 	add.w	sl, r4, #26
 8007d5e:	e7f2      	b.n	8007d46 <_printf_float+0x422>
 8007d60:	2301      	movs	r3, #1
 8007d62:	4642      	mov	r2, r8
 8007d64:	e7df      	b.n	8007d26 <_printf_float+0x402>
 8007d66:	2301      	movs	r3, #1
 8007d68:	464a      	mov	r2, r9
 8007d6a:	4631      	mov	r1, r6
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	47b8      	blx	r7
 8007d70:	3001      	adds	r0, #1
 8007d72:	f43f ae38 	beq.w	80079e6 <_printf_float+0xc2>
 8007d76:	f108 0801 	add.w	r8, r8, #1
 8007d7a:	68e3      	ldr	r3, [r4, #12]
 8007d7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d7e:	1a5b      	subs	r3, r3, r1
 8007d80:	4543      	cmp	r3, r8
 8007d82:	dcf0      	bgt.n	8007d66 <_printf_float+0x442>
 8007d84:	e6fa      	b.n	8007b7c <_printf_float+0x258>
 8007d86:	f04f 0800 	mov.w	r8, #0
 8007d8a:	f104 0919 	add.w	r9, r4, #25
 8007d8e:	e7f4      	b.n	8007d7a <_printf_float+0x456>

08007d90 <_printf_common>:
 8007d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d94:	4616      	mov	r6, r2
 8007d96:	4699      	mov	r9, r3
 8007d98:	688a      	ldr	r2, [r1, #8]
 8007d9a:	690b      	ldr	r3, [r1, #16]
 8007d9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007da0:	4293      	cmp	r3, r2
 8007da2:	bfb8      	it	lt
 8007da4:	4613      	movlt	r3, r2
 8007da6:	6033      	str	r3, [r6, #0]
 8007da8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007dac:	4607      	mov	r7, r0
 8007dae:	460c      	mov	r4, r1
 8007db0:	b10a      	cbz	r2, 8007db6 <_printf_common+0x26>
 8007db2:	3301      	adds	r3, #1
 8007db4:	6033      	str	r3, [r6, #0]
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	0699      	lsls	r1, r3, #26
 8007dba:	bf42      	ittt	mi
 8007dbc:	6833      	ldrmi	r3, [r6, #0]
 8007dbe:	3302      	addmi	r3, #2
 8007dc0:	6033      	strmi	r3, [r6, #0]
 8007dc2:	6825      	ldr	r5, [r4, #0]
 8007dc4:	f015 0506 	ands.w	r5, r5, #6
 8007dc8:	d106      	bne.n	8007dd8 <_printf_common+0x48>
 8007dca:	f104 0a19 	add.w	sl, r4, #25
 8007dce:	68e3      	ldr	r3, [r4, #12]
 8007dd0:	6832      	ldr	r2, [r6, #0]
 8007dd2:	1a9b      	subs	r3, r3, r2
 8007dd4:	42ab      	cmp	r3, r5
 8007dd6:	dc26      	bgt.n	8007e26 <_printf_common+0x96>
 8007dd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ddc:	1e13      	subs	r3, r2, #0
 8007dde:	6822      	ldr	r2, [r4, #0]
 8007de0:	bf18      	it	ne
 8007de2:	2301      	movne	r3, #1
 8007de4:	0692      	lsls	r2, r2, #26
 8007de6:	d42b      	bmi.n	8007e40 <_printf_common+0xb0>
 8007de8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007dec:	4649      	mov	r1, r9
 8007dee:	4638      	mov	r0, r7
 8007df0:	47c0      	blx	r8
 8007df2:	3001      	adds	r0, #1
 8007df4:	d01e      	beq.n	8007e34 <_printf_common+0xa4>
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	68e5      	ldr	r5, [r4, #12]
 8007dfa:	6832      	ldr	r2, [r6, #0]
 8007dfc:	f003 0306 	and.w	r3, r3, #6
 8007e00:	2b04      	cmp	r3, #4
 8007e02:	bf08      	it	eq
 8007e04:	1aad      	subeq	r5, r5, r2
 8007e06:	68a3      	ldr	r3, [r4, #8]
 8007e08:	6922      	ldr	r2, [r4, #16]
 8007e0a:	bf0c      	ite	eq
 8007e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e10:	2500      	movne	r5, #0
 8007e12:	4293      	cmp	r3, r2
 8007e14:	bfc4      	itt	gt
 8007e16:	1a9b      	subgt	r3, r3, r2
 8007e18:	18ed      	addgt	r5, r5, r3
 8007e1a:	2600      	movs	r6, #0
 8007e1c:	341a      	adds	r4, #26
 8007e1e:	42b5      	cmp	r5, r6
 8007e20:	d11a      	bne.n	8007e58 <_printf_common+0xc8>
 8007e22:	2000      	movs	r0, #0
 8007e24:	e008      	b.n	8007e38 <_printf_common+0xa8>
 8007e26:	2301      	movs	r3, #1
 8007e28:	4652      	mov	r2, sl
 8007e2a:	4649      	mov	r1, r9
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	47c0      	blx	r8
 8007e30:	3001      	adds	r0, #1
 8007e32:	d103      	bne.n	8007e3c <_printf_common+0xac>
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
 8007e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3c:	3501      	adds	r5, #1
 8007e3e:	e7c6      	b.n	8007dce <_printf_common+0x3e>
 8007e40:	18e1      	adds	r1, r4, r3
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	2030      	movs	r0, #48	; 0x30
 8007e46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e4a:	4422      	add	r2, r4
 8007e4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e54:	3302      	adds	r3, #2
 8007e56:	e7c7      	b.n	8007de8 <_printf_common+0x58>
 8007e58:	2301      	movs	r3, #1
 8007e5a:	4622      	mov	r2, r4
 8007e5c:	4649      	mov	r1, r9
 8007e5e:	4638      	mov	r0, r7
 8007e60:	47c0      	blx	r8
 8007e62:	3001      	adds	r0, #1
 8007e64:	d0e6      	beq.n	8007e34 <_printf_common+0xa4>
 8007e66:	3601      	adds	r6, #1
 8007e68:	e7d9      	b.n	8007e1e <_printf_common+0x8e>
	...

08007e6c <_printf_i>:
 8007e6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e70:	7e0f      	ldrb	r7, [r1, #24]
 8007e72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e74:	2f78      	cmp	r7, #120	; 0x78
 8007e76:	4691      	mov	r9, r2
 8007e78:	4680      	mov	r8, r0
 8007e7a:	460c      	mov	r4, r1
 8007e7c:	469a      	mov	sl, r3
 8007e7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e82:	d807      	bhi.n	8007e94 <_printf_i+0x28>
 8007e84:	2f62      	cmp	r7, #98	; 0x62
 8007e86:	d80a      	bhi.n	8007e9e <_printf_i+0x32>
 8007e88:	2f00      	cmp	r7, #0
 8007e8a:	f000 80d8 	beq.w	800803e <_printf_i+0x1d2>
 8007e8e:	2f58      	cmp	r7, #88	; 0x58
 8007e90:	f000 80a3 	beq.w	8007fda <_printf_i+0x16e>
 8007e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e9c:	e03a      	b.n	8007f14 <_printf_i+0xa8>
 8007e9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ea2:	2b15      	cmp	r3, #21
 8007ea4:	d8f6      	bhi.n	8007e94 <_printf_i+0x28>
 8007ea6:	a101      	add	r1, pc, #4	; (adr r1, 8007eac <_printf_i+0x40>)
 8007ea8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007eac:	08007f05 	.word	0x08007f05
 8007eb0:	08007f19 	.word	0x08007f19
 8007eb4:	08007e95 	.word	0x08007e95
 8007eb8:	08007e95 	.word	0x08007e95
 8007ebc:	08007e95 	.word	0x08007e95
 8007ec0:	08007e95 	.word	0x08007e95
 8007ec4:	08007f19 	.word	0x08007f19
 8007ec8:	08007e95 	.word	0x08007e95
 8007ecc:	08007e95 	.word	0x08007e95
 8007ed0:	08007e95 	.word	0x08007e95
 8007ed4:	08007e95 	.word	0x08007e95
 8007ed8:	08008025 	.word	0x08008025
 8007edc:	08007f49 	.word	0x08007f49
 8007ee0:	08008007 	.word	0x08008007
 8007ee4:	08007e95 	.word	0x08007e95
 8007ee8:	08007e95 	.word	0x08007e95
 8007eec:	08008047 	.word	0x08008047
 8007ef0:	08007e95 	.word	0x08007e95
 8007ef4:	08007f49 	.word	0x08007f49
 8007ef8:	08007e95 	.word	0x08007e95
 8007efc:	08007e95 	.word	0x08007e95
 8007f00:	0800800f 	.word	0x0800800f
 8007f04:	682b      	ldr	r3, [r5, #0]
 8007f06:	1d1a      	adds	r2, r3, #4
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	602a      	str	r2, [r5, #0]
 8007f0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f14:	2301      	movs	r3, #1
 8007f16:	e0a3      	b.n	8008060 <_printf_i+0x1f4>
 8007f18:	6820      	ldr	r0, [r4, #0]
 8007f1a:	6829      	ldr	r1, [r5, #0]
 8007f1c:	0606      	lsls	r6, r0, #24
 8007f1e:	f101 0304 	add.w	r3, r1, #4
 8007f22:	d50a      	bpl.n	8007f3a <_printf_i+0xce>
 8007f24:	680e      	ldr	r6, [r1, #0]
 8007f26:	602b      	str	r3, [r5, #0]
 8007f28:	2e00      	cmp	r6, #0
 8007f2a:	da03      	bge.n	8007f34 <_printf_i+0xc8>
 8007f2c:	232d      	movs	r3, #45	; 0x2d
 8007f2e:	4276      	negs	r6, r6
 8007f30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f34:	485e      	ldr	r0, [pc, #376]	; (80080b0 <_printf_i+0x244>)
 8007f36:	230a      	movs	r3, #10
 8007f38:	e019      	b.n	8007f6e <_printf_i+0x102>
 8007f3a:	680e      	ldr	r6, [r1, #0]
 8007f3c:	602b      	str	r3, [r5, #0]
 8007f3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f42:	bf18      	it	ne
 8007f44:	b236      	sxthne	r6, r6
 8007f46:	e7ef      	b.n	8007f28 <_printf_i+0xbc>
 8007f48:	682b      	ldr	r3, [r5, #0]
 8007f4a:	6820      	ldr	r0, [r4, #0]
 8007f4c:	1d19      	adds	r1, r3, #4
 8007f4e:	6029      	str	r1, [r5, #0]
 8007f50:	0601      	lsls	r1, r0, #24
 8007f52:	d501      	bpl.n	8007f58 <_printf_i+0xec>
 8007f54:	681e      	ldr	r6, [r3, #0]
 8007f56:	e002      	b.n	8007f5e <_printf_i+0xf2>
 8007f58:	0646      	lsls	r6, r0, #25
 8007f5a:	d5fb      	bpl.n	8007f54 <_printf_i+0xe8>
 8007f5c:	881e      	ldrh	r6, [r3, #0]
 8007f5e:	4854      	ldr	r0, [pc, #336]	; (80080b0 <_printf_i+0x244>)
 8007f60:	2f6f      	cmp	r7, #111	; 0x6f
 8007f62:	bf0c      	ite	eq
 8007f64:	2308      	moveq	r3, #8
 8007f66:	230a      	movne	r3, #10
 8007f68:	2100      	movs	r1, #0
 8007f6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f6e:	6865      	ldr	r5, [r4, #4]
 8007f70:	60a5      	str	r5, [r4, #8]
 8007f72:	2d00      	cmp	r5, #0
 8007f74:	bfa2      	ittt	ge
 8007f76:	6821      	ldrge	r1, [r4, #0]
 8007f78:	f021 0104 	bicge.w	r1, r1, #4
 8007f7c:	6021      	strge	r1, [r4, #0]
 8007f7e:	b90e      	cbnz	r6, 8007f84 <_printf_i+0x118>
 8007f80:	2d00      	cmp	r5, #0
 8007f82:	d04d      	beq.n	8008020 <_printf_i+0x1b4>
 8007f84:	4615      	mov	r5, r2
 8007f86:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f8a:	fb03 6711 	mls	r7, r3, r1, r6
 8007f8e:	5dc7      	ldrb	r7, [r0, r7]
 8007f90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f94:	4637      	mov	r7, r6
 8007f96:	42bb      	cmp	r3, r7
 8007f98:	460e      	mov	r6, r1
 8007f9a:	d9f4      	bls.n	8007f86 <_printf_i+0x11a>
 8007f9c:	2b08      	cmp	r3, #8
 8007f9e:	d10b      	bne.n	8007fb8 <_printf_i+0x14c>
 8007fa0:	6823      	ldr	r3, [r4, #0]
 8007fa2:	07de      	lsls	r6, r3, #31
 8007fa4:	d508      	bpl.n	8007fb8 <_printf_i+0x14c>
 8007fa6:	6923      	ldr	r3, [r4, #16]
 8007fa8:	6861      	ldr	r1, [r4, #4]
 8007faa:	4299      	cmp	r1, r3
 8007fac:	bfde      	ittt	le
 8007fae:	2330      	movle	r3, #48	; 0x30
 8007fb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007fb8:	1b52      	subs	r2, r2, r5
 8007fba:	6122      	str	r2, [r4, #16]
 8007fbc:	f8cd a000 	str.w	sl, [sp]
 8007fc0:	464b      	mov	r3, r9
 8007fc2:	aa03      	add	r2, sp, #12
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	f7ff fee2 	bl	8007d90 <_printf_common>
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d14c      	bne.n	800806a <_printf_i+0x1fe>
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	b004      	add	sp, #16
 8007fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fda:	4835      	ldr	r0, [pc, #212]	; (80080b0 <_printf_i+0x244>)
 8007fdc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007fe0:	6829      	ldr	r1, [r5, #0]
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fe8:	6029      	str	r1, [r5, #0]
 8007fea:	061d      	lsls	r5, r3, #24
 8007fec:	d514      	bpl.n	8008018 <_printf_i+0x1ac>
 8007fee:	07df      	lsls	r7, r3, #31
 8007ff0:	bf44      	itt	mi
 8007ff2:	f043 0320 	orrmi.w	r3, r3, #32
 8007ff6:	6023      	strmi	r3, [r4, #0]
 8007ff8:	b91e      	cbnz	r6, 8008002 <_printf_i+0x196>
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	f023 0320 	bic.w	r3, r3, #32
 8008000:	6023      	str	r3, [r4, #0]
 8008002:	2310      	movs	r3, #16
 8008004:	e7b0      	b.n	8007f68 <_printf_i+0xfc>
 8008006:	6823      	ldr	r3, [r4, #0]
 8008008:	f043 0320 	orr.w	r3, r3, #32
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	2378      	movs	r3, #120	; 0x78
 8008010:	4828      	ldr	r0, [pc, #160]	; (80080b4 <_printf_i+0x248>)
 8008012:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008016:	e7e3      	b.n	8007fe0 <_printf_i+0x174>
 8008018:	0659      	lsls	r1, r3, #25
 800801a:	bf48      	it	mi
 800801c:	b2b6      	uxthmi	r6, r6
 800801e:	e7e6      	b.n	8007fee <_printf_i+0x182>
 8008020:	4615      	mov	r5, r2
 8008022:	e7bb      	b.n	8007f9c <_printf_i+0x130>
 8008024:	682b      	ldr	r3, [r5, #0]
 8008026:	6826      	ldr	r6, [r4, #0]
 8008028:	6961      	ldr	r1, [r4, #20]
 800802a:	1d18      	adds	r0, r3, #4
 800802c:	6028      	str	r0, [r5, #0]
 800802e:	0635      	lsls	r5, r6, #24
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	d501      	bpl.n	8008038 <_printf_i+0x1cc>
 8008034:	6019      	str	r1, [r3, #0]
 8008036:	e002      	b.n	800803e <_printf_i+0x1d2>
 8008038:	0670      	lsls	r0, r6, #25
 800803a:	d5fb      	bpl.n	8008034 <_printf_i+0x1c8>
 800803c:	8019      	strh	r1, [r3, #0]
 800803e:	2300      	movs	r3, #0
 8008040:	6123      	str	r3, [r4, #16]
 8008042:	4615      	mov	r5, r2
 8008044:	e7ba      	b.n	8007fbc <_printf_i+0x150>
 8008046:	682b      	ldr	r3, [r5, #0]
 8008048:	1d1a      	adds	r2, r3, #4
 800804a:	602a      	str	r2, [r5, #0]
 800804c:	681d      	ldr	r5, [r3, #0]
 800804e:	6862      	ldr	r2, [r4, #4]
 8008050:	2100      	movs	r1, #0
 8008052:	4628      	mov	r0, r5
 8008054:	f7f8 f8c4 	bl	80001e0 <memchr>
 8008058:	b108      	cbz	r0, 800805e <_printf_i+0x1f2>
 800805a:	1b40      	subs	r0, r0, r5
 800805c:	6060      	str	r0, [r4, #4]
 800805e:	6863      	ldr	r3, [r4, #4]
 8008060:	6123      	str	r3, [r4, #16]
 8008062:	2300      	movs	r3, #0
 8008064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008068:	e7a8      	b.n	8007fbc <_printf_i+0x150>
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	462a      	mov	r2, r5
 800806e:	4649      	mov	r1, r9
 8008070:	4640      	mov	r0, r8
 8008072:	47d0      	blx	sl
 8008074:	3001      	adds	r0, #1
 8008076:	d0ab      	beq.n	8007fd0 <_printf_i+0x164>
 8008078:	6823      	ldr	r3, [r4, #0]
 800807a:	079b      	lsls	r3, r3, #30
 800807c:	d413      	bmi.n	80080a6 <_printf_i+0x23a>
 800807e:	68e0      	ldr	r0, [r4, #12]
 8008080:	9b03      	ldr	r3, [sp, #12]
 8008082:	4298      	cmp	r0, r3
 8008084:	bfb8      	it	lt
 8008086:	4618      	movlt	r0, r3
 8008088:	e7a4      	b.n	8007fd4 <_printf_i+0x168>
 800808a:	2301      	movs	r3, #1
 800808c:	4632      	mov	r2, r6
 800808e:	4649      	mov	r1, r9
 8008090:	4640      	mov	r0, r8
 8008092:	47d0      	blx	sl
 8008094:	3001      	adds	r0, #1
 8008096:	d09b      	beq.n	8007fd0 <_printf_i+0x164>
 8008098:	3501      	adds	r5, #1
 800809a:	68e3      	ldr	r3, [r4, #12]
 800809c:	9903      	ldr	r1, [sp, #12]
 800809e:	1a5b      	subs	r3, r3, r1
 80080a0:	42ab      	cmp	r3, r5
 80080a2:	dcf2      	bgt.n	800808a <_printf_i+0x21e>
 80080a4:	e7eb      	b.n	800807e <_printf_i+0x212>
 80080a6:	2500      	movs	r5, #0
 80080a8:	f104 0619 	add.w	r6, r4, #25
 80080ac:	e7f5      	b.n	800809a <_printf_i+0x22e>
 80080ae:	bf00      	nop
 80080b0:	0800c8c8 	.word	0x0800c8c8
 80080b4:	0800c8d9 	.word	0x0800c8d9

080080b8 <_scanf_float>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	b087      	sub	sp, #28
 80080be:	4617      	mov	r7, r2
 80080c0:	9303      	str	r3, [sp, #12]
 80080c2:	688b      	ldr	r3, [r1, #8]
 80080c4:	1e5a      	subs	r2, r3, #1
 80080c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80080ca:	bf83      	ittte	hi
 80080cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80080d0:	195b      	addhi	r3, r3, r5
 80080d2:	9302      	strhi	r3, [sp, #8]
 80080d4:	2300      	movls	r3, #0
 80080d6:	bf86      	itte	hi
 80080d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80080dc:	608b      	strhi	r3, [r1, #8]
 80080de:	9302      	strls	r3, [sp, #8]
 80080e0:	680b      	ldr	r3, [r1, #0]
 80080e2:	468b      	mov	fp, r1
 80080e4:	2500      	movs	r5, #0
 80080e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80080ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80080ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80080f2:	4680      	mov	r8, r0
 80080f4:	460c      	mov	r4, r1
 80080f6:	465e      	mov	r6, fp
 80080f8:	46aa      	mov	sl, r5
 80080fa:	46a9      	mov	r9, r5
 80080fc:	9501      	str	r5, [sp, #4]
 80080fe:	68a2      	ldr	r2, [r4, #8]
 8008100:	b152      	cbz	r2, 8008118 <_scanf_float+0x60>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	2b4e      	cmp	r3, #78	; 0x4e
 8008108:	d864      	bhi.n	80081d4 <_scanf_float+0x11c>
 800810a:	2b40      	cmp	r3, #64	; 0x40
 800810c:	d83c      	bhi.n	8008188 <_scanf_float+0xd0>
 800810e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008112:	b2c8      	uxtb	r0, r1
 8008114:	280e      	cmp	r0, #14
 8008116:	d93a      	bls.n	800818e <_scanf_float+0xd6>
 8008118:	f1b9 0f00 	cmp.w	r9, #0
 800811c:	d003      	beq.n	8008126 <_scanf_float+0x6e>
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	f10a 3aff 	add.w	sl, sl, #4294967295
 800812a:	f1ba 0f01 	cmp.w	sl, #1
 800812e:	f200 8113 	bhi.w	8008358 <_scanf_float+0x2a0>
 8008132:	455e      	cmp	r6, fp
 8008134:	f200 8105 	bhi.w	8008342 <_scanf_float+0x28a>
 8008138:	2501      	movs	r5, #1
 800813a:	4628      	mov	r0, r5
 800813c:	b007      	add	sp, #28
 800813e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008142:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008146:	2a0d      	cmp	r2, #13
 8008148:	d8e6      	bhi.n	8008118 <_scanf_float+0x60>
 800814a:	a101      	add	r1, pc, #4	; (adr r1, 8008150 <_scanf_float+0x98>)
 800814c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008150:	0800828f 	.word	0x0800828f
 8008154:	08008119 	.word	0x08008119
 8008158:	08008119 	.word	0x08008119
 800815c:	08008119 	.word	0x08008119
 8008160:	080082ef 	.word	0x080082ef
 8008164:	080082c7 	.word	0x080082c7
 8008168:	08008119 	.word	0x08008119
 800816c:	08008119 	.word	0x08008119
 8008170:	0800829d 	.word	0x0800829d
 8008174:	08008119 	.word	0x08008119
 8008178:	08008119 	.word	0x08008119
 800817c:	08008119 	.word	0x08008119
 8008180:	08008119 	.word	0x08008119
 8008184:	08008255 	.word	0x08008255
 8008188:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800818c:	e7db      	b.n	8008146 <_scanf_float+0x8e>
 800818e:	290e      	cmp	r1, #14
 8008190:	d8c2      	bhi.n	8008118 <_scanf_float+0x60>
 8008192:	a001      	add	r0, pc, #4	; (adr r0, 8008198 <_scanf_float+0xe0>)
 8008194:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008198:	08008247 	.word	0x08008247
 800819c:	08008119 	.word	0x08008119
 80081a0:	08008247 	.word	0x08008247
 80081a4:	080082db 	.word	0x080082db
 80081a8:	08008119 	.word	0x08008119
 80081ac:	080081f5 	.word	0x080081f5
 80081b0:	08008231 	.word	0x08008231
 80081b4:	08008231 	.word	0x08008231
 80081b8:	08008231 	.word	0x08008231
 80081bc:	08008231 	.word	0x08008231
 80081c0:	08008231 	.word	0x08008231
 80081c4:	08008231 	.word	0x08008231
 80081c8:	08008231 	.word	0x08008231
 80081cc:	08008231 	.word	0x08008231
 80081d0:	08008231 	.word	0x08008231
 80081d4:	2b6e      	cmp	r3, #110	; 0x6e
 80081d6:	d809      	bhi.n	80081ec <_scanf_float+0x134>
 80081d8:	2b60      	cmp	r3, #96	; 0x60
 80081da:	d8b2      	bhi.n	8008142 <_scanf_float+0x8a>
 80081dc:	2b54      	cmp	r3, #84	; 0x54
 80081de:	d077      	beq.n	80082d0 <_scanf_float+0x218>
 80081e0:	2b59      	cmp	r3, #89	; 0x59
 80081e2:	d199      	bne.n	8008118 <_scanf_float+0x60>
 80081e4:	2d07      	cmp	r5, #7
 80081e6:	d197      	bne.n	8008118 <_scanf_float+0x60>
 80081e8:	2508      	movs	r5, #8
 80081ea:	e029      	b.n	8008240 <_scanf_float+0x188>
 80081ec:	2b74      	cmp	r3, #116	; 0x74
 80081ee:	d06f      	beq.n	80082d0 <_scanf_float+0x218>
 80081f0:	2b79      	cmp	r3, #121	; 0x79
 80081f2:	e7f6      	b.n	80081e2 <_scanf_float+0x12a>
 80081f4:	6821      	ldr	r1, [r4, #0]
 80081f6:	05c8      	lsls	r0, r1, #23
 80081f8:	d51a      	bpl.n	8008230 <_scanf_float+0x178>
 80081fa:	9b02      	ldr	r3, [sp, #8]
 80081fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008200:	6021      	str	r1, [r4, #0]
 8008202:	f109 0901 	add.w	r9, r9, #1
 8008206:	b11b      	cbz	r3, 8008210 <_scanf_float+0x158>
 8008208:	3b01      	subs	r3, #1
 800820a:	3201      	adds	r2, #1
 800820c:	9302      	str	r3, [sp, #8]
 800820e:	60a2      	str	r2, [r4, #8]
 8008210:	68a3      	ldr	r3, [r4, #8]
 8008212:	3b01      	subs	r3, #1
 8008214:	60a3      	str	r3, [r4, #8]
 8008216:	6923      	ldr	r3, [r4, #16]
 8008218:	3301      	adds	r3, #1
 800821a:	6123      	str	r3, [r4, #16]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	3b01      	subs	r3, #1
 8008220:	2b00      	cmp	r3, #0
 8008222:	607b      	str	r3, [r7, #4]
 8008224:	f340 8084 	ble.w	8008330 <_scanf_float+0x278>
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	3301      	adds	r3, #1
 800822c:	603b      	str	r3, [r7, #0]
 800822e:	e766      	b.n	80080fe <_scanf_float+0x46>
 8008230:	eb1a 0f05 	cmn.w	sl, r5
 8008234:	f47f af70 	bne.w	8008118 <_scanf_float+0x60>
 8008238:	6822      	ldr	r2, [r4, #0]
 800823a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800823e:	6022      	str	r2, [r4, #0]
 8008240:	f806 3b01 	strb.w	r3, [r6], #1
 8008244:	e7e4      	b.n	8008210 <_scanf_float+0x158>
 8008246:	6822      	ldr	r2, [r4, #0]
 8008248:	0610      	lsls	r0, r2, #24
 800824a:	f57f af65 	bpl.w	8008118 <_scanf_float+0x60>
 800824e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008252:	e7f4      	b.n	800823e <_scanf_float+0x186>
 8008254:	f1ba 0f00 	cmp.w	sl, #0
 8008258:	d10e      	bne.n	8008278 <_scanf_float+0x1c0>
 800825a:	f1b9 0f00 	cmp.w	r9, #0
 800825e:	d10e      	bne.n	800827e <_scanf_float+0x1c6>
 8008260:	6822      	ldr	r2, [r4, #0]
 8008262:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008266:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800826a:	d108      	bne.n	800827e <_scanf_float+0x1c6>
 800826c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008270:	6022      	str	r2, [r4, #0]
 8008272:	f04f 0a01 	mov.w	sl, #1
 8008276:	e7e3      	b.n	8008240 <_scanf_float+0x188>
 8008278:	f1ba 0f02 	cmp.w	sl, #2
 800827c:	d055      	beq.n	800832a <_scanf_float+0x272>
 800827e:	2d01      	cmp	r5, #1
 8008280:	d002      	beq.n	8008288 <_scanf_float+0x1d0>
 8008282:	2d04      	cmp	r5, #4
 8008284:	f47f af48 	bne.w	8008118 <_scanf_float+0x60>
 8008288:	3501      	adds	r5, #1
 800828a:	b2ed      	uxtb	r5, r5
 800828c:	e7d8      	b.n	8008240 <_scanf_float+0x188>
 800828e:	f1ba 0f01 	cmp.w	sl, #1
 8008292:	f47f af41 	bne.w	8008118 <_scanf_float+0x60>
 8008296:	f04f 0a02 	mov.w	sl, #2
 800829a:	e7d1      	b.n	8008240 <_scanf_float+0x188>
 800829c:	b97d      	cbnz	r5, 80082be <_scanf_float+0x206>
 800829e:	f1b9 0f00 	cmp.w	r9, #0
 80082a2:	f47f af3c 	bne.w	800811e <_scanf_float+0x66>
 80082a6:	6822      	ldr	r2, [r4, #0]
 80082a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80082ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80082b0:	f47f af39 	bne.w	8008126 <_scanf_float+0x6e>
 80082b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80082b8:	6022      	str	r2, [r4, #0]
 80082ba:	2501      	movs	r5, #1
 80082bc:	e7c0      	b.n	8008240 <_scanf_float+0x188>
 80082be:	2d03      	cmp	r5, #3
 80082c0:	d0e2      	beq.n	8008288 <_scanf_float+0x1d0>
 80082c2:	2d05      	cmp	r5, #5
 80082c4:	e7de      	b.n	8008284 <_scanf_float+0x1cc>
 80082c6:	2d02      	cmp	r5, #2
 80082c8:	f47f af26 	bne.w	8008118 <_scanf_float+0x60>
 80082cc:	2503      	movs	r5, #3
 80082ce:	e7b7      	b.n	8008240 <_scanf_float+0x188>
 80082d0:	2d06      	cmp	r5, #6
 80082d2:	f47f af21 	bne.w	8008118 <_scanf_float+0x60>
 80082d6:	2507      	movs	r5, #7
 80082d8:	e7b2      	b.n	8008240 <_scanf_float+0x188>
 80082da:	6822      	ldr	r2, [r4, #0]
 80082dc:	0591      	lsls	r1, r2, #22
 80082de:	f57f af1b 	bpl.w	8008118 <_scanf_float+0x60>
 80082e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80082e6:	6022      	str	r2, [r4, #0]
 80082e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80082ec:	e7a8      	b.n	8008240 <_scanf_float+0x188>
 80082ee:	6822      	ldr	r2, [r4, #0]
 80082f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80082f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80082f8:	d006      	beq.n	8008308 <_scanf_float+0x250>
 80082fa:	0550      	lsls	r0, r2, #21
 80082fc:	f57f af0c 	bpl.w	8008118 <_scanf_float+0x60>
 8008300:	f1b9 0f00 	cmp.w	r9, #0
 8008304:	f43f af0f 	beq.w	8008126 <_scanf_float+0x6e>
 8008308:	0591      	lsls	r1, r2, #22
 800830a:	bf58      	it	pl
 800830c:	9901      	ldrpl	r1, [sp, #4]
 800830e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008312:	bf58      	it	pl
 8008314:	eba9 0101 	subpl.w	r1, r9, r1
 8008318:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800831c:	bf58      	it	pl
 800831e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008322:	6022      	str	r2, [r4, #0]
 8008324:	f04f 0900 	mov.w	r9, #0
 8008328:	e78a      	b.n	8008240 <_scanf_float+0x188>
 800832a:	f04f 0a03 	mov.w	sl, #3
 800832e:	e787      	b.n	8008240 <_scanf_float+0x188>
 8008330:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008334:	4639      	mov	r1, r7
 8008336:	4640      	mov	r0, r8
 8008338:	4798      	blx	r3
 800833a:	2800      	cmp	r0, #0
 800833c:	f43f aedf 	beq.w	80080fe <_scanf_float+0x46>
 8008340:	e6ea      	b.n	8008118 <_scanf_float+0x60>
 8008342:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800834a:	463a      	mov	r2, r7
 800834c:	4640      	mov	r0, r8
 800834e:	4798      	blx	r3
 8008350:	6923      	ldr	r3, [r4, #16]
 8008352:	3b01      	subs	r3, #1
 8008354:	6123      	str	r3, [r4, #16]
 8008356:	e6ec      	b.n	8008132 <_scanf_float+0x7a>
 8008358:	1e6b      	subs	r3, r5, #1
 800835a:	2b06      	cmp	r3, #6
 800835c:	d825      	bhi.n	80083aa <_scanf_float+0x2f2>
 800835e:	2d02      	cmp	r5, #2
 8008360:	d836      	bhi.n	80083d0 <_scanf_float+0x318>
 8008362:	455e      	cmp	r6, fp
 8008364:	f67f aee8 	bls.w	8008138 <_scanf_float+0x80>
 8008368:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800836c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008370:	463a      	mov	r2, r7
 8008372:	4640      	mov	r0, r8
 8008374:	4798      	blx	r3
 8008376:	6923      	ldr	r3, [r4, #16]
 8008378:	3b01      	subs	r3, #1
 800837a:	6123      	str	r3, [r4, #16]
 800837c:	e7f1      	b.n	8008362 <_scanf_float+0x2aa>
 800837e:	9802      	ldr	r0, [sp, #8]
 8008380:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008384:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008388:	9002      	str	r0, [sp, #8]
 800838a:	463a      	mov	r2, r7
 800838c:	4640      	mov	r0, r8
 800838e:	4798      	blx	r3
 8008390:	6923      	ldr	r3, [r4, #16]
 8008392:	3b01      	subs	r3, #1
 8008394:	6123      	str	r3, [r4, #16]
 8008396:	f10a 3aff 	add.w	sl, sl, #4294967295
 800839a:	fa5f fa8a 	uxtb.w	sl, sl
 800839e:	f1ba 0f02 	cmp.w	sl, #2
 80083a2:	d1ec      	bne.n	800837e <_scanf_float+0x2c6>
 80083a4:	3d03      	subs	r5, #3
 80083a6:	b2ed      	uxtb	r5, r5
 80083a8:	1b76      	subs	r6, r6, r5
 80083aa:	6823      	ldr	r3, [r4, #0]
 80083ac:	05da      	lsls	r2, r3, #23
 80083ae:	d52f      	bpl.n	8008410 <_scanf_float+0x358>
 80083b0:	055b      	lsls	r3, r3, #21
 80083b2:	d510      	bpl.n	80083d6 <_scanf_float+0x31e>
 80083b4:	455e      	cmp	r6, fp
 80083b6:	f67f aebf 	bls.w	8008138 <_scanf_float+0x80>
 80083ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80083be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083c2:	463a      	mov	r2, r7
 80083c4:	4640      	mov	r0, r8
 80083c6:	4798      	blx	r3
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	6123      	str	r3, [r4, #16]
 80083ce:	e7f1      	b.n	80083b4 <_scanf_float+0x2fc>
 80083d0:	46aa      	mov	sl, r5
 80083d2:	9602      	str	r6, [sp, #8]
 80083d4:	e7df      	b.n	8008396 <_scanf_float+0x2de>
 80083d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80083da:	6923      	ldr	r3, [r4, #16]
 80083dc:	2965      	cmp	r1, #101	; 0x65
 80083de:	f103 33ff 	add.w	r3, r3, #4294967295
 80083e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80083e6:	6123      	str	r3, [r4, #16]
 80083e8:	d00c      	beq.n	8008404 <_scanf_float+0x34c>
 80083ea:	2945      	cmp	r1, #69	; 0x45
 80083ec:	d00a      	beq.n	8008404 <_scanf_float+0x34c>
 80083ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80083f2:	463a      	mov	r2, r7
 80083f4:	4640      	mov	r0, r8
 80083f6:	4798      	blx	r3
 80083f8:	6923      	ldr	r3, [r4, #16]
 80083fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80083fe:	3b01      	subs	r3, #1
 8008400:	1eb5      	subs	r5, r6, #2
 8008402:	6123      	str	r3, [r4, #16]
 8008404:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008408:	463a      	mov	r2, r7
 800840a:	4640      	mov	r0, r8
 800840c:	4798      	blx	r3
 800840e:	462e      	mov	r6, r5
 8008410:	6825      	ldr	r5, [r4, #0]
 8008412:	f015 0510 	ands.w	r5, r5, #16
 8008416:	d159      	bne.n	80084cc <_scanf_float+0x414>
 8008418:	7035      	strb	r5, [r6, #0]
 800841a:	6823      	ldr	r3, [r4, #0]
 800841c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008424:	d11b      	bne.n	800845e <_scanf_float+0x3a6>
 8008426:	9b01      	ldr	r3, [sp, #4]
 8008428:	454b      	cmp	r3, r9
 800842a:	eba3 0209 	sub.w	r2, r3, r9
 800842e:	d123      	bne.n	8008478 <_scanf_float+0x3c0>
 8008430:	2200      	movs	r2, #0
 8008432:	4659      	mov	r1, fp
 8008434:	4640      	mov	r0, r8
 8008436:	f000 ff31 	bl	800929c <_strtod_r>
 800843a:	6822      	ldr	r2, [r4, #0]
 800843c:	9b03      	ldr	r3, [sp, #12]
 800843e:	f012 0f02 	tst.w	r2, #2
 8008442:	ec57 6b10 	vmov	r6, r7, d0
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	d021      	beq.n	800848e <_scanf_float+0x3d6>
 800844a:	9903      	ldr	r1, [sp, #12]
 800844c:	1d1a      	adds	r2, r3, #4
 800844e:	600a      	str	r2, [r1, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	e9c3 6700 	strd	r6, r7, [r3]
 8008456:	68e3      	ldr	r3, [r4, #12]
 8008458:	3301      	adds	r3, #1
 800845a:	60e3      	str	r3, [r4, #12]
 800845c:	e66d      	b.n	800813a <_scanf_float+0x82>
 800845e:	9b04      	ldr	r3, [sp, #16]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d0e5      	beq.n	8008430 <_scanf_float+0x378>
 8008464:	9905      	ldr	r1, [sp, #20]
 8008466:	230a      	movs	r3, #10
 8008468:	462a      	mov	r2, r5
 800846a:	3101      	adds	r1, #1
 800846c:	4640      	mov	r0, r8
 800846e:	f000 ff9d 	bl	80093ac <_strtol_r>
 8008472:	9b04      	ldr	r3, [sp, #16]
 8008474:	9e05      	ldr	r6, [sp, #20]
 8008476:	1ac2      	subs	r2, r0, r3
 8008478:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800847c:	429e      	cmp	r6, r3
 800847e:	bf28      	it	cs
 8008480:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008484:	4912      	ldr	r1, [pc, #72]	; (80084d0 <_scanf_float+0x418>)
 8008486:	4630      	mov	r0, r6
 8008488:	f000 f854 	bl	8008534 <siprintf>
 800848c:	e7d0      	b.n	8008430 <_scanf_float+0x378>
 800848e:	9903      	ldr	r1, [sp, #12]
 8008490:	f012 0f04 	tst.w	r2, #4
 8008494:	f103 0204 	add.w	r2, r3, #4
 8008498:	600a      	str	r2, [r1, #0]
 800849a:	d1d9      	bne.n	8008450 <_scanf_float+0x398>
 800849c:	f8d3 8000 	ldr.w	r8, [r3]
 80084a0:	ee10 2a10 	vmov	r2, s0
 80084a4:	ee10 0a10 	vmov	r0, s0
 80084a8:	463b      	mov	r3, r7
 80084aa:	4639      	mov	r1, r7
 80084ac:	f7f8 fb3e 	bl	8000b2c <__aeabi_dcmpun>
 80084b0:	b128      	cbz	r0, 80084be <_scanf_float+0x406>
 80084b2:	4808      	ldr	r0, [pc, #32]	; (80084d4 <_scanf_float+0x41c>)
 80084b4:	f000 f838 	bl	8008528 <nanf>
 80084b8:	ed88 0a00 	vstr	s0, [r8]
 80084bc:	e7cb      	b.n	8008456 <_scanf_float+0x39e>
 80084be:	4630      	mov	r0, r6
 80084c0:	4639      	mov	r1, r7
 80084c2:	f7f8 fb91 	bl	8000be8 <__aeabi_d2f>
 80084c6:	f8c8 0000 	str.w	r0, [r8]
 80084ca:	e7c4      	b.n	8008456 <_scanf_float+0x39e>
 80084cc:	2500      	movs	r5, #0
 80084ce:	e634      	b.n	800813a <_scanf_float+0x82>
 80084d0:	0800c8ea 	.word	0x0800c8ea
 80084d4:	0800cd73 	.word	0x0800cd73

080084d8 <iprintf>:
 80084d8:	b40f      	push	{r0, r1, r2, r3}
 80084da:	4b0a      	ldr	r3, [pc, #40]	; (8008504 <iprintf+0x2c>)
 80084dc:	b513      	push	{r0, r1, r4, lr}
 80084de:	681c      	ldr	r4, [r3, #0]
 80084e0:	b124      	cbz	r4, 80084ec <iprintf+0x14>
 80084e2:	69a3      	ldr	r3, [r4, #24]
 80084e4:	b913      	cbnz	r3, 80084ec <iprintf+0x14>
 80084e6:	4620      	mov	r0, r4
 80084e8:	f001 ffda 	bl	800a4a0 <__sinit>
 80084ec:	ab05      	add	r3, sp, #20
 80084ee:	9a04      	ldr	r2, [sp, #16]
 80084f0:	68a1      	ldr	r1, [r4, #8]
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	4620      	mov	r0, r4
 80084f6:	f003 fcab 	bl	800be50 <_vfiprintf_r>
 80084fa:	b002      	add	sp, #8
 80084fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008500:	b004      	add	sp, #16
 8008502:	4770      	bx	lr
 8008504:	2000000c 	.word	0x2000000c

08008508 <_sbrk_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d06      	ldr	r5, [pc, #24]	; (8008524 <_sbrk_r+0x1c>)
 800850c:	2300      	movs	r3, #0
 800850e:	4604      	mov	r4, r0
 8008510:	4608      	mov	r0, r1
 8008512:	602b      	str	r3, [r5, #0]
 8008514:	f7f9 f92e 	bl	8001774 <_sbrk>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	d102      	bne.n	8008522 <_sbrk_r+0x1a>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	b103      	cbz	r3, 8008522 <_sbrk_r+0x1a>
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bd38      	pop	{r3, r4, r5, pc}
 8008524:	200007c8 	.word	0x200007c8

08008528 <nanf>:
 8008528:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008530 <nanf+0x8>
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	7fc00000 	.word	0x7fc00000

08008534 <siprintf>:
 8008534:	b40e      	push	{r1, r2, r3}
 8008536:	b500      	push	{lr}
 8008538:	b09c      	sub	sp, #112	; 0x70
 800853a:	ab1d      	add	r3, sp, #116	; 0x74
 800853c:	9002      	str	r0, [sp, #8]
 800853e:	9006      	str	r0, [sp, #24]
 8008540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008544:	4809      	ldr	r0, [pc, #36]	; (800856c <siprintf+0x38>)
 8008546:	9107      	str	r1, [sp, #28]
 8008548:	9104      	str	r1, [sp, #16]
 800854a:	4909      	ldr	r1, [pc, #36]	; (8008570 <siprintf+0x3c>)
 800854c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008550:	9105      	str	r1, [sp, #20]
 8008552:	6800      	ldr	r0, [r0, #0]
 8008554:	9301      	str	r3, [sp, #4]
 8008556:	a902      	add	r1, sp, #8
 8008558:	f003 f97e 	bl	800b858 <_svfiprintf_r>
 800855c:	9b02      	ldr	r3, [sp, #8]
 800855e:	2200      	movs	r2, #0
 8008560:	701a      	strb	r2, [r3, #0]
 8008562:	b01c      	add	sp, #112	; 0x70
 8008564:	f85d eb04 	ldr.w	lr, [sp], #4
 8008568:	b003      	add	sp, #12
 800856a:	4770      	bx	lr
 800856c:	2000000c 	.word	0x2000000c
 8008570:	ffff0208 	.word	0xffff0208

08008574 <siscanf>:
 8008574:	b40e      	push	{r1, r2, r3}
 8008576:	b510      	push	{r4, lr}
 8008578:	b09f      	sub	sp, #124	; 0x7c
 800857a:	ac21      	add	r4, sp, #132	; 0x84
 800857c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008580:	f854 2b04 	ldr.w	r2, [r4], #4
 8008584:	9201      	str	r2, [sp, #4]
 8008586:	f8ad 101c 	strh.w	r1, [sp, #28]
 800858a:	9004      	str	r0, [sp, #16]
 800858c:	9008      	str	r0, [sp, #32]
 800858e:	f7f7 fe1f 	bl	80001d0 <strlen>
 8008592:	4b0c      	ldr	r3, [pc, #48]	; (80085c4 <siscanf+0x50>)
 8008594:	9005      	str	r0, [sp, #20]
 8008596:	9009      	str	r0, [sp, #36]	; 0x24
 8008598:	930d      	str	r3, [sp, #52]	; 0x34
 800859a:	480b      	ldr	r0, [pc, #44]	; (80085c8 <siscanf+0x54>)
 800859c:	9a01      	ldr	r2, [sp, #4]
 800859e:	6800      	ldr	r0, [r0, #0]
 80085a0:	9403      	str	r4, [sp, #12]
 80085a2:	2300      	movs	r3, #0
 80085a4:	9311      	str	r3, [sp, #68]	; 0x44
 80085a6:	9316      	str	r3, [sp, #88]	; 0x58
 80085a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80085ac:	f8ad 301e 	strh.w	r3, [sp, #30]
 80085b0:	a904      	add	r1, sp, #16
 80085b2:	4623      	mov	r3, r4
 80085b4:	f003 faaa 	bl	800bb0c <__ssvfiscanf_r>
 80085b8:	b01f      	add	sp, #124	; 0x7c
 80085ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085be:	b003      	add	sp, #12
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	080085ef 	.word	0x080085ef
 80085c8:	2000000c 	.word	0x2000000c

080085cc <__sread>:
 80085cc:	b510      	push	{r4, lr}
 80085ce:	460c      	mov	r4, r1
 80085d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d4:	f003 febe 	bl	800c354 <_read_r>
 80085d8:	2800      	cmp	r0, #0
 80085da:	bfab      	itete	ge
 80085dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085de:	89a3      	ldrhlt	r3, [r4, #12]
 80085e0:	181b      	addge	r3, r3, r0
 80085e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085e6:	bfac      	ite	ge
 80085e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ea:	81a3      	strhlt	r3, [r4, #12]
 80085ec:	bd10      	pop	{r4, pc}

080085ee <__seofread>:
 80085ee:	2000      	movs	r0, #0
 80085f0:	4770      	bx	lr

080085f2 <__swrite>:
 80085f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085f6:	461f      	mov	r7, r3
 80085f8:	898b      	ldrh	r3, [r1, #12]
 80085fa:	05db      	lsls	r3, r3, #23
 80085fc:	4605      	mov	r5, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	4616      	mov	r6, r2
 8008602:	d505      	bpl.n	8008610 <__swrite+0x1e>
 8008604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008608:	2302      	movs	r3, #2
 800860a:	2200      	movs	r2, #0
 800860c:	f002 fb5c 	bl	800acc8 <_lseek_r>
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800861a:	81a3      	strh	r3, [r4, #12]
 800861c:	4632      	mov	r2, r6
 800861e:	463b      	mov	r3, r7
 8008620:	4628      	mov	r0, r5
 8008622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008626:	f000 bf15 	b.w	8009454 <_write_r>

0800862a <__sseek>:
 800862a:	b510      	push	{r4, lr}
 800862c:	460c      	mov	r4, r1
 800862e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008632:	f002 fb49 	bl	800acc8 <_lseek_r>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	bf15      	itete	ne
 800863c:	6560      	strne	r0, [r4, #84]	; 0x54
 800863e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008646:	81a3      	strheq	r3, [r4, #12]
 8008648:	bf18      	it	ne
 800864a:	81a3      	strhne	r3, [r4, #12]
 800864c:	bd10      	pop	{r4, pc}

0800864e <__sclose>:
 800864e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008652:	f000 bf7f 	b.w	8009554 <_close_r>

08008656 <sulp>:
 8008656:	b570      	push	{r4, r5, r6, lr}
 8008658:	4604      	mov	r4, r0
 800865a:	460d      	mov	r5, r1
 800865c:	ec45 4b10 	vmov	d0, r4, r5
 8008660:	4616      	mov	r6, r2
 8008662:	f002 ff39 	bl	800b4d8 <__ulp>
 8008666:	ec51 0b10 	vmov	r0, r1, d0
 800866a:	b17e      	cbz	r6, 800868c <sulp+0x36>
 800866c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008670:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008674:	2b00      	cmp	r3, #0
 8008676:	dd09      	ble.n	800868c <sulp+0x36>
 8008678:	051b      	lsls	r3, r3, #20
 800867a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800867e:	2400      	movs	r4, #0
 8008680:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008684:	4622      	mov	r2, r4
 8008686:	462b      	mov	r3, r5
 8008688:	f7f7 ffb6 	bl	80005f8 <__aeabi_dmul>
 800868c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008690 <_strtod_l>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	ed2d 8b02 	vpush	{d8}
 8008698:	b09d      	sub	sp, #116	; 0x74
 800869a:	461f      	mov	r7, r3
 800869c:	2300      	movs	r3, #0
 800869e:	9318      	str	r3, [sp, #96]	; 0x60
 80086a0:	4ba2      	ldr	r3, [pc, #648]	; (800892c <_strtod_l+0x29c>)
 80086a2:	9213      	str	r2, [sp, #76]	; 0x4c
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	9305      	str	r3, [sp, #20]
 80086a8:	4604      	mov	r4, r0
 80086aa:	4618      	mov	r0, r3
 80086ac:	4688      	mov	r8, r1
 80086ae:	f7f7 fd8f 	bl	80001d0 <strlen>
 80086b2:	f04f 0a00 	mov.w	sl, #0
 80086b6:	4605      	mov	r5, r0
 80086b8:	f04f 0b00 	mov.w	fp, #0
 80086bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80086c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086c2:	781a      	ldrb	r2, [r3, #0]
 80086c4:	2a2b      	cmp	r2, #43	; 0x2b
 80086c6:	d04e      	beq.n	8008766 <_strtod_l+0xd6>
 80086c8:	d83b      	bhi.n	8008742 <_strtod_l+0xb2>
 80086ca:	2a0d      	cmp	r2, #13
 80086cc:	d834      	bhi.n	8008738 <_strtod_l+0xa8>
 80086ce:	2a08      	cmp	r2, #8
 80086d0:	d834      	bhi.n	800873c <_strtod_l+0xac>
 80086d2:	2a00      	cmp	r2, #0
 80086d4:	d03e      	beq.n	8008754 <_strtod_l+0xc4>
 80086d6:	2300      	movs	r3, #0
 80086d8:	930a      	str	r3, [sp, #40]	; 0x28
 80086da:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80086dc:	7833      	ldrb	r3, [r6, #0]
 80086de:	2b30      	cmp	r3, #48	; 0x30
 80086e0:	f040 80b0 	bne.w	8008844 <_strtod_l+0x1b4>
 80086e4:	7873      	ldrb	r3, [r6, #1]
 80086e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80086ea:	2b58      	cmp	r3, #88	; 0x58
 80086ec:	d168      	bne.n	80087c0 <_strtod_l+0x130>
 80086ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f0:	9301      	str	r3, [sp, #4]
 80086f2:	ab18      	add	r3, sp, #96	; 0x60
 80086f4:	9702      	str	r7, [sp, #8]
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	4a8d      	ldr	r2, [pc, #564]	; (8008930 <_strtod_l+0x2a0>)
 80086fa:	ab19      	add	r3, sp, #100	; 0x64
 80086fc:	a917      	add	r1, sp, #92	; 0x5c
 80086fe:	4620      	mov	r0, r4
 8008700:	f001 ffd2 	bl	800a6a8 <__gethex>
 8008704:	f010 0707 	ands.w	r7, r0, #7
 8008708:	4605      	mov	r5, r0
 800870a:	d005      	beq.n	8008718 <_strtod_l+0x88>
 800870c:	2f06      	cmp	r7, #6
 800870e:	d12c      	bne.n	800876a <_strtod_l+0xda>
 8008710:	3601      	adds	r6, #1
 8008712:	2300      	movs	r3, #0
 8008714:	9617      	str	r6, [sp, #92]	; 0x5c
 8008716:	930a      	str	r3, [sp, #40]	; 0x28
 8008718:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800871a:	2b00      	cmp	r3, #0
 800871c:	f040 8590 	bne.w	8009240 <_strtod_l+0xbb0>
 8008720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008722:	b1eb      	cbz	r3, 8008760 <_strtod_l+0xd0>
 8008724:	4652      	mov	r2, sl
 8008726:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800872a:	ec43 2b10 	vmov	d0, r2, r3
 800872e:	b01d      	add	sp, #116	; 0x74
 8008730:	ecbd 8b02 	vpop	{d8}
 8008734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008738:	2a20      	cmp	r2, #32
 800873a:	d1cc      	bne.n	80086d6 <_strtod_l+0x46>
 800873c:	3301      	adds	r3, #1
 800873e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008740:	e7be      	b.n	80086c0 <_strtod_l+0x30>
 8008742:	2a2d      	cmp	r2, #45	; 0x2d
 8008744:	d1c7      	bne.n	80086d6 <_strtod_l+0x46>
 8008746:	2201      	movs	r2, #1
 8008748:	920a      	str	r2, [sp, #40]	; 0x28
 800874a:	1c5a      	adds	r2, r3, #1
 800874c:	9217      	str	r2, [sp, #92]	; 0x5c
 800874e:	785b      	ldrb	r3, [r3, #1]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1c2      	bne.n	80086da <_strtod_l+0x4a>
 8008754:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008756:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800875a:	2b00      	cmp	r3, #0
 800875c:	f040 856e 	bne.w	800923c <_strtod_l+0xbac>
 8008760:	4652      	mov	r2, sl
 8008762:	465b      	mov	r3, fp
 8008764:	e7e1      	b.n	800872a <_strtod_l+0x9a>
 8008766:	2200      	movs	r2, #0
 8008768:	e7ee      	b.n	8008748 <_strtod_l+0xb8>
 800876a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800876c:	b13a      	cbz	r2, 800877e <_strtod_l+0xee>
 800876e:	2135      	movs	r1, #53	; 0x35
 8008770:	a81a      	add	r0, sp, #104	; 0x68
 8008772:	f002 ffbc 	bl	800b6ee <__copybits>
 8008776:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008778:	4620      	mov	r0, r4
 800877a:	f002 fb7b 	bl	800ae74 <_Bfree>
 800877e:	3f01      	subs	r7, #1
 8008780:	2f04      	cmp	r7, #4
 8008782:	d806      	bhi.n	8008792 <_strtod_l+0x102>
 8008784:	e8df f007 	tbb	[pc, r7]
 8008788:	1714030a 	.word	0x1714030a
 800878c:	0a          	.byte	0x0a
 800878d:	00          	.byte	0x00
 800878e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008792:	0728      	lsls	r0, r5, #28
 8008794:	d5c0      	bpl.n	8008718 <_strtod_l+0x88>
 8008796:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800879a:	e7bd      	b.n	8008718 <_strtod_l+0x88>
 800879c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80087a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80087a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80087a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80087aa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087ae:	e7f0      	b.n	8008792 <_strtod_l+0x102>
 80087b0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008934 <_strtod_l+0x2a4>
 80087b4:	e7ed      	b.n	8008792 <_strtod_l+0x102>
 80087b6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80087ba:	f04f 3aff 	mov.w	sl, #4294967295
 80087be:	e7e8      	b.n	8008792 <_strtod_l+0x102>
 80087c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80087c6:	785b      	ldrb	r3, [r3, #1]
 80087c8:	2b30      	cmp	r3, #48	; 0x30
 80087ca:	d0f9      	beq.n	80087c0 <_strtod_l+0x130>
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0a3      	beq.n	8008718 <_strtod_l+0x88>
 80087d0:	2301      	movs	r3, #1
 80087d2:	f04f 0900 	mov.w	r9, #0
 80087d6:	9304      	str	r3, [sp, #16]
 80087d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087da:	9308      	str	r3, [sp, #32]
 80087dc:	f8cd 901c 	str.w	r9, [sp, #28]
 80087e0:	464f      	mov	r7, r9
 80087e2:	220a      	movs	r2, #10
 80087e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80087e6:	7806      	ldrb	r6, [r0, #0]
 80087e8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80087ec:	b2d9      	uxtb	r1, r3
 80087ee:	2909      	cmp	r1, #9
 80087f0:	d92a      	bls.n	8008848 <_strtod_l+0x1b8>
 80087f2:	9905      	ldr	r1, [sp, #20]
 80087f4:	462a      	mov	r2, r5
 80087f6:	f003 fdff 	bl	800c3f8 <strncmp>
 80087fa:	b398      	cbz	r0, 8008864 <_strtod_l+0x1d4>
 80087fc:	2000      	movs	r0, #0
 80087fe:	4632      	mov	r2, r6
 8008800:	463d      	mov	r5, r7
 8008802:	9005      	str	r0, [sp, #20]
 8008804:	4603      	mov	r3, r0
 8008806:	2a65      	cmp	r2, #101	; 0x65
 8008808:	d001      	beq.n	800880e <_strtod_l+0x17e>
 800880a:	2a45      	cmp	r2, #69	; 0x45
 800880c:	d118      	bne.n	8008840 <_strtod_l+0x1b0>
 800880e:	b91d      	cbnz	r5, 8008818 <_strtod_l+0x188>
 8008810:	9a04      	ldr	r2, [sp, #16]
 8008812:	4302      	orrs	r2, r0
 8008814:	d09e      	beq.n	8008754 <_strtod_l+0xc4>
 8008816:	2500      	movs	r5, #0
 8008818:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800881c:	f108 0201 	add.w	r2, r8, #1
 8008820:	9217      	str	r2, [sp, #92]	; 0x5c
 8008822:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008826:	2a2b      	cmp	r2, #43	; 0x2b
 8008828:	d075      	beq.n	8008916 <_strtod_l+0x286>
 800882a:	2a2d      	cmp	r2, #45	; 0x2d
 800882c:	d07b      	beq.n	8008926 <_strtod_l+0x296>
 800882e:	f04f 0c00 	mov.w	ip, #0
 8008832:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008836:	2909      	cmp	r1, #9
 8008838:	f240 8082 	bls.w	8008940 <_strtod_l+0x2b0>
 800883c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008840:	2600      	movs	r6, #0
 8008842:	e09d      	b.n	8008980 <_strtod_l+0x2f0>
 8008844:	2300      	movs	r3, #0
 8008846:	e7c4      	b.n	80087d2 <_strtod_l+0x142>
 8008848:	2f08      	cmp	r7, #8
 800884a:	bfd8      	it	le
 800884c:	9907      	ldrle	r1, [sp, #28]
 800884e:	f100 0001 	add.w	r0, r0, #1
 8008852:	bfda      	itte	le
 8008854:	fb02 3301 	mlale	r3, r2, r1, r3
 8008858:	9307      	strle	r3, [sp, #28]
 800885a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800885e:	3701      	adds	r7, #1
 8008860:	9017      	str	r0, [sp, #92]	; 0x5c
 8008862:	e7bf      	b.n	80087e4 <_strtod_l+0x154>
 8008864:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008866:	195a      	adds	r2, r3, r5
 8008868:	9217      	str	r2, [sp, #92]	; 0x5c
 800886a:	5d5a      	ldrb	r2, [r3, r5]
 800886c:	2f00      	cmp	r7, #0
 800886e:	d037      	beq.n	80088e0 <_strtod_l+0x250>
 8008870:	9005      	str	r0, [sp, #20]
 8008872:	463d      	mov	r5, r7
 8008874:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008878:	2b09      	cmp	r3, #9
 800887a:	d912      	bls.n	80088a2 <_strtod_l+0x212>
 800887c:	2301      	movs	r3, #1
 800887e:	e7c2      	b.n	8008806 <_strtod_l+0x176>
 8008880:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	9217      	str	r2, [sp, #92]	; 0x5c
 8008886:	785a      	ldrb	r2, [r3, #1]
 8008888:	3001      	adds	r0, #1
 800888a:	2a30      	cmp	r2, #48	; 0x30
 800888c:	d0f8      	beq.n	8008880 <_strtod_l+0x1f0>
 800888e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008892:	2b08      	cmp	r3, #8
 8008894:	f200 84d9 	bhi.w	800924a <_strtod_l+0xbba>
 8008898:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800889a:	9005      	str	r0, [sp, #20]
 800889c:	2000      	movs	r0, #0
 800889e:	9308      	str	r3, [sp, #32]
 80088a0:	4605      	mov	r5, r0
 80088a2:	3a30      	subs	r2, #48	; 0x30
 80088a4:	f100 0301 	add.w	r3, r0, #1
 80088a8:	d014      	beq.n	80088d4 <_strtod_l+0x244>
 80088aa:	9905      	ldr	r1, [sp, #20]
 80088ac:	4419      	add	r1, r3
 80088ae:	9105      	str	r1, [sp, #20]
 80088b0:	462b      	mov	r3, r5
 80088b2:	eb00 0e05 	add.w	lr, r0, r5
 80088b6:	210a      	movs	r1, #10
 80088b8:	4573      	cmp	r3, lr
 80088ba:	d113      	bne.n	80088e4 <_strtod_l+0x254>
 80088bc:	182b      	adds	r3, r5, r0
 80088be:	2b08      	cmp	r3, #8
 80088c0:	f105 0501 	add.w	r5, r5, #1
 80088c4:	4405      	add	r5, r0
 80088c6:	dc1c      	bgt.n	8008902 <_strtod_l+0x272>
 80088c8:	9907      	ldr	r1, [sp, #28]
 80088ca:	230a      	movs	r3, #10
 80088cc:	fb03 2301 	mla	r3, r3, r1, r2
 80088d0:	9307      	str	r3, [sp, #28]
 80088d2:	2300      	movs	r3, #0
 80088d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80088d6:	1c51      	adds	r1, r2, #1
 80088d8:	9117      	str	r1, [sp, #92]	; 0x5c
 80088da:	7852      	ldrb	r2, [r2, #1]
 80088dc:	4618      	mov	r0, r3
 80088de:	e7c9      	b.n	8008874 <_strtod_l+0x1e4>
 80088e0:	4638      	mov	r0, r7
 80088e2:	e7d2      	b.n	800888a <_strtod_l+0x1fa>
 80088e4:	2b08      	cmp	r3, #8
 80088e6:	dc04      	bgt.n	80088f2 <_strtod_l+0x262>
 80088e8:	9e07      	ldr	r6, [sp, #28]
 80088ea:	434e      	muls	r6, r1
 80088ec:	9607      	str	r6, [sp, #28]
 80088ee:	3301      	adds	r3, #1
 80088f0:	e7e2      	b.n	80088b8 <_strtod_l+0x228>
 80088f2:	f103 0c01 	add.w	ip, r3, #1
 80088f6:	f1bc 0f10 	cmp.w	ip, #16
 80088fa:	bfd8      	it	le
 80088fc:	fb01 f909 	mulle.w	r9, r1, r9
 8008900:	e7f5      	b.n	80088ee <_strtod_l+0x25e>
 8008902:	2d10      	cmp	r5, #16
 8008904:	bfdc      	itt	le
 8008906:	230a      	movle	r3, #10
 8008908:	fb03 2909 	mlale	r9, r3, r9, r2
 800890c:	e7e1      	b.n	80088d2 <_strtod_l+0x242>
 800890e:	2300      	movs	r3, #0
 8008910:	9305      	str	r3, [sp, #20]
 8008912:	2301      	movs	r3, #1
 8008914:	e77c      	b.n	8008810 <_strtod_l+0x180>
 8008916:	f04f 0c00 	mov.w	ip, #0
 800891a:	f108 0202 	add.w	r2, r8, #2
 800891e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008920:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008924:	e785      	b.n	8008832 <_strtod_l+0x1a2>
 8008926:	f04f 0c01 	mov.w	ip, #1
 800892a:	e7f6      	b.n	800891a <_strtod_l+0x28a>
 800892c:	0800cb9c 	.word	0x0800cb9c
 8008930:	0800c8f0 	.word	0x0800c8f0
 8008934:	7ff00000 	.word	0x7ff00000
 8008938:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800893a:	1c51      	adds	r1, r2, #1
 800893c:	9117      	str	r1, [sp, #92]	; 0x5c
 800893e:	7852      	ldrb	r2, [r2, #1]
 8008940:	2a30      	cmp	r2, #48	; 0x30
 8008942:	d0f9      	beq.n	8008938 <_strtod_l+0x2a8>
 8008944:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008948:	2908      	cmp	r1, #8
 800894a:	f63f af79 	bhi.w	8008840 <_strtod_l+0x1b0>
 800894e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008952:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008954:	9206      	str	r2, [sp, #24]
 8008956:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008958:	1c51      	adds	r1, r2, #1
 800895a:	9117      	str	r1, [sp, #92]	; 0x5c
 800895c:	7852      	ldrb	r2, [r2, #1]
 800895e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008962:	2e09      	cmp	r6, #9
 8008964:	d937      	bls.n	80089d6 <_strtod_l+0x346>
 8008966:	9e06      	ldr	r6, [sp, #24]
 8008968:	1b89      	subs	r1, r1, r6
 800896a:	2908      	cmp	r1, #8
 800896c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008970:	dc02      	bgt.n	8008978 <_strtod_l+0x2e8>
 8008972:	4576      	cmp	r6, lr
 8008974:	bfa8      	it	ge
 8008976:	4676      	movge	r6, lr
 8008978:	f1bc 0f00 	cmp.w	ip, #0
 800897c:	d000      	beq.n	8008980 <_strtod_l+0x2f0>
 800897e:	4276      	negs	r6, r6
 8008980:	2d00      	cmp	r5, #0
 8008982:	d14d      	bne.n	8008a20 <_strtod_l+0x390>
 8008984:	9904      	ldr	r1, [sp, #16]
 8008986:	4301      	orrs	r1, r0
 8008988:	f47f aec6 	bne.w	8008718 <_strtod_l+0x88>
 800898c:	2b00      	cmp	r3, #0
 800898e:	f47f aee1 	bne.w	8008754 <_strtod_l+0xc4>
 8008992:	2a69      	cmp	r2, #105	; 0x69
 8008994:	d027      	beq.n	80089e6 <_strtod_l+0x356>
 8008996:	dc24      	bgt.n	80089e2 <_strtod_l+0x352>
 8008998:	2a49      	cmp	r2, #73	; 0x49
 800899a:	d024      	beq.n	80089e6 <_strtod_l+0x356>
 800899c:	2a4e      	cmp	r2, #78	; 0x4e
 800899e:	f47f aed9 	bne.w	8008754 <_strtod_l+0xc4>
 80089a2:	499f      	ldr	r1, [pc, #636]	; (8008c20 <_strtod_l+0x590>)
 80089a4:	a817      	add	r0, sp, #92	; 0x5c
 80089a6:	f002 f8d7 	bl	800ab58 <__match>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	f43f aed2 	beq.w	8008754 <_strtod_l+0xc4>
 80089b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	2b28      	cmp	r3, #40	; 0x28
 80089b6:	d12d      	bne.n	8008a14 <_strtod_l+0x384>
 80089b8:	499a      	ldr	r1, [pc, #616]	; (8008c24 <_strtod_l+0x594>)
 80089ba:	aa1a      	add	r2, sp, #104	; 0x68
 80089bc:	a817      	add	r0, sp, #92	; 0x5c
 80089be:	f002 f8df 	bl	800ab80 <__hexnan>
 80089c2:	2805      	cmp	r0, #5
 80089c4:	d126      	bne.n	8008a14 <_strtod_l+0x384>
 80089c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80089c8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80089cc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80089d0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80089d4:	e6a0      	b.n	8008718 <_strtod_l+0x88>
 80089d6:	210a      	movs	r1, #10
 80089d8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80089dc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80089e0:	e7b9      	b.n	8008956 <_strtod_l+0x2c6>
 80089e2:	2a6e      	cmp	r2, #110	; 0x6e
 80089e4:	e7db      	b.n	800899e <_strtod_l+0x30e>
 80089e6:	4990      	ldr	r1, [pc, #576]	; (8008c28 <_strtod_l+0x598>)
 80089e8:	a817      	add	r0, sp, #92	; 0x5c
 80089ea:	f002 f8b5 	bl	800ab58 <__match>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	f43f aeb0 	beq.w	8008754 <_strtod_l+0xc4>
 80089f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089f6:	498d      	ldr	r1, [pc, #564]	; (8008c2c <_strtod_l+0x59c>)
 80089f8:	3b01      	subs	r3, #1
 80089fa:	a817      	add	r0, sp, #92	; 0x5c
 80089fc:	9317      	str	r3, [sp, #92]	; 0x5c
 80089fe:	f002 f8ab 	bl	800ab58 <__match>
 8008a02:	b910      	cbnz	r0, 8008a0a <_strtod_l+0x37a>
 8008a04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a06:	3301      	adds	r3, #1
 8008a08:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a0a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008c3c <_strtod_l+0x5ac>
 8008a0e:	f04f 0a00 	mov.w	sl, #0
 8008a12:	e681      	b.n	8008718 <_strtod_l+0x88>
 8008a14:	4886      	ldr	r0, [pc, #536]	; (8008c30 <_strtod_l+0x5a0>)
 8008a16:	f003 fcaf 	bl	800c378 <nan>
 8008a1a:	ec5b ab10 	vmov	sl, fp, d0
 8008a1e:	e67b      	b.n	8008718 <_strtod_l+0x88>
 8008a20:	9b05      	ldr	r3, [sp, #20]
 8008a22:	9807      	ldr	r0, [sp, #28]
 8008a24:	1af3      	subs	r3, r6, r3
 8008a26:	2f00      	cmp	r7, #0
 8008a28:	bf08      	it	eq
 8008a2a:	462f      	moveq	r7, r5
 8008a2c:	2d10      	cmp	r5, #16
 8008a2e:	9306      	str	r3, [sp, #24]
 8008a30:	46a8      	mov	r8, r5
 8008a32:	bfa8      	it	ge
 8008a34:	f04f 0810 	movge.w	r8, #16
 8008a38:	f7f7 fd64 	bl	8000504 <__aeabi_ui2d>
 8008a3c:	2d09      	cmp	r5, #9
 8008a3e:	4682      	mov	sl, r0
 8008a40:	468b      	mov	fp, r1
 8008a42:	dd13      	ble.n	8008a6c <_strtod_l+0x3dc>
 8008a44:	4b7b      	ldr	r3, [pc, #492]	; (8008c34 <_strtod_l+0x5a4>)
 8008a46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008a4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008a4e:	f7f7 fdd3 	bl	80005f8 <__aeabi_dmul>
 8008a52:	4682      	mov	sl, r0
 8008a54:	4648      	mov	r0, r9
 8008a56:	468b      	mov	fp, r1
 8008a58:	f7f7 fd54 	bl	8000504 <__aeabi_ui2d>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4650      	mov	r0, sl
 8008a62:	4659      	mov	r1, fp
 8008a64:	f7f7 fc12 	bl	800028c <__adddf3>
 8008a68:	4682      	mov	sl, r0
 8008a6a:	468b      	mov	fp, r1
 8008a6c:	2d0f      	cmp	r5, #15
 8008a6e:	dc38      	bgt.n	8008ae2 <_strtod_l+0x452>
 8008a70:	9b06      	ldr	r3, [sp, #24]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f43f ae50 	beq.w	8008718 <_strtod_l+0x88>
 8008a78:	dd24      	ble.n	8008ac4 <_strtod_l+0x434>
 8008a7a:	2b16      	cmp	r3, #22
 8008a7c:	dc0b      	bgt.n	8008a96 <_strtod_l+0x406>
 8008a7e:	496d      	ldr	r1, [pc, #436]	; (8008c34 <_strtod_l+0x5a4>)
 8008a80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a88:	4652      	mov	r2, sl
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	f7f7 fdb4 	bl	80005f8 <__aeabi_dmul>
 8008a90:	4682      	mov	sl, r0
 8008a92:	468b      	mov	fp, r1
 8008a94:	e640      	b.n	8008718 <_strtod_l+0x88>
 8008a96:	9a06      	ldr	r2, [sp, #24]
 8008a98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	db20      	blt.n	8008ae2 <_strtod_l+0x452>
 8008aa0:	4c64      	ldr	r4, [pc, #400]	; (8008c34 <_strtod_l+0x5a4>)
 8008aa2:	f1c5 050f 	rsb	r5, r5, #15
 8008aa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008aaa:	4652      	mov	r2, sl
 8008aac:	465b      	mov	r3, fp
 8008aae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ab2:	f7f7 fda1 	bl	80005f8 <__aeabi_dmul>
 8008ab6:	9b06      	ldr	r3, [sp, #24]
 8008ab8:	1b5d      	subs	r5, r3, r5
 8008aba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008abe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008ac2:	e7e3      	b.n	8008a8c <_strtod_l+0x3fc>
 8008ac4:	9b06      	ldr	r3, [sp, #24]
 8008ac6:	3316      	adds	r3, #22
 8008ac8:	db0b      	blt.n	8008ae2 <_strtod_l+0x452>
 8008aca:	9b05      	ldr	r3, [sp, #20]
 8008acc:	1b9e      	subs	r6, r3, r6
 8008ace:	4b59      	ldr	r3, [pc, #356]	; (8008c34 <_strtod_l+0x5a4>)
 8008ad0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008ad4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ad8:	4650      	mov	r0, sl
 8008ada:	4659      	mov	r1, fp
 8008adc:	f7f7 feb6 	bl	800084c <__aeabi_ddiv>
 8008ae0:	e7d6      	b.n	8008a90 <_strtod_l+0x400>
 8008ae2:	9b06      	ldr	r3, [sp, #24]
 8008ae4:	eba5 0808 	sub.w	r8, r5, r8
 8008ae8:	4498      	add	r8, r3
 8008aea:	f1b8 0f00 	cmp.w	r8, #0
 8008aee:	dd74      	ble.n	8008bda <_strtod_l+0x54a>
 8008af0:	f018 030f 	ands.w	r3, r8, #15
 8008af4:	d00a      	beq.n	8008b0c <_strtod_l+0x47c>
 8008af6:	494f      	ldr	r1, [pc, #316]	; (8008c34 <_strtod_l+0x5a4>)
 8008af8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008afc:	4652      	mov	r2, sl
 8008afe:	465b      	mov	r3, fp
 8008b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b04:	f7f7 fd78 	bl	80005f8 <__aeabi_dmul>
 8008b08:	4682      	mov	sl, r0
 8008b0a:	468b      	mov	fp, r1
 8008b0c:	f038 080f 	bics.w	r8, r8, #15
 8008b10:	d04f      	beq.n	8008bb2 <_strtod_l+0x522>
 8008b12:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008b16:	dd22      	ble.n	8008b5e <_strtod_l+0x4ce>
 8008b18:	2500      	movs	r5, #0
 8008b1a:	462e      	mov	r6, r5
 8008b1c:	9507      	str	r5, [sp, #28]
 8008b1e:	9505      	str	r5, [sp, #20]
 8008b20:	2322      	movs	r3, #34	; 0x22
 8008b22:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008c3c <_strtod_l+0x5ac>
 8008b26:	6023      	str	r3, [r4, #0]
 8008b28:	f04f 0a00 	mov.w	sl, #0
 8008b2c:	9b07      	ldr	r3, [sp, #28]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f43f adf2 	beq.w	8008718 <_strtod_l+0x88>
 8008b34:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b36:	4620      	mov	r0, r4
 8008b38:	f002 f99c 	bl	800ae74 <_Bfree>
 8008b3c:	9905      	ldr	r1, [sp, #20]
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f002 f998 	bl	800ae74 <_Bfree>
 8008b44:	4631      	mov	r1, r6
 8008b46:	4620      	mov	r0, r4
 8008b48:	f002 f994 	bl	800ae74 <_Bfree>
 8008b4c:	9907      	ldr	r1, [sp, #28]
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f002 f990 	bl	800ae74 <_Bfree>
 8008b54:	4629      	mov	r1, r5
 8008b56:	4620      	mov	r0, r4
 8008b58:	f002 f98c 	bl	800ae74 <_Bfree>
 8008b5c:	e5dc      	b.n	8008718 <_strtod_l+0x88>
 8008b5e:	4b36      	ldr	r3, [pc, #216]	; (8008c38 <_strtod_l+0x5a8>)
 8008b60:	9304      	str	r3, [sp, #16]
 8008b62:	2300      	movs	r3, #0
 8008b64:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008b68:	4650      	mov	r0, sl
 8008b6a:	4659      	mov	r1, fp
 8008b6c:	4699      	mov	r9, r3
 8008b6e:	f1b8 0f01 	cmp.w	r8, #1
 8008b72:	dc21      	bgt.n	8008bb8 <_strtod_l+0x528>
 8008b74:	b10b      	cbz	r3, 8008b7a <_strtod_l+0x4ea>
 8008b76:	4682      	mov	sl, r0
 8008b78:	468b      	mov	fp, r1
 8008b7a:	4b2f      	ldr	r3, [pc, #188]	; (8008c38 <_strtod_l+0x5a8>)
 8008b7c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008b80:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008b84:	4652      	mov	r2, sl
 8008b86:	465b      	mov	r3, fp
 8008b88:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008b8c:	f7f7 fd34 	bl	80005f8 <__aeabi_dmul>
 8008b90:	4b2a      	ldr	r3, [pc, #168]	; (8008c3c <_strtod_l+0x5ac>)
 8008b92:	460a      	mov	r2, r1
 8008b94:	400b      	ands	r3, r1
 8008b96:	492a      	ldr	r1, [pc, #168]	; (8008c40 <_strtod_l+0x5b0>)
 8008b98:	428b      	cmp	r3, r1
 8008b9a:	4682      	mov	sl, r0
 8008b9c:	d8bc      	bhi.n	8008b18 <_strtod_l+0x488>
 8008b9e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008ba2:	428b      	cmp	r3, r1
 8008ba4:	bf86      	itte	hi
 8008ba6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008c44 <_strtod_l+0x5b4>
 8008baa:	f04f 3aff 	movhi.w	sl, #4294967295
 8008bae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	9304      	str	r3, [sp, #16]
 8008bb6:	e084      	b.n	8008cc2 <_strtod_l+0x632>
 8008bb8:	f018 0f01 	tst.w	r8, #1
 8008bbc:	d005      	beq.n	8008bca <_strtod_l+0x53a>
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	f7f7 fd18 	bl	80005f8 <__aeabi_dmul>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	9a04      	ldr	r2, [sp, #16]
 8008bcc:	3208      	adds	r2, #8
 8008bce:	f109 0901 	add.w	r9, r9, #1
 8008bd2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008bd6:	9204      	str	r2, [sp, #16]
 8008bd8:	e7c9      	b.n	8008b6e <_strtod_l+0x4de>
 8008bda:	d0ea      	beq.n	8008bb2 <_strtod_l+0x522>
 8008bdc:	f1c8 0800 	rsb	r8, r8, #0
 8008be0:	f018 020f 	ands.w	r2, r8, #15
 8008be4:	d00a      	beq.n	8008bfc <_strtod_l+0x56c>
 8008be6:	4b13      	ldr	r3, [pc, #76]	; (8008c34 <_strtod_l+0x5a4>)
 8008be8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bec:	4650      	mov	r0, sl
 8008bee:	4659      	mov	r1, fp
 8008bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf4:	f7f7 fe2a 	bl	800084c <__aeabi_ddiv>
 8008bf8:	4682      	mov	sl, r0
 8008bfa:	468b      	mov	fp, r1
 8008bfc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008c00:	d0d7      	beq.n	8008bb2 <_strtod_l+0x522>
 8008c02:	f1b8 0f1f 	cmp.w	r8, #31
 8008c06:	dd1f      	ble.n	8008c48 <_strtod_l+0x5b8>
 8008c08:	2500      	movs	r5, #0
 8008c0a:	462e      	mov	r6, r5
 8008c0c:	9507      	str	r5, [sp, #28]
 8008c0e:	9505      	str	r5, [sp, #20]
 8008c10:	2322      	movs	r3, #34	; 0x22
 8008c12:	f04f 0a00 	mov.w	sl, #0
 8008c16:	f04f 0b00 	mov.w	fp, #0
 8008c1a:	6023      	str	r3, [r4, #0]
 8008c1c:	e786      	b.n	8008b2c <_strtod_l+0x49c>
 8008c1e:	bf00      	nop
 8008c20:	0800c8c5 	.word	0x0800c8c5
 8008c24:	0800c904 	.word	0x0800c904
 8008c28:	0800c8bd 	.word	0x0800c8bd
 8008c2c:	0800ca44 	.word	0x0800ca44
 8008c30:	0800cd73 	.word	0x0800cd73
 8008c34:	0800cc38 	.word	0x0800cc38
 8008c38:	0800cc10 	.word	0x0800cc10
 8008c3c:	7ff00000 	.word	0x7ff00000
 8008c40:	7ca00000 	.word	0x7ca00000
 8008c44:	7fefffff 	.word	0x7fefffff
 8008c48:	f018 0310 	ands.w	r3, r8, #16
 8008c4c:	bf18      	it	ne
 8008c4e:	236a      	movne	r3, #106	; 0x6a
 8008c50:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009000 <_strtod_l+0x970>
 8008c54:	9304      	str	r3, [sp, #16]
 8008c56:	4650      	mov	r0, sl
 8008c58:	4659      	mov	r1, fp
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	f018 0f01 	tst.w	r8, #1
 8008c60:	d004      	beq.n	8008c6c <_strtod_l+0x5dc>
 8008c62:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c66:	f7f7 fcc7 	bl	80005f8 <__aeabi_dmul>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008c70:	f109 0908 	add.w	r9, r9, #8
 8008c74:	d1f2      	bne.n	8008c5c <_strtod_l+0x5cc>
 8008c76:	b10b      	cbz	r3, 8008c7c <_strtod_l+0x5ec>
 8008c78:	4682      	mov	sl, r0
 8008c7a:	468b      	mov	fp, r1
 8008c7c:	9b04      	ldr	r3, [sp, #16]
 8008c7e:	b1c3      	cbz	r3, 8008cb2 <_strtod_l+0x622>
 8008c80:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008c84:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	4659      	mov	r1, fp
 8008c8c:	dd11      	ble.n	8008cb2 <_strtod_l+0x622>
 8008c8e:	2b1f      	cmp	r3, #31
 8008c90:	f340 8124 	ble.w	8008edc <_strtod_l+0x84c>
 8008c94:	2b34      	cmp	r3, #52	; 0x34
 8008c96:	bfde      	ittt	le
 8008c98:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008c9c:	f04f 33ff 	movle.w	r3, #4294967295
 8008ca0:	fa03 f202 	lslle.w	r2, r3, r2
 8008ca4:	f04f 0a00 	mov.w	sl, #0
 8008ca8:	bfcc      	ite	gt
 8008caa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008cae:	ea02 0b01 	andle.w	fp, r2, r1
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	4650      	mov	r0, sl
 8008cb8:	4659      	mov	r1, fp
 8008cba:	f7f7 ff05 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d1a2      	bne.n	8008c08 <_strtod_l+0x578>
 8008cc2:	9b07      	ldr	r3, [sp, #28]
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	9908      	ldr	r1, [sp, #32]
 8008cc8:	462b      	mov	r3, r5
 8008cca:	463a      	mov	r2, r7
 8008ccc:	4620      	mov	r0, r4
 8008cce:	f002 f939 	bl	800af44 <__s2b>
 8008cd2:	9007      	str	r0, [sp, #28]
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f43f af1f 	beq.w	8008b18 <_strtod_l+0x488>
 8008cda:	9b05      	ldr	r3, [sp, #20]
 8008cdc:	1b9e      	subs	r6, r3, r6
 8008cde:	9b06      	ldr	r3, [sp, #24]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	bfb4      	ite	lt
 8008ce4:	4633      	movlt	r3, r6
 8008ce6:	2300      	movge	r3, #0
 8008ce8:	930c      	str	r3, [sp, #48]	; 0x30
 8008cea:	9b06      	ldr	r3, [sp, #24]
 8008cec:	2500      	movs	r5, #0
 8008cee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008cf2:	9312      	str	r3, [sp, #72]	; 0x48
 8008cf4:	462e      	mov	r6, r5
 8008cf6:	9b07      	ldr	r3, [sp, #28]
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	6859      	ldr	r1, [r3, #4]
 8008cfc:	f002 f87a 	bl	800adf4 <_Balloc>
 8008d00:	9005      	str	r0, [sp, #20]
 8008d02:	2800      	cmp	r0, #0
 8008d04:	f43f af0c 	beq.w	8008b20 <_strtod_l+0x490>
 8008d08:	9b07      	ldr	r3, [sp, #28]
 8008d0a:	691a      	ldr	r2, [r3, #16]
 8008d0c:	3202      	adds	r2, #2
 8008d0e:	f103 010c 	add.w	r1, r3, #12
 8008d12:	0092      	lsls	r2, r2, #2
 8008d14:	300c      	adds	r0, #12
 8008d16:	f7fe fc6f 	bl	80075f8 <memcpy>
 8008d1a:	ec4b ab10 	vmov	d0, sl, fp
 8008d1e:	aa1a      	add	r2, sp, #104	; 0x68
 8008d20:	a919      	add	r1, sp, #100	; 0x64
 8008d22:	4620      	mov	r0, r4
 8008d24:	f002 fc54 	bl	800b5d0 <__d2b>
 8008d28:	ec4b ab18 	vmov	d8, sl, fp
 8008d2c:	9018      	str	r0, [sp, #96]	; 0x60
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	f43f aef6 	beq.w	8008b20 <_strtod_l+0x490>
 8008d34:	2101      	movs	r1, #1
 8008d36:	4620      	mov	r0, r4
 8008d38:	f002 f99e 	bl	800b078 <__i2b>
 8008d3c:	4606      	mov	r6, r0
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	f43f aeee 	beq.w	8008b20 <_strtod_l+0x490>
 8008d44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d46:	9904      	ldr	r1, [sp, #16]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	bfab      	itete	ge
 8008d4c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008d4e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008d50:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008d52:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008d56:	bfac      	ite	ge
 8008d58:	eb03 0902 	addge.w	r9, r3, r2
 8008d5c:	1ad7      	sublt	r7, r2, r3
 8008d5e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d60:	eba3 0801 	sub.w	r8, r3, r1
 8008d64:	4490      	add	r8, r2
 8008d66:	4ba1      	ldr	r3, [pc, #644]	; (8008fec <_strtod_l+0x95c>)
 8008d68:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d6c:	4598      	cmp	r8, r3
 8008d6e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008d72:	f280 80c7 	bge.w	8008f04 <_strtod_l+0x874>
 8008d76:	eba3 0308 	sub.w	r3, r3, r8
 8008d7a:	2b1f      	cmp	r3, #31
 8008d7c:	eba2 0203 	sub.w	r2, r2, r3
 8008d80:	f04f 0101 	mov.w	r1, #1
 8008d84:	f300 80b1 	bgt.w	8008eea <_strtod_l+0x85a>
 8008d88:	fa01 f303 	lsl.w	r3, r1, r3
 8008d8c:	930d      	str	r3, [sp, #52]	; 0x34
 8008d8e:	2300      	movs	r3, #0
 8008d90:	9308      	str	r3, [sp, #32]
 8008d92:	eb09 0802 	add.w	r8, r9, r2
 8008d96:	9b04      	ldr	r3, [sp, #16]
 8008d98:	45c1      	cmp	r9, r8
 8008d9a:	4417      	add	r7, r2
 8008d9c:	441f      	add	r7, r3
 8008d9e:	464b      	mov	r3, r9
 8008da0:	bfa8      	it	ge
 8008da2:	4643      	movge	r3, r8
 8008da4:	42bb      	cmp	r3, r7
 8008da6:	bfa8      	it	ge
 8008da8:	463b      	movge	r3, r7
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	bfc2      	ittt	gt
 8008dae:	eba8 0803 	subgt.w	r8, r8, r3
 8008db2:	1aff      	subgt	r7, r7, r3
 8008db4:	eba9 0903 	subgt.w	r9, r9, r3
 8008db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	dd17      	ble.n	8008dee <_strtod_l+0x75e>
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f002 fa18 	bl	800b1f8 <__pow5mult>
 8008dc8:	4606      	mov	r6, r0
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	f43f aea8 	beq.w	8008b20 <_strtod_l+0x490>
 8008dd0:	4601      	mov	r1, r0
 8008dd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f002 f965 	bl	800b0a4 <__multiply>
 8008dda:	900b      	str	r0, [sp, #44]	; 0x2c
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	f43f ae9f 	beq.w	8008b20 <_strtod_l+0x490>
 8008de2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008de4:	4620      	mov	r0, r4
 8008de6:	f002 f845 	bl	800ae74 <_Bfree>
 8008dea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dec:	9318      	str	r3, [sp, #96]	; 0x60
 8008dee:	f1b8 0f00 	cmp.w	r8, #0
 8008df2:	f300 808c 	bgt.w	8008f0e <_strtod_l+0x87e>
 8008df6:	9b06      	ldr	r3, [sp, #24]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	dd08      	ble.n	8008e0e <_strtod_l+0x77e>
 8008dfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008dfe:	9905      	ldr	r1, [sp, #20]
 8008e00:	4620      	mov	r0, r4
 8008e02:	f002 f9f9 	bl	800b1f8 <__pow5mult>
 8008e06:	9005      	str	r0, [sp, #20]
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	f43f ae89 	beq.w	8008b20 <_strtod_l+0x490>
 8008e0e:	2f00      	cmp	r7, #0
 8008e10:	dd08      	ble.n	8008e24 <_strtod_l+0x794>
 8008e12:	9905      	ldr	r1, [sp, #20]
 8008e14:	463a      	mov	r2, r7
 8008e16:	4620      	mov	r0, r4
 8008e18:	f002 fa48 	bl	800b2ac <__lshift>
 8008e1c:	9005      	str	r0, [sp, #20]
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	f43f ae7e 	beq.w	8008b20 <_strtod_l+0x490>
 8008e24:	f1b9 0f00 	cmp.w	r9, #0
 8008e28:	dd08      	ble.n	8008e3c <_strtod_l+0x7ac>
 8008e2a:	4631      	mov	r1, r6
 8008e2c:	464a      	mov	r2, r9
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f002 fa3c 	bl	800b2ac <__lshift>
 8008e34:	4606      	mov	r6, r0
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f43f ae72 	beq.w	8008b20 <_strtod_l+0x490>
 8008e3c:	9a05      	ldr	r2, [sp, #20]
 8008e3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e40:	4620      	mov	r0, r4
 8008e42:	f002 fabf 	bl	800b3c4 <__mdiff>
 8008e46:	4605      	mov	r5, r0
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	f43f ae69 	beq.w	8008b20 <_strtod_l+0x490>
 8008e4e:	68c3      	ldr	r3, [r0, #12]
 8008e50:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e52:	2300      	movs	r3, #0
 8008e54:	60c3      	str	r3, [r0, #12]
 8008e56:	4631      	mov	r1, r6
 8008e58:	f002 fa98 	bl	800b38c <__mcmp>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	da60      	bge.n	8008f22 <_strtod_l+0x892>
 8008e60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e62:	ea53 030a 	orrs.w	r3, r3, sl
 8008e66:	f040 8082 	bne.w	8008f6e <_strtod_l+0x8de>
 8008e6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d17d      	bne.n	8008f6e <_strtod_l+0x8de>
 8008e72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e76:	0d1b      	lsrs	r3, r3, #20
 8008e78:	051b      	lsls	r3, r3, #20
 8008e7a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008e7e:	d976      	bls.n	8008f6e <_strtod_l+0x8de>
 8008e80:	696b      	ldr	r3, [r5, #20]
 8008e82:	b913      	cbnz	r3, 8008e8a <_strtod_l+0x7fa>
 8008e84:	692b      	ldr	r3, [r5, #16]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	dd71      	ble.n	8008f6e <_strtod_l+0x8de>
 8008e8a:	4629      	mov	r1, r5
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f002 fa0c 	bl	800b2ac <__lshift>
 8008e94:	4631      	mov	r1, r6
 8008e96:	4605      	mov	r5, r0
 8008e98:	f002 fa78 	bl	800b38c <__mcmp>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	dd66      	ble.n	8008f6e <_strtod_l+0x8de>
 8008ea0:	9904      	ldr	r1, [sp, #16]
 8008ea2:	4a53      	ldr	r2, [pc, #332]	; (8008ff0 <_strtod_l+0x960>)
 8008ea4:	465b      	mov	r3, fp
 8008ea6:	2900      	cmp	r1, #0
 8008ea8:	f000 8081 	beq.w	8008fae <_strtod_l+0x91e>
 8008eac:	ea02 010b 	and.w	r1, r2, fp
 8008eb0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008eb4:	dc7b      	bgt.n	8008fae <_strtod_l+0x91e>
 8008eb6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008eba:	f77f aea9 	ble.w	8008c10 <_strtod_l+0x580>
 8008ebe:	4b4d      	ldr	r3, [pc, #308]	; (8008ff4 <_strtod_l+0x964>)
 8008ec0:	4650      	mov	r0, sl
 8008ec2:	4659      	mov	r1, fp
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f7f7 fb97 	bl	80005f8 <__aeabi_dmul>
 8008eca:	460b      	mov	r3, r1
 8008ecc:	4303      	orrs	r3, r0
 8008ece:	bf08      	it	eq
 8008ed0:	2322      	moveq	r3, #34	; 0x22
 8008ed2:	4682      	mov	sl, r0
 8008ed4:	468b      	mov	fp, r1
 8008ed6:	bf08      	it	eq
 8008ed8:	6023      	streq	r3, [r4, #0]
 8008eda:	e62b      	b.n	8008b34 <_strtod_l+0x4a4>
 8008edc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee4:	ea03 0a0a 	and.w	sl, r3, sl
 8008ee8:	e6e3      	b.n	8008cb2 <_strtod_l+0x622>
 8008eea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008eee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008ef2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008ef6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008efa:	fa01 f308 	lsl.w	r3, r1, r8
 8008efe:	9308      	str	r3, [sp, #32]
 8008f00:	910d      	str	r1, [sp, #52]	; 0x34
 8008f02:	e746      	b.n	8008d92 <_strtod_l+0x702>
 8008f04:	2300      	movs	r3, #0
 8008f06:	9308      	str	r3, [sp, #32]
 8008f08:	2301      	movs	r3, #1
 8008f0a:	930d      	str	r3, [sp, #52]	; 0x34
 8008f0c:	e741      	b.n	8008d92 <_strtod_l+0x702>
 8008f0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008f10:	4642      	mov	r2, r8
 8008f12:	4620      	mov	r0, r4
 8008f14:	f002 f9ca 	bl	800b2ac <__lshift>
 8008f18:	9018      	str	r0, [sp, #96]	; 0x60
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	f47f af6b 	bne.w	8008df6 <_strtod_l+0x766>
 8008f20:	e5fe      	b.n	8008b20 <_strtod_l+0x490>
 8008f22:	465f      	mov	r7, fp
 8008f24:	d16e      	bne.n	8009004 <_strtod_l+0x974>
 8008f26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f2c:	b342      	cbz	r2, 8008f80 <_strtod_l+0x8f0>
 8008f2e:	4a32      	ldr	r2, [pc, #200]	; (8008ff8 <_strtod_l+0x968>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d128      	bne.n	8008f86 <_strtod_l+0x8f6>
 8008f34:	9b04      	ldr	r3, [sp, #16]
 8008f36:	4651      	mov	r1, sl
 8008f38:	b1eb      	cbz	r3, 8008f76 <_strtod_l+0x8e6>
 8008f3a:	4b2d      	ldr	r3, [pc, #180]	; (8008ff0 <_strtod_l+0x960>)
 8008f3c:	403b      	ands	r3, r7
 8008f3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008f42:	f04f 32ff 	mov.w	r2, #4294967295
 8008f46:	d819      	bhi.n	8008f7c <_strtod_l+0x8ec>
 8008f48:	0d1b      	lsrs	r3, r3, #20
 8008f4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f52:	4299      	cmp	r1, r3
 8008f54:	d117      	bne.n	8008f86 <_strtod_l+0x8f6>
 8008f56:	4b29      	ldr	r3, [pc, #164]	; (8008ffc <_strtod_l+0x96c>)
 8008f58:	429f      	cmp	r7, r3
 8008f5a:	d102      	bne.n	8008f62 <_strtod_l+0x8d2>
 8008f5c:	3101      	adds	r1, #1
 8008f5e:	f43f addf 	beq.w	8008b20 <_strtod_l+0x490>
 8008f62:	4b23      	ldr	r3, [pc, #140]	; (8008ff0 <_strtod_l+0x960>)
 8008f64:	403b      	ands	r3, r7
 8008f66:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008f6a:	f04f 0a00 	mov.w	sl, #0
 8008f6e:	9b04      	ldr	r3, [sp, #16]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1a4      	bne.n	8008ebe <_strtod_l+0x82e>
 8008f74:	e5de      	b.n	8008b34 <_strtod_l+0x4a4>
 8008f76:	f04f 33ff 	mov.w	r3, #4294967295
 8008f7a:	e7ea      	b.n	8008f52 <_strtod_l+0x8c2>
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	e7e8      	b.n	8008f52 <_strtod_l+0x8c2>
 8008f80:	ea53 030a 	orrs.w	r3, r3, sl
 8008f84:	d08c      	beq.n	8008ea0 <_strtod_l+0x810>
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	b1db      	cbz	r3, 8008fc2 <_strtod_l+0x932>
 8008f8a:	423b      	tst	r3, r7
 8008f8c:	d0ef      	beq.n	8008f6e <_strtod_l+0x8de>
 8008f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f90:	9a04      	ldr	r2, [sp, #16]
 8008f92:	4650      	mov	r0, sl
 8008f94:	4659      	mov	r1, fp
 8008f96:	b1c3      	cbz	r3, 8008fca <_strtod_l+0x93a>
 8008f98:	f7ff fb5d 	bl	8008656 <sulp>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	ec51 0b18 	vmov	r0, r1, d8
 8008fa4:	f7f7 f972 	bl	800028c <__adddf3>
 8008fa8:	4682      	mov	sl, r0
 8008faa:	468b      	mov	fp, r1
 8008fac:	e7df      	b.n	8008f6e <_strtod_l+0x8de>
 8008fae:	4013      	ands	r3, r2
 8008fb0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008fb4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fb8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fbc:	f04f 3aff 	mov.w	sl, #4294967295
 8008fc0:	e7d5      	b.n	8008f6e <_strtod_l+0x8de>
 8008fc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fc4:	ea13 0f0a 	tst.w	r3, sl
 8008fc8:	e7e0      	b.n	8008f8c <_strtod_l+0x8fc>
 8008fca:	f7ff fb44 	bl	8008656 <sulp>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	ec51 0b18 	vmov	r0, r1, d8
 8008fd6:	f7f7 f957 	bl	8000288 <__aeabi_dsub>
 8008fda:	2200      	movs	r2, #0
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4682      	mov	sl, r0
 8008fe0:	468b      	mov	fp, r1
 8008fe2:	f7f7 fd71 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d0c1      	beq.n	8008f6e <_strtod_l+0x8de>
 8008fea:	e611      	b.n	8008c10 <_strtod_l+0x580>
 8008fec:	fffffc02 	.word	0xfffffc02
 8008ff0:	7ff00000 	.word	0x7ff00000
 8008ff4:	39500000 	.word	0x39500000
 8008ff8:	000fffff 	.word	0x000fffff
 8008ffc:	7fefffff 	.word	0x7fefffff
 8009000:	0800c918 	.word	0x0800c918
 8009004:	4631      	mov	r1, r6
 8009006:	4628      	mov	r0, r5
 8009008:	f002 fb3e 	bl	800b688 <__ratio>
 800900c:	ec59 8b10 	vmov	r8, r9, d0
 8009010:	ee10 0a10 	vmov	r0, s0
 8009014:	2200      	movs	r2, #0
 8009016:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800901a:	4649      	mov	r1, r9
 800901c:	f7f7 fd68 	bl	8000af0 <__aeabi_dcmple>
 8009020:	2800      	cmp	r0, #0
 8009022:	d07a      	beq.n	800911a <_strtod_l+0xa8a>
 8009024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009026:	2b00      	cmp	r3, #0
 8009028:	d04a      	beq.n	80090c0 <_strtod_l+0xa30>
 800902a:	4b95      	ldr	r3, [pc, #596]	; (8009280 <_strtod_l+0xbf0>)
 800902c:	2200      	movs	r2, #0
 800902e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009032:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009280 <_strtod_l+0xbf0>
 8009036:	f04f 0800 	mov.w	r8, #0
 800903a:	4b92      	ldr	r3, [pc, #584]	; (8009284 <_strtod_l+0xbf4>)
 800903c:	403b      	ands	r3, r7
 800903e:	930d      	str	r3, [sp, #52]	; 0x34
 8009040:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009042:	4b91      	ldr	r3, [pc, #580]	; (8009288 <_strtod_l+0xbf8>)
 8009044:	429a      	cmp	r2, r3
 8009046:	f040 80b0 	bne.w	80091aa <_strtod_l+0xb1a>
 800904a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800904e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009052:	ec4b ab10 	vmov	d0, sl, fp
 8009056:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800905a:	f002 fa3d 	bl	800b4d8 <__ulp>
 800905e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009062:	ec53 2b10 	vmov	r2, r3, d0
 8009066:	f7f7 fac7 	bl	80005f8 <__aeabi_dmul>
 800906a:	4652      	mov	r2, sl
 800906c:	465b      	mov	r3, fp
 800906e:	f7f7 f90d 	bl	800028c <__adddf3>
 8009072:	460b      	mov	r3, r1
 8009074:	4983      	ldr	r1, [pc, #524]	; (8009284 <_strtod_l+0xbf4>)
 8009076:	4a85      	ldr	r2, [pc, #532]	; (800928c <_strtod_l+0xbfc>)
 8009078:	4019      	ands	r1, r3
 800907a:	4291      	cmp	r1, r2
 800907c:	4682      	mov	sl, r0
 800907e:	d960      	bls.n	8009142 <_strtod_l+0xab2>
 8009080:	ee18 3a90 	vmov	r3, s17
 8009084:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009088:	4293      	cmp	r3, r2
 800908a:	d104      	bne.n	8009096 <_strtod_l+0xa06>
 800908c:	ee18 3a10 	vmov	r3, s16
 8009090:	3301      	adds	r3, #1
 8009092:	f43f ad45 	beq.w	8008b20 <_strtod_l+0x490>
 8009096:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009298 <_strtod_l+0xc08>
 800909a:	f04f 3aff 	mov.w	sl, #4294967295
 800909e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80090a0:	4620      	mov	r0, r4
 80090a2:	f001 fee7 	bl	800ae74 <_Bfree>
 80090a6:	9905      	ldr	r1, [sp, #20]
 80090a8:	4620      	mov	r0, r4
 80090aa:	f001 fee3 	bl	800ae74 <_Bfree>
 80090ae:	4631      	mov	r1, r6
 80090b0:	4620      	mov	r0, r4
 80090b2:	f001 fedf 	bl	800ae74 <_Bfree>
 80090b6:	4629      	mov	r1, r5
 80090b8:	4620      	mov	r0, r4
 80090ba:	f001 fedb 	bl	800ae74 <_Bfree>
 80090be:	e61a      	b.n	8008cf6 <_strtod_l+0x666>
 80090c0:	f1ba 0f00 	cmp.w	sl, #0
 80090c4:	d11b      	bne.n	80090fe <_strtod_l+0xa6e>
 80090c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090ca:	b9f3      	cbnz	r3, 800910a <_strtod_l+0xa7a>
 80090cc:	4b6c      	ldr	r3, [pc, #432]	; (8009280 <_strtod_l+0xbf0>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	4640      	mov	r0, r8
 80090d2:	4649      	mov	r1, r9
 80090d4:	f7f7 fd02 	bl	8000adc <__aeabi_dcmplt>
 80090d8:	b9d0      	cbnz	r0, 8009110 <_strtod_l+0xa80>
 80090da:	4640      	mov	r0, r8
 80090dc:	4649      	mov	r1, r9
 80090de:	4b6c      	ldr	r3, [pc, #432]	; (8009290 <_strtod_l+0xc00>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	f7f7 fa89 	bl	80005f8 <__aeabi_dmul>
 80090e6:	4680      	mov	r8, r0
 80090e8:	4689      	mov	r9, r1
 80090ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80090ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80090f2:	9315      	str	r3, [sp, #84]	; 0x54
 80090f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80090f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80090fc:	e79d      	b.n	800903a <_strtod_l+0x9aa>
 80090fe:	f1ba 0f01 	cmp.w	sl, #1
 8009102:	d102      	bne.n	800910a <_strtod_l+0xa7a>
 8009104:	2f00      	cmp	r7, #0
 8009106:	f43f ad83 	beq.w	8008c10 <_strtod_l+0x580>
 800910a:	4b62      	ldr	r3, [pc, #392]	; (8009294 <_strtod_l+0xc04>)
 800910c:	2200      	movs	r2, #0
 800910e:	e78e      	b.n	800902e <_strtod_l+0x99e>
 8009110:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009290 <_strtod_l+0xc00>
 8009114:	f04f 0800 	mov.w	r8, #0
 8009118:	e7e7      	b.n	80090ea <_strtod_l+0xa5a>
 800911a:	4b5d      	ldr	r3, [pc, #372]	; (8009290 <_strtod_l+0xc00>)
 800911c:	4640      	mov	r0, r8
 800911e:	4649      	mov	r1, r9
 8009120:	2200      	movs	r2, #0
 8009122:	f7f7 fa69 	bl	80005f8 <__aeabi_dmul>
 8009126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009128:	4680      	mov	r8, r0
 800912a:	4689      	mov	r9, r1
 800912c:	b933      	cbnz	r3, 800913c <_strtod_l+0xaac>
 800912e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009132:	900e      	str	r0, [sp, #56]	; 0x38
 8009134:	930f      	str	r3, [sp, #60]	; 0x3c
 8009136:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800913a:	e7dd      	b.n	80090f8 <_strtod_l+0xa68>
 800913c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009140:	e7f9      	b.n	8009136 <_strtod_l+0xaa6>
 8009142:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009146:	9b04      	ldr	r3, [sp, #16]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1a8      	bne.n	800909e <_strtod_l+0xa0e>
 800914c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009150:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009152:	0d1b      	lsrs	r3, r3, #20
 8009154:	051b      	lsls	r3, r3, #20
 8009156:	429a      	cmp	r2, r3
 8009158:	d1a1      	bne.n	800909e <_strtod_l+0xa0e>
 800915a:	4640      	mov	r0, r8
 800915c:	4649      	mov	r1, r9
 800915e:	f7f7 fdab 	bl	8000cb8 <__aeabi_d2lz>
 8009162:	f7f7 fa1b 	bl	800059c <__aeabi_l2d>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	4640      	mov	r0, r8
 800916c:	4649      	mov	r1, r9
 800916e:	f7f7 f88b 	bl	8000288 <__aeabi_dsub>
 8009172:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009174:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009178:	ea43 030a 	orr.w	r3, r3, sl
 800917c:	4313      	orrs	r3, r2
 800917e:	4680      	mov	r8, r0
 8009180:	4689      	mov	r9, r1
 8009182:	d055      	beq.n	8009230 <_strtod_l+0xba0>
 8009184:	a336      	add	r3, pc, #216	; (adr r3, 8009260 <_strtod_l+0xbd0>)
 8009186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918a:	f7f7 fca7 	bl	8000adc <__aeabi_dcmplt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f47f acd0 	bne.w	8008b34 <_strtod_l+0x4a4>
 8009194:	a334      	add	r3, pc, #208	; (adr r3, 8009268 <_strtod_l+0xbd8>)
 8009196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919a:	4640      	mov	r0, r8
 800919c:	4649      	mov	r1, r9
 800919e:	f7f7 fcbb 	bl	8000b18 <__aeabi_dcmpgt>
 80091a2:	2800      	cmp	r0, #0
 80091a4:	f43f af7b 	beq.w	800909e <_strtod_l+0xa0e>
 80091a8:	e4c4      	b.n	8008b34 <_strtod_l+0x4a4>
 80091aa:	9b04      	ldr	r3, [sp, #16]
 80091ac:	b333      	cbz	r3, 80091fc <_strtod_l+0xb6c>
 80091ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80091b4:	d822      	bhi.n	80091fc <_strtod_l+0xb6c>
 80091b6:	a32e      	add	r3, pc, #184	; (adr r3, 8009270 <_strtod_l+0xbe0>)
 80091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091bc:	4640      	mov	r0, r8
 80091be:	4649      	mov	r1, r9
 80091c0:	f7f7 fc96 	bl	8000af0 <__aeabi_dcmple>
 80091c4:	b1a0      	cbz	r0, 80091f0 <_strtod_l+0xb60>
 80091c6:	4649      	mov	r1, r9
 80091c8:	4640      	mov	r0, r8
 80091ca:	f7f7 fced 	bl	8000ba8 <__aeabi_d2uiz>
 80091ce:	2801      	cmp	r0, #1
 80091d0:	bf38      	it	cc
 80091d2:	2001      	movcc	r0, #1
 80091d4:	f7f7 f996 	bl	8000504 <__aeabi_ui2d>
 80091d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091da:	4680      	mov	r8, r0
 80091dc:	4689      	mov	r9, r1
 80091de:	bb23      	cbnz	r3, 800922a <_strtod_l+0xb9a>
 80091e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091e4:	9010      	str	r0, [sp, #64]	; 0x40
 80091e6:	9311      	str	r3, [sp, #68]	; 0x44
 80091e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80091ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80091f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80091f8:	1a9b      	subs	r3, r3, r2
 80091fa:	9309      	str	r3, [sp, #36]	; 0x24
 80091fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009200:	eeb0 0a48 	vmov.f32	s0, s16
 8009204:	eef0 0a68 	vmov.f32	s1, s17
 8009208:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800920c:	f002 f964 	bl	800b4d8 <__ulp>
 8009210:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009214:	ec53 2b10 	vmov	r2, r3, d0
 8009218:	f7f7 f9ee 	bl	80005f8 <__aeabi_dmul>
 800921c:	ec53 2b18 	vmov	r2, r3, d8
 8009220:	f7f7 f834 	bl	800028c <__adddf3>
 8009224:	4682      	mov	sl, r0
 8009226:	468b      	mov	fp, r1
 8009228:	e78d      	b.n	8009146 <_strtod_l+0xab6>
 800922a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800922e:	e7db      	b.n	80091e8 <_strtod_l+0xb58>
 8009230:	a311      	add	r3, pc, #68	; (adr r3, 8009278 <_strtod_l+0xbe8>)
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	f7f7 fc51 	bl	8000adc <__aeabi_dcmplt>
 800923a:	e7b2      	b.n	80091a2 <_strtod_l+0xb12>
 800923c:	2300      	movs	r3, #0
 800923e:	930a      	str	r3, [sp, #40]	; 0x28
 8009240:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009242:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009244:	6013      	str	r3, [r2, #0]
 8009246:	f7ff ba6b 	b.w	8008720 <_strtod_l+0x90>
 800924a:	2a65      	cmp	r2, #101	; 0x65
 800924c:	f43f ab5f 	beq.w	800890e <_strtod_l+0x27e>
 8009250:	2a45      	cmp	r2, #69	; 0x45
 8009252:	f43f ab5c 	beq.w	800890e <_strtod_l+0x27e>
 8009256:	2301      	movs	r3, #1
 8009258:	f7ff bb94 	b.w	8008984 <_strtod_l+0x2f4>
 800925c:	f3af 8000 	nop.w
 8009260:	94a03595 	.word	0x94a03595
 8009264:	3fdfffff 	.word	0x3fdfffff
 8009268:	35afe535 	.word	0x35afe535
 800926c:	3fe00000 	.word	0x3fe00000
 8009270:	ffc00000 	.word	0xffc00000
 8009274:	41dfffff 	.word	0x41dfffff
 8009278:	94a03595 	.word	0x94a03595
 800927c:	3fcfffff 	.word	0x3fcfffff
 8009280:	3ff00000 	.word	0x3ff00000
 8009284:	7ff00000 	.word	0x7ff00000
 8009288:	7fe00000 	.word	0x7fe00000
 800928c:	7c9fffff 	.word	0x7c9fffff
 8009290:	3fe00000 	.word	0x3fe00000
 8009294:	bff00000 	.word	0xbff00000
 8009298:	7fefffff 	.word	0x7fefffff

0800929c <_strtod_r>:
 800929c:	4b01      	ldr	r3, [pc, #4]	; (80092a4 <_strtod_r+0x8>)
 800929e:	f7ff b9f7 	b.w	8008690 <_strtod_l>
 80092a2:	bf00      	nop
 80092a4:	20000074 	.word	0x20000074

080092a8 <_strtol_l.constprop.0>:
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092ae:	d001      	beq.n	80092b4 <_strtol_l.constprop.0+0xc>
 80092b0:	2b24      	cmp	r3, #36	; 0x24
 80092b2:	d906      	bls.n	80092c2 <_strtol_l.constprop.0+0x1a>
 80092b4:	f7fe f96e 	bl	8007594 <__errno>
 80092b8:	2316      	movs	r3, #22
 80092ba:	6003      	str	r3, [r0, #0]
 80092bc:	2000      	movs	r0, #0
 80092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80093a8 <_strtol_l.constprop.0+0x100>
 80092c6:	460d      	mov	r5, r1
 80092c8:	462e      	mov	r6, r5
 80092ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 80092d2:	f017 0708 	ands.w	r7, r7, #8
 80092d6:	d1f7      	bne.n	80092c8 <_strtol_l.constprop.0+0x20>
 80092d8:	2c2d      	cmp	r4, #45	; 0x2d
 80092da:	d132      	bne.n	8009342 <_strtol_l.constprop.0+0x9a>
 80092dc:	782c      	ldrb	r4, [r5, #0]
 80092de:	2701      	movs	r7, #1
 80092e0:	1cb5      	adds	r5, r6, #2
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d05b      	beq.n	800939e <_strtol_l.constprop.0+0xf6>
 80092e6:	2b10      	cmp	r3, #16
 80092e8:	d109      	bne.n	80092fe <_strtol_l.constprop.0+0x56>
 80092ea:	2c30      	cmp	r4, #48	; 0x30
 80092ec:	d107      	bne.n	80092fe <_strtol_l.constprop.0+0x56>
 80092ee:	782c      	ldrb	r4, [r5, #0]
 80092f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80092f4:	2c58      	cmp	r4, #88	; 0x58
 80092f6:	d14d      	bne.n	8009394 <_strtol_l.constprop.0+0xec>
 80092f8:	786c      	ldrb	r4, [r5, #1]
 80092fa:	2310      	movs	r3, #16
 80092fc:	3502      	adds	r5, #2
 80092fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009302:	f108 38ff 	add.w	r8, r8, #4294967295
 8009306:	f04f 0c00 	mov.w	ip, #0
 800930a:	fbb8 f9f3 	udiv	r9, r8, r3
 800930e:	4666      	mov	r6, ip
 8009310:	fb03 8a19 	mls	sl, r3, r9, r8
 8009314:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009318:	f1be 0f09 	cmp.w	lr, #9
 800931c:	d816      	bhi.n	800934c <_strtol_l.constprop.0+0xa4>
 800931e:	4674      	mov	r4, lr
 8009320:	42a3      	cmp	r3, r4
 8009322:	dd24      	ble.n	800936e <_strtol_l.constprop.0+0xc6>
 8009324:	f1bc 0f00 	cmp.w	ip, #0
 8009328:	db1e      	blt.n	8009368 <_strtol_l.constprop.0+0xc0>
 800932a:	45b1      	cmp	r9, r6
 800932c:	d31c      	bcc.n	8009368 <_strtol_l.constprop.0+0xc0>
 800932e:	d101      	bne.n	8009334 <_strtol_l.constprop.0+0x8c>
 8009330:	45a2      	cmp	sl, r4
 8009332:	db19      	blt.n	8009368 <_strtol_l.constprop.0+0xc0>
 8009334:	fb06 4603 	mla	r6, r6, r3, r4
 8009338:	f04f 0c01 	mov.w	ip, #1
 800933c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009340:	e7e8      	b.n	8009314 <_strtol_l.constprop.0+0x6c>
 8009342:	2c2b      	cmp	r4, #43	; 0x2b
 8009344:	bf04      	itt	eq
 8009346:	782c      	ldrbeq	r4, [r5, #0]
 8009348:	1cb5      	addeq	r5, r6, #2
 800934a:	e7ca      	b.n	80092e2 <_strtol_l.constprop.0+0x3a>
 800934c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009350:	f1be 0f19 	cmp.w	lr, #25
 8009354:	d801      	bhi.n	800935a <_strtol_l.constprop.0+0xb2>
 8009356:	3c37      	subs	r4, #55	; 0x37
 8009358:	e7e2      	b.n	8009320 <_strtol_l.constprop.0+0x78>
 800935a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800935e:	f1be 0f19 	cmp.w	lr, #25
 8009362:	d804      	bhi.n	800936e <_strtol_l.constprop.0+0xc6>
 8009364:	3c57      	subs	r4, #87	; 0x57
 8009366:	e7db      	b.n	8009320 <_strtol_l.constprop.0+0x78>
 8009368:	f04f 3cff 	mov.w	ip, #4294967295
 800936c:	e7e6      	b.n	800933c <_strtol_l.constprop.0+0x94>
 800936e:	f1bc 0f00 	cmp.w	ip, #0
 8009372:	da05      	bge.n	8009380 <_strtol_l.constprop.0+0xd8>
 8009374:	2322      	movs	r3, #34	; 0x22
 8009376:	6003      	str	r3, [r0, #0]
 8009378:	4646      	mov	r6, r8
 800937a:	b942      	cbnz	r2, 800938e <_strtol_l.constprop.0+0xe6>
 800937c:	4630      	mov	r0, r6
 800937e:	e79e      	b.n	80092be <_strtol_l.constprop.0+0x16>
 8009380:	b107      	cbz	r7, 8009384 <_strtol_l.constprop.0+0xdc>
 8009382:	4276      	negs	r6, r6
 8009384:	2a00      	cmp	r2, #0
 8009386:	d0f9      	beq.n	800937c <_strtol_l.constprop.0+0xd4>
 8009388:	f1bc 0f00 	cmp.w	ip, #0
 800938c:	d000      	beq.n	8009390 <_strtol_l.constprop.0+0xe8>
 800938e:	1e69      	subs	r1, r5, #1
 8009390:	6011      	str	r1, [r2, #0]
 8009392:	e7f3      	b.n	800937c <_strtol_l.constprop.0+0xd4>
 8009394:	2430      	movs	r4, #48	; 0x30
 8009396:	2b00      	cmp	r3, #0
 8009398:	d1b1      	bne.n	80092fe <_strtol_l.constprop.0+0x56>
 800939a:	2308      	movs	r3, #8
 800939c:	e7af      	b.n	80092fe <_strtol_l.constprop.0+0x56>
 800939e:	2c30      	cmp	r4, #48	; 0x30
 80093a0:	d0a5      	beq.n	80092ee <_strtol_l.constprop.0+0x46>
 80093a2:	230a      	movs	r3, #10
 80093a4:	e7ab      	b.n	80092fe <_strtol_l.constprop.0+0x56>
 80093a6:	bf00      	nop
 80093a8:	0800c941 	.word	0x0800c941

080093ac <_strtol_r>:
 80093ac:	f7ff bf7c 	b.w	80092a8 <_strtol_l.constprop.0>

080093b0 <__swbuf_r>:
 80093b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b2:	460e      	mov	r6, r1
 80093b4:	4614      	mov	r4, r2
 80093b6:	4605      	mov	r5, r0
 80093b8:	b118      	cbz	r0, 80093c2 <__swbuf_r+0x12>
 80093ba:	6983      	ldr	r3, [r0, #24]
 80093bc:	b90b      	cbnz	r3, 80093c2 <__swbuf_r+0x12>
 80093be:	f001 f86f 	bl	800a4a0 <__sinit>
 80093c2:	4b21      	ldr	r3, [pc, #132]	; (8009448 <__swbuf_r+0x98>)
 80093c4:	429c      	cmp	r4, r3
 80093c6:	d12b      	bne.n	8009420 <__swbuf_r+0x70>
 80093c8:	686c      	ldr	r4, [r5, #4]
 80093ca:	69a3      	ldr	r3, [r4, #24]
 80093cc:	60a3      	str	r3, [r4, #8]
 80093ce:	89a3      	ldrh	r3, [r4, #12]
 80093d0:	071a      	lsls	r2, r3, #28
 80093d2:	d52f      	bpl.n	8009434 <__swbuf_r+0x84>
 80093d4:	6923      	ldr	r3, [r4, #16]
 80093d6:	b36b      	cbz	r3, 8009434 <__swbuf_r+0x84>
 80093d8:	6923      	ldr	r3, [r4, #16]
 80093da:	6820      	ldr	r0, [r4, #0]
 80093dc:	1ac0      	subs	r0, r0, r3
 80093de:	6963      	ldr	r3, [r4, #20]
 80093e0:	b2f6      	uxtb	r6, r6
 80093e2:	4283      	cmp	r3, r0
 80093e4:	4637      	mov	r7, r6
 80093e6:	dc04      	bgt.n	80093f2 <__swbuf_r+0x42>
 80093e8:	4621      	mov	r1, r4
 80093ea:	4628      	mov	r0, r5
 80093ec:	f000 ffc4 	bl	800a378 <_fflush_r>
 80093f0:	bb30      	cbnz	r0, 8009440 <__swbuf_r+0x90>
 80093f2:	68a3      	ldr	r3, [r4, #8]
 80093f4:	3b01      	subs	r3, #1
 80093f6:	60a3      	str	r3, [r4, #8]
 80093f8:	6823      	ldr	r3, [r4, #0]
 80093fa:	1c5a      	adds	r2, r3, #1
 80093fc:	6022      	str	r2, [r4, #0]
 80093fe:	701e      	strb	r6, [r3, #0]
 8009400:	6963      	ldr	r3, [r4, #20]
 8009402:	3001      	adds	r0, #1
 8009404:	4283      	cmp	r3, r0
 8009406:	d004      	beq.n	8009412 <__swbuf_r+0x62>
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	07db      	lsls	r3, r3, #31
 800940c:	d506      	bpl.n	800941c <__swbuf_r+0x6c>
 800940e:	2e0a      	cmp	r6, #10
 8009410:	d104      	bne.n	800941c <__swbuf_r+0x6c>
 8009412:	4621      	mov	r1, r4
 8009414:	4628      	mov	r0, r5
 8009416:	f000 ffaf 	bl	800a378 <_fflush_r>
 800941a:	b988      	cbnz	r0, 8009440 <__swbuf_r+0x90>
 800941c:	4638      	mov	r0, r7
 800941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009420:	4b0a      	ldr	r3, [pc, #40]	; (800944c <__swbuf_r+0x9c>)
 8009422:	429c      	cmp	r4, r3
 8009424:	d101      	bne.n	800942a <__swbuf_r+0x7a>
 8009426:	68ac      	ldr	r4, [r5, #8]
 8009428:	e7cf      	b.n	80093ca <__swbuf_r+0x1a>
 800942a:	4b09      	ldr	r3, [pc, #36]	; (8009450 <__swbuf_r+0xa0>)
 800942c:	429c      	cmp	r4, r3
 800942e:	bf08      	it	eq
 8009430:	68ec      	ldreq	r4, [r5, #12]
 8009432:	e7ca      	b.n	80093ca <__swbuf_r+0x1a>
 8009434:	4621      	mov	r1, r4
 8009436:	4628      	mov	r0, r5
 8009438:	f000 f81e 	bl	8009478 <__swsetup_r>
 800943c:	2800      	cmp	r0, #0
 800943e:	d0cb      	beq.n	80093d8 <__swbuf_r+0x28>
 8009440:	f04f 37ff 	mov.w	r7, #4294967295
 8009444:	e7ea      	b.n	800941c <__swbuf_r+0x6c>
 8009446:	bf00      	nop
 8009448:	0800caf4 	.word	0x0800caf4
 800944c:	0800cb14 	.word	0x0800cb14
 8009450:	0800cad4 	.word	0x0800cad4

08009454 <_write_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	4d07      	ldr	r5, [pc, #28]	; (8009474 <_write_r+0x20>)
 8009458:	4604      	mov	r4, r0
 800945a:	4608      	mov	r0, r1
 800945c:	4611      	mov	r1, r2
 800945e:	2200      	movs	r2, #0
 8009460:	602a      	str	r2, [r5, #0]
 8009462:	461a      	mov	r2, r3
 8009464:	f7f8 f935 	bl	80016d2 <_write>
 8009468:	1c43      	adds	r3, r0, #1
 800946a:	d102      	bne.n	8009472 <_write_r+0x1e>
 800946c:	682b      	ldr	r3, [r5, #0]
 800946e:	b103      	cbz	r3, 8009472 <_write_r+0x1e>
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	bd38      	pop	{r3, r4, r5, pc}
 8009474:	200007c8 	.word	0x200007c8

08009478 <__swsetup_r>:
 8009478:	4b32      	ldr	r3, [pc, #200]	; (8009544 <__swsetup_r+0xcc>)
 800947a:	b570      	push	{r4, r5, r6, lr}
 800947c:	681d      	ldr	r5, [r3, #0]
 800947e:	4606      	mov	r6, r0
 8009480:	460c      	mov	r4, r1
 8009482:	b125      	cbz	r5, 800948e <__swsetup_r+0x16>
 8009484:	69ab      	ldr	r3, [r5, #24]
 8009486:	b913      	cbnz	r3, 800948e <__swsetup_r+0x16>
 8009488:	4628      	mov	r0, r5
 800948a:	f001 f809 	bl	800a4a0 <__sinit>
 800948e:	4b2e      	ldr	r3, [pc, #184]	; (8009548 <__swsetup_r+0xd0>)
 8009490:	429c      	cmp	r4, r3
 8009492:	d10f      	bne.n	80094b4 <__swsetup_r+0x3c>
 8009494:	686c      	ldr	r4, [r5, #4]
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800949c:	0719      	lsls	r1, r3, #28
 800949e:	d42c      	bmi.n	80094fa <__swsetup_r+0x82>
 80094a0:	06dd      	lsls	r5, r3, #27
 80094a2:	d411      	bmi.n	80094c8 <__swsetup_r+0x50>
 80094a4:	2309      	movs	r3, #9
 80094a6:	6033      	str	r3, [r6, #0]
 80094a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094ac:	81a3      	strh	r3, [r4, #12]
 80094ae:	f04f 30ff 	mov.w	r0, #4294967295
 80094b2:	e03e      	b.n	8009532 <__swsetup_r+0xba>
 80094b4:	4b25      	ldr	r3, [pc, #148]	; (800954c <__swsetup_r+0xd4>)
 80094b6:	429c      	cmp	r4, r3
 80094b8:	d101      	bne.n	80094be <__swsetup_r+0x46>
 80094ba:	68ac      	ldr	r4, [r5, #8]
 80094bc:	e7eb      	b.n	8009496 <__swsetup_r+0x1e>
 80094be:	4b24      	ldr	r3, [pc, #144]	; (8009550 <__swsetup_r+0xd8>)
 80094c0:	429c      	cmp	r4, r3
 80094c2:	bf08      	it	eq
 80094c4:	68ec      	ldreq	r4, [r5, #12]
 80094c6:	e7e6      	b.n	8009496 <__swsetup_r+0x1e>
 80094c8:	0758      	lsls	r0, r3, #29
 80094ca:	d512      	bpl.n	80094f2 <__swsetup_r+0x7a>
 80094cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ce:	b141      	cbz	r1, 80094e2 <__swsetup_r+0x6a>
 80094d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094d4:	4299      	cmp	r1, r3
 80094d6:	d002      	beq.n	80094de <__swsetup_r+0x66>
 80094d8:	4630      	mov	r0, r6
 80094da:	f7fe f8a3 	bl	8007624 <_free_r>
 80094de:	2300      	movs	r3, #0
 80094e0:	6363      	str	r3, [r4, #52]	; 0x34
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80094e8:	81a3      	strh	r3, [r4, #12]
 80094ea:	2300      	movs	r3, #0
 80094ec:	6063      	str	r3, [r4, #4]
 80094ee:	6923      	ldr	r3, [r4, #16]
 80094f0:	6023      	str	r3, [r4, #0]
 80094f2:	89a3      	ldrh	r3, [r4, #12]
 80094f4:	f043 0308 	orr.w	r3, r3, #8
 80094f8:	81a3      	strh	r3, [r4, #12]
 80094fa:	6923      	ldr	r3, [r4, #16]
 80094fc:	b94b      	cbnz	r3, 8009512 <__swsetup_r+0x9a>
 80094fe:	89a3      	ldrh	r3, [r4, #12]
 8009500:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009508:	d003      	beq.n	8009512 <__swsetup_r+0x9a>
 800950a:	4621      	mov	r1, r4
 800950c:	4630      	mov	r0, r6
 800950e:	f001 fc13 	bl	800ad38 <__smakebuf_r>
 8009512:	89a0      	ldrh	r0, [r4, #12]
 8009514:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009518:	f010 0301 	ands.w	r3, r0, #1
 800951c:	d00a      	beq.n	8009534 <__swsetup_r+0xbc>
 800951e:	2300      	movs	r3, #0
 8009520:	60a3      	str	r3, [r4, #8]
 8009522:	6963      	ldr	r3, [r4, #20]
 8009524:	425b      	negs	r3, r3
 8009526:	61a3      	str	r3, [r4, #24]
 8009528:	6923      	ldr	r3, [r4, #16]
 800952a:	b943      	cbnz	r3, 800953e <__swsetup_r+0xc6>
 800952c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009530:	d1ba      	bne.n	80094a8 <__swsetup_r+0x30>
 8009532:	bd70      	pop	{r4, r5, r6, pc}
 8009534:	0781      	lsls	r1, r0, #30
 8009536:	bf58      	it	pl
 8009538:	6963      	ldrpl	r3, [r4, #20]
 800953a:	60a3      	str	r3, [r4, #8]
 800953c:	e7f4      	b.n	8009528 <__swsetup_r+0xb0>
 800953e:	2000      	movs	r0, #0
 8009540:	e7f7      	b.n	8009532 <__swsetup_r+0xba>
 8009542:	bf00      	nop
 8009544:	2000000c 	.word	0x2000000c
 8009548:	0800caf4 	.word	0x0800caf4
 800954c:	0800cb14 	.word	0x0800cb14
 8009550:	0800cad4 	.word	0x0800cad4

08009554 <_close_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d06      	ldr	r5, [pc, #24]	; (8009570 <_close_r+0x1c>)
 8009558:	2300      	movs	r3, #0
 800955a:	4604      	mov	r4, r0
 800955c:	4608      	mov	r0, r1
 800955e:	602b      	str	r3, [r5, #0]
 8009560:	f7f8 f8d3 	bl	800170a <_close>
 8009564:	1c43      	adds	r3, r0, #1
 8009566:	d102      	bne.n	800956e <_close_r+0x1a>
 8009568:	682b      	ldr	r3, [r5, #0]
 800956a:	b103      	cbz	r3, 800956e <_close_r+0x1a>
 800956c:	6023      	str	r3, [r4, #0]
 800956e:	bd38      	pop	{r3, r4, r5, pc}
 8009570:	200007c8 	.word	0x200007c8

08009574 <quorem>:
 8009574:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009578:	6903      	ldr	r3, [r0, #16]
 800957a:	690c      	ldr	r4, [r1, #16]
 800957c:	42a3      	cmp	r3, r4
 800957e:	4607      	mov	r7, r0
 8009580:	f2c0 8081 	blt.w	8009686 <quorem+0x112>
 8009584:	3c01      	subs	r4, #1
 8009586:	f101 0814 	add.w	r8, r1, #20
 800958a:	f100 0514 	add.w	r5, r0, #20
 800958e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009592:	9301      	str	r3, [sp, #4]
 8009594:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800959c:	3301      	adds	r3, #1
 800959e:	429a      	cmp	r2, r3
 80095a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80095ac:	d331      	bcc.n	8009612 <quorem+0x9e>
 80095ae:	f04f 0e00 	mov.w	lr, #0
 80095b2:	4640      	mov	r0, r8
 80095b4:	46ac      	mov	ip, r5
 80095b6:	46f2      	mov	sl, lr
 80095b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80095bc:	b293      	uxth	r3, r2
 80095be:	fb06 e303 	mla	r3, r6, r3, lr
 80095c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	ebaa 0303 	sub.w	r3, sl, r3
 80095cc:	f8dc a000 	ldr.w	sl, [ip]
 80095d0:	0c12      	lsrs	r2, r2, #16
 80095d2:	fa13 f38a 	uxtah	r3, r3, sl
 80095d6:	fb06 e202 	mla	r2, r6, r2, lr
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	9b00      	ldr	r3, [sp, #0]
 80095de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80095e2:	b292      	uxth	r2, r2
 80095e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80095e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80095ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80095f0:	4581      	cmp	r9, r0
 80095f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095f6:	f84c 3b04 	str.w	r3, [ip], #4
 80095fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80095fe:	d2db      	bcs.n	80095b8 <quorem+0x44>
 8009600:	f855 300b 	ldr.w	r3, [r5, fp]
 8009604:	b92b      	cbnz	r3, 8009612 <quorem+0x9e>
 8009606:	9b01      	ldr	r3, [sp, #4]
 8009608:	3b04      	subs	r3, #4
 800960a:	429d      	cmp	r5, r3
 800960c:	461a      	mov	r2, r3
 800960e:	d32e      	bcc.n	800966e <quorem+0xfa>
 8009610:	613c      	str	r4, [r7, #16]
 8009612:	4638      	mov	r0, r7
 8009614:	f001 feba 	bl	800b38c <__mcmp>
 8009618:	2800      	cmp	r0, #0
 800961a:	db24      	blt.n	8009666 <quorem+0xf2>
 800961c:	3601      	adds	r6, #1
 800961e:	4628      	mov	r0, r5
 8009620:	f04f 0c00 	mov.w	ip, #0
 8009624:	f858 2b04 	ldr.w	r2, [r8], #4
 8009628:	f8d0 e000 	ldr.w	lr, [r0]
 800962c:	b293      	uxth	r3, r2
 800962e:	ebac 0303 	sub.w	r3, ip, r3
 8009632:	0c12      	lsrs	r2, r2, #16
 8009634:	fa13 f38e 	uxtah	r3, r3, lr
 8009638:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800963c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009640:	b29b      	uxth	r3, r3
 8009642:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009646:	45c1      	cmp	r9, r8
 8009648:	f840 3b04 	str.w	r3, [r0], #4
 800964c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009650:	d2e8      	bcs.n	8009624 <quorem+0xb0>
 8009652:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009656:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800965a:	b922      	cbnz	r2, 8009666 <quorem+0xf2>
 800965c:	3b04      	subs	r3, #4
 800965e:	429d      	cmp	r5, r3
 8009660:	461a      	mov	r2, r3
 8009662:	d30a      	bcc.n	800967a <quorem+0x106>
 8009664:	613c      	str	r4, [r7, #16]
 8009666:	4630      	mov	r0, r6
 8009668:	b003      	add	sp, #12
 800966a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966e:	6812      	ldr	r2, [r2, #0]
 8009670:	3b04      	subs	r3, #4
 8009672:	2a00      	cmp	r2, #0
 8009674:	d1cc      	bne.n	8009610 <quorem+0x9c>
 8009676:	3c01      	subs	r4, #1
 8009678:	e7c7      	b.n	800960a <quorem+0x96>
 800967a:	6812      	ldr	r2, [r2, #0]
 800967c:	3b04      	subs	r3, #4
 800967e:	2a00      	cmp	r2, #0
 8009680:	d1f0      	bne.n	8009664 <quorem+0xf0>
 8009682:	3c01      	subs	r4, #1
 8009684:	e7eb      	b.n	800965e <quorem+0xea>
 8009686:	2000      	movs	r0, #0
 8009688:	e7ee      	b.n	8009668 <quorem+0xf4>
 800968a:	0000      	movs	r0, r0
 800968c:	0000      	movs	r0, r0
	...

08009690 <_dtoa_r>:
 8009690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	ed2d 8b04 	vpush	{d8-d9}
 8009698:	ec57 6b10 	vmov	r6, r7, d0
 800969c:	b093      	sub	sp, #76	; 0x4c
 800969e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096a4:	9106      	str	r1, [sp, #24]
 80096a6:	ee10 aa10 	vmov	sl, s0
 80096aa:	4604      	mov	r4, r0
 80096ac:	9209      	str	r2, [sp, #36]	; 0x24
 80096ae:	930c      	str	r3, [sp, #48]	; 0x30
 80096b0:	46bb      	mov	fp, r7
 80096b2:	b975      	cbnz	r5, 80096d2 <_dtoa_r+0x42>
 80096b4:	2010      	movs	r0, #16
 80096b6:	f7fd ff97 	bl	80075e8 <malloc>
 80096ba:	4602      	mov	r2, r0
 80096bc:	6260      	str	r0, [r4, #36]	; 0x24
 80096be:	b920      	cbnz	r0, 80096ca <_dtoa_r+0x3a>
 80096c0:	4ba7      	ldr	r3, [pc, #668]	; (8009960 <_dtoa_r+0x2d0>)
 80096c2:	21ea      	movs	r1, #234	; 0xea
 80096c4:	48a7      	ldr	r0, [pc, #668]	; (8009964 <_dtoa_r+0x2d4>)
 80096c6:	f002 ff67 	bl	800c598 <__assert_func>
 80096ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80096ce:	6005      	str	r5, [r0, #0]
 80096d0:	60c5      	str	r5, [r0, #12]
 80096d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096d4:	6819      	ldr	r1, [r3, #0]
 80096d6:	b151      	cbz	r1, 80096ee <_dtoa_r+0x5e>
 80096d8:	685a      	ldr	r2, [r3, #4]
 80096da:	604a      	str	r2, [r1, #4]
 80096dc:	2301      	movs	r3, #1
 80096de:	4093      	lsls	r3, r2
 80096e0:	608b      	str	r3, [r1, #8]
 80096e2:	4620      	mov	r0, r4
 80096e4:	f001 fbc6 	bl	800ae74 <_Bfree>
 80096e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
 80096ee:	1e3b      	subs	r3, r7, #0
 80096f0:	bfaa      	itet	ge
 80096f2:	2300      	movge	r3, #0
 80096f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80096f8:	f8c8 3000 	strge.w	r3, [r8]
 80096fc:	4b9a      	ldr	r3, [pc, #616]	; (8009968 <_dtoa_r+0x2d8>)
 80096fe:	bfbc      	itt	lt
 8009700:	2201      	movlt	r2, #1
 8009702:	f8c8 2000 	strlt.w	r2, [r8]
 8009706:	ea33 030b 	bics.w	r3, r3, fp
 800970a:	d11b      	bne.n	8009744 <_dtoa_r+0xb4>
 800970c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800970e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009712:	6013      	str	r3, [r2, #0]
 8009714:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009718:	4333      	orrs	r3, r6
 800971a:	f000 8592 	beq.w	800a242 <_dtoa_r+0xbb2>
 800971e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009720:	b963      	cbnz	r3, 800973c <_dtoa_r+0xac>
 8009722:	4b92      	ldr	r3, [pc, #584]	; (800996c <_dtoa_r+0x2dc>)
 8009724:	e022      	b.n	800976c <_dtoa_r+0xdc>
 8009726:	4b92      	ldr	r3, [pc, #584]	; (8009970 <_dtoa_r+0x2e0>)
 8009728:	9301      	str	r3, [sp, #4]
 800972a:	3308      	adds	r3, #8
 800972c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800972e:	6013      	str	r3, [r2, #0]
 8009730:	9801      	ldr	r0, [sp, #4]
 8009732:	b013      	add	sp, #76	; 0x4c
 8009734:	ecbd 8b04 	vpop	{d8-d9}
 8009738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800973c:	4b8b      	ldr	r3, [pc, #556]	; (800996c <_dtoa_r+0x2dc>)
 800973e:	9301      	str	r3, [sp, #4]
 8009740:	3303      	adds	r3, #3
 8009742:	e7f3      	b.n	800972c <_dtoa_r+0x9c>
 8009744:	2200      	movs	r2, #0
 8009746:	2300      	movs	r3, #0
 8009748:	4650      	mov	r0, sl
 800974a:	4659      	mov	r1, fp
 800974c:	f7f7 f9bc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009750:	ec4b ab19 	vmov	d9, sl, fp
 8009754:	4680      	mov	r8, r0
 8009756:	b158      	cbz	r0, 8009770 <_dtoa_r+0xe0>
 8009758:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800975a:	2301      	movs	r3, #1
 800975c:	6013      	str	r3, [r2, #0]
 800975e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 856b 	beq.w	800a23c <_dtoa_r+0xbac>
 8009766:	4883      	ldr	r0, [pc, #524]	; (8009974 <_dtoa_r+0x2e4>)
 8009768:	6018      	str	r0, [r3, #0]
 800976a:	1e43      	subs	r3, r0, #1
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	e7df      	b.n	8009730 <_dtoa_r+0xa0>
 8009770:	ec4b ab10 	vmov	d0, sl, fp
 8009774:	aa10      	add	r2, sp, #64	; 0x40
 8009776:	a911      	add	r1, sp, #68	; 0x44
 8009778:	4620      	mov	r0, r4
 800977a:	f001 ff29 	bl	800b5d0 <__d2b>
 800977e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009782:	ee08 0a10 	vmov	s16, r0
 8009786:	2d00      	cmp	r5, #0
 8009788:	f000 8084 	beq.w	8009894 <_dtoa_r+0x204>
 800978c:	ee19 3a90 	vmov	r3, s19
 8009790:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009794:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009798:	4656      	mov	r6, sl
 800979a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800979e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80097a6:	4b74      	ldr	r3, [pc, #464]	; (8009978 <_dtoa_r+0x2e8>)
 80097a8:	2200      	movs	r2, #0
 80097aa:	4630      	mov	r0, r6
 80097ac:	4639      	mov	r1, r7
 80097ae:	f7f6 fd6b 	bl	8000288 <__aeabi_dsub>
 80097b2:	a365      	add	r3, pc, #404	; (adr r3, 8009948 <_dtoa_r+0x2b8>)
 80097b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b8:	f7f6 ff1e 	bl	80005f8 <__aeabi_dmul>
 80097bc:	a364      	add	r3, pc, #400	; (adr r3, 8009950 <_dtoa_r+0x2c0>)
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	f7f6 fd63 	bl	800028c <__adddf3>
 80097c6:	4606      	mov	r6, r0
 80097c8:	4628      	mov	r0, r5
 80097ca:	460f      	mov	r7, r1
 80097cc:	f7f6 feaa 	bl	8000524 <__aeabi_i2d>
 80097d0:	a361      	add	r3, pc, #388	; (adr r3, 8009958 <_dtoa_r+0x2c8>)
 80097d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d6:	f7f6 ff0f 	bl	80005f8 <__aeabi_dmul>
 80097da:	4602      	mov	r2, r0
 80097dc:	460b      	mov	r3, r1
 80097de:	4630      	mov	r0, r6
 80097e0:	4639      	mov	r1, r7
 80097e2:	f7f6 fd53 	bl	800028c <__adddf3>
 80097e6:	4606      	mov	r6, r0
 80097e8:	460f      	mov	r7, r1
 80097ea:	f7f7 f9b5 	bl	8000b58 <__aeabi_d2iz>
 80097ee:	2200      	movs	r2, #0
 80097f0:	9000      	str	r0, [sp, #0]
 80097f2:	2300      	movs	r3, #0
 80097f4:	4630      	mov	r0, r6
 80097f6:	4639      	mov	r1, r7
 80097f8:	f7f7 f970 	bl	8000adc <__aeabi_dcmplt>
 80097fc:	b150      	cbz	r0, 8009814 <_dtoa_r+0x184>
 80097fe:	9800      	ldr	r0, [sp, #0]
 8009800:	f7f6 fe90 	bl	8000524 <__aeabi_i2d>
 8009804:	4632      	mov	r2, r6
 8009806:	463b      	mov	r3, r7
 8009808:	f7f7 f95e 	bl	8000ac8 <__aeabi_dcmpeq>
 800980c:	b910      	cbnz	r0, 8009814 <_dtoa_r+0x184>
 800980e:	9b00      	ldr	r3, [sp, #0]
 8009810:	3b01      	subs	r3, #1
 8009812:	9300      	str	r3, [sp, #0]
 8009814:	9b00      	ldr	r3, [sp, #0]
 8009816:	2b16      	cmp	r3, #22
 8009818:	d85a      	bhi.n	80098d0 <_dtoa_r+0x240>
 800981a:	9a00      	ldr	r2, [sp, #0]
 800981c:	4b57      	ldr	r3, [pc, #348]	; (800997c <_dtoa_r+0x2ec>)
 800981e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009826:	ec51 0b19 	vmov	r0, r1, d9
 800982a:	f7f7 f957 	bl	8000adc <__aeabi_dcmplt>
 800982e:	2800      	cmp	r0, #0
 8009830:	d050      	beq.n	80098d4 <_dtoa_r+0x244>
 8009832:	9b00      	ldr	r3, [sp, #0]
 8009834:	3b01      	subs	r3, #1
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	2300      	movs	r3, #0
 800983a:	930b      	str	r3, [sp, #44]	; 0x2c
 800983c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800983e:	1b5d      	subs	r5, r3, r5
 8009840:	1e6b      	subs	r3, r5, #1
 8009842:	9305      	str	r3, [sp, #20]
 8009844:	bf45      	ittet	mi
 8009846:	f1c5 0301 	rsbmi	r3, r5, #1
 800984a:	9304      	strmi	r3, [sp, #16]
 800984c:	2300      	movpl	r3, #0
 800984e:	2300      	movmi	r3, #0
 8009850:	bf4c      	ite	mi
 8009852:	9305      	strmi	r3, [sp, #20]
 8009854:	9304      	strpl	r3, [sp, #16]
 8009856:	9b00      	ldr	r3, [sp, #0]
 8009858:	2b00      	cmp	r3, #0
 800985a:	db3d      	blt.n	80098d8 <_dtoa_r+0x248>
 800985c:	9b05      	ldr	r3, [sp, #20]
 800985e:	9a00      	ldr	r2, [sp, #0]
 8009860:	920a      	str	r2, [sp, #40]	; 0x28
 8009862:	4413      	add	r3, r2
 8009864:	9305      	str	r3, [sp, #20]
 8009866:	2300      	movs	r3, #0
 8009868:	9307      	str	r3, [sp, #28]
 800986a:	9b06      	ldr	r3, [sp, #24]
 800986c:	2b09      	cmp	r3, #9
 800986e:	f200 8089 	bhi.w	8009984 <_dtoa_r+0x2f4>
 8009872:	2b05      	cmp	r3, #5
 8009874:	bfc4      	itt	gt
 8009876:	3b04      	subgt	r3, #4
 8009878:	9306      	strgt	r3, [sp, #24]
 800987a:	9b06      	ldr	r3, [sp, #24]
 800987c:	f1a3 0302 	sub.w	r3, r3, #2
 8009880:	bfcc      	ite	gt
 8009882:	2500      	movgt	r5, #0
 8009884:	2501      	movle	r5, #1
 8009886:	2b03      	cmp	r3, #3
 8009888:	f200 8087 	bhi.w	800999a <_dtoa_r+0x30a>
 800988c:	e8df f003 	tbb	[pc, r3]
 8009890:	59383a2d 	.word	0x59383a2d
 8009894:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009898:	441d      	add	r5, r3
 800989a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800989e:	2b20      	cmp	r3, #32
 80098a0:	bfc1      	itttt	gt
 80098a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80098aa:	fa0b f303 	lslgt.w	r3, fp, r3
 80098ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80098b2:	bfda      	itte	le
 80098b4:	f1c3 0320 	rsble	r3, r3, #32
 80098b8:	fa06 f003 	lslle.w	r0, r6, r3
 80098bc:	4318      	orrgt	r0, r3
 80098be:	f7f6 fe21 	bl	8000504 <__aeabi_ui2d>
 80098c2:	2301      	movs	r3, #1
 80098c4:	4606      	mov	r6, r0
 80098c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80098ca:	3d01      	subs	r5, #1
 80098cc:	930e      	str	r3, [sp, #56]	; 0x38
 80098ce:	e76a      	b.n	80097a6 <_dtoa_r+0x116>
 80098d0:	2301      	movs	r3, #1
 80098d2:	e7b2      	b.n	800983a <_dtoa_r+0x1aa>
 80098d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80098d6:	e7b1      	b.n	800983c <_dtoa_r+0x1ac>
 80098d8:	9b04      	ldr	r3, [sp, #16]
 80098da:	9a00      	ldr	r2, [sp, #0]
 80098dc:	1a9b      	subs	r3, r3, r2
 80098de:	9304      	str	r3, [sp, #16]
 80098e0:	4253      	negs	r3, r2
 80098e2:	9307      	str	r3, [sp, #28]
 80098e4:	2300      	movs	r3, #0
 80098e6:	930a      	str	r3, [sp, #40]	; 0x28
 80098e8:	e7bf      	b.n	800986a <_dtoa_r+0x1da>
 80098ea:	2300      	movs	r3, #0
 80098ec:	9308      	str	r3, [sp, #32]
 80098ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	dc55      	bgt.n	80099a0 <_dtoa_r+0x310>
 80098f4:	2301      	movs	r3, #1
 80098f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80098fa:	461a      	mov	r2, r3
 80098fc:	9209      	str	r2, [sp, #36]	; 0x24
 80098fe:	e00c      	b.n	800991a <_dtoa_r+0x28a>
 8009900:	2301      	movs	r3, #1
 8009902:	e7f3      	b.n	80098ec <_dtoa_r+0x25c>
 8009904:	2300      	movs	r3, #0
 8009906:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009908:	9308      	str	r3, [sp, #32]
 800990a:	9b00      	ldr	r3, [sp, #0]
 800990c:	4413      	add	r3, r2
 800990e:	9302      	str	r3, [sp, #8]
 8009910:	3301      	adds	r3, #1
 8009912:	2b01      	cmp	r3, #1
 8009914:	9303      	str	r3, [sp, #12]
 8009916:	bfb8      	it	lt
 8009918:	2301      	movlt	r3, #1
 800991a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800991c:	2200      	movs	r2, #0
 800991e:	6042      	str	r2, [r0, #4]
 8009920:	2204      	movs	r2, #4
 8009922:	f102 0614 	add.w	r6, r2, #20
 8009926:	429e      	cmp	r6, r3
 8009928:	6841      	ldr	r1, [r0, #4]
 800992a:	d93d      	bls.n	80099a8 <_dtoa_r+0x318>
 800992c:	4620      	mov	r0, r4
 800992e:	f001 fa61 	bl	800adf4 <_Balloc>
 8009932:	9001      	str	r0, [sp, #4]
 8009934:	2800      	cmp	r0, #0
 8009936:	d13b      	bne.n	80099b0 <_dtoa_r+0x320>
 8009938:	4b11      	ldr	r3, [pc, #68]	; (8009980 <_dtoa_r+0x2f0>)
 800993a:	4602      	mov	r2, r0
 800993c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009940:	e6c0      	b.n	80096c4 <_dtoa_r+0x34>
 8009942:	2301      	movs	r3, #1
 8009944:	e7df      	b.n	8009906 <_dtoa_r+0x276>
 8009946:	bf00      	nop
 8009948:	636f4361 	.word	0x636f4361
 800994c:	3fd287a7 	.word	0x3fd287a7
 8009950:	8b60c8b3 	.word	0x8b60c8b3
 8009954:	3fc68a28 	.word	0x3fc68a28
 8009958:	509f79fb 	.word	0x509f79fb
 800995c:	3fd34413 	.word	0x3fd34413
 8009960:	0800ca4e 	.word	0x0800ca4e
 8009964:	0800ca65 	.word	0x0800ca65
 8009968:	7ff00000 	.word	0x7ff00000
 800996c:	0800ca4a 	.word	0x0800ca4a
 8009970:	0800ca41 	.word	0x0800ca41
 8009974:	0800cd22 	.word	0x0800cd22
 8009978:	3ff80000 	.word	0x3ff80000
 800997c:	0800cc38 	.word	0x0800cc38
 8009980:	0800cac0 	.word	0x0800cac0
 8009984:	2501      	movs	r5, #1
 8009986:	2300      	movs	r3, #0
 8009988:	9306      	str	r3, [sp, #24]
 800998a:	9508      	str	r5, [sp, #32]
 800998c:	f04f 33ff 	mov.w	r3, #4294967295
 8009990:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009994:	2200      	movs	r2, #0
 8009996:	2312      	movs	r3, #18
 8009998:	e7b0      	b.n	80098fc <_dtoa_r+0x26c>
 800999a:	2301      	movs	r3, #1
 800999c:	9308      	str	r3, [sp, #32]
 800999e:	e7f5      	b.n	800998c <_dtoa_r+0x2fc>
 80099a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099a6:	e7b8      	b.n	800991a <_dtoa_r+0x28a>
 80099a8:	3101      	adds	r1, #1
 80099aa:	6041      	str	r1, [r0, #4]
 80099ac:	0052      	lsls	r2, r2, #1
 80099ae:	e7b8      	b.n	8009922 <_dtoa_r+0x292>
 80099b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099b2:	9a01      	ldr	r2, [sp, #4]
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	9b03      	ldr	r3, [sp, #12]
 80099b8:	2b0e      	cmp	r3, #14
 80099ba:	f200 809d 	bhi.w	8009af8 <_dtoa_r+0x468>
 80099be:	2d00      	cmp	r5, #0
 80099c0:	f000 809a 	beq.w	8009af8 <_dtoa_r+0x468>
 80099c4:	9b00      	ldr	r3, [sp, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	dd32      	ble.n	8009a30 <_dtoa_r+0x3a0>
 80099ca:	4ab7      	ldr	r2, [pc, #732]	; (8009ca8 <_dtoa_r+0x618>)
 80099cc:	f003 030f 	and.w	r3, r3, #15
 80099d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80099d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099d8:	9b00      	ldr	r3, [sp, #0]
 80099da:	05d8      	lsls	r0, r3, #23
 80099dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80099e0:	d516      	bpl.n	8009a10 <_dtoa_r+0x380>
 80099e2:	4bb2      	ldr	r3, [pc, #712]	; (8009cac <_dtoa_r+0x61c>)
 80099e4:	ec51 0b19 	vmov	r0, r1, d9
 80099e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099ec:	f7f6 ff2e 	bl	800084c <__aeabi_ddiv>
 80099f0:	f007 070f 	and.w	r7, r7, #15
 80099f4:	4682      	mov	sl, r0
 80099f6:	468b      	mov	fp, r1
 80099f8:	2503      	movs	r5, #3
 80099fa:	4eac      	ldr	r6, [pc, #688]	; (8009cac <_dtoa_r+0x61c>)
 80099fc:	b957      	cbnz	r7, 8009a14 <_dtoa_r+0x384>
 80099fe:	4642      	mov	r2, r8
 8009a00:	464b      	mov	r3, r9
 8009a02:	4650      	mov	r0, sl
 8009a04:	4659      	mov	r1, fp
 8009a06:	f7f6 ff21 	bl	800084c <__aeabi_ddiv>
 8009a0a:	4682      	mov	sl, r0
 8009a0c:	468b      	mov	fp, r1
 8009a0e:	e028      	b.n	8009a62 <_dtoa_r+0x3d2>
 8009a10:	2502      	movs	r5, #2
 8009a12:	e7f2      	b.n	80099fa <_dtoa_r+0x36a>
 8009a14:	07f9      	lsls	r1, r7, #31
 8009a16:	d508      	bpl.n	8009a2a <_dtoa_r+0x39a>
 8009a18:	4640      	mov	r0, r8
 8009a1a:	4649      	mov	r1, r9
 8009a1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a20:	f7f6 fdea 	bl	80005f8 <__aeabi_dmul>
 8009a24:	3501      	adds	r5, #1
 8009a26:	4680      	mov	r8, r0
 8009a28:	4689      	mov	r9, r1
 8009a2a:	107f      	asrs	r7, r7, #1
 8009a2c:	3608      	adds	r6, #8
 8009a2e:	e7e5      	b.n	80099fc <_dtoa_r+0x36c>
 8009a30:	f000 809b 	beq.w	8009b6a <_dtoa_r+0x4da>
 8009a34:	9b00      	ldr	r3, [sp, #0]
 8009a36:	4f9d      	ldr	r7, [pc, #628]	; (8009cac <_dtoa_r+0x61c>)
 8009a38:	425e      	negs	r6, r3
 8009a3a:	4b9b      	ldr	r3, [pc, #620]	; (8009ca8 <_dtoa_r+0x618>)
 8009a3c:	f006 020f 	and.w	r2, r6, #15
 8009a40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	ec51 0b19 	vmov	r0, r1, d9
 8009a4c:	f7f6 fdd4 	bl	80005f8 <__aeabi_dmul>
 8009a50:	1136      	asrs	r6, r6, #4
 8009a52:	4682      	mov	sl, r0
 8009a54:	468b      	mov	fp, r1
 8009a56:	2300      	movs	r3, #0
 8009a58:	2502      	movs	r5, #2
 8009a5a:	2e00      	cmp	r6, #0
 8009a5c:	d17a      	bne.n	8009b54 <_dtoa_r+0x4c4>
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1d3      	bne.n	8009a0a <_dtoa_r+0x37a>
 8009a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 8082 	beq.w	8009b6e <_dtoa_r+0x4de>
 8009a6a:	4b91      	ldr	r3, [pc, #580]	; (8009cb0 <_dtoa_r+0x620>)
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	4650      	mov	r0, sl
 8009a70:	4659      	mov	r1, fp
 8009a72:	f7f7 f833 	bl	8000adc <__aeabi_dcmplt>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d079      	beq.n	8009b6e <_dtoa_r+0x4de>
 8009a7a:	9b03      	ldr	r3, [sp, #12]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d076      	beq.n	8009b6e <_dtoa_r+0x4de>
 8009a80:	9b02      	ldr	r3, [sp, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd36      	ble.n	8009af4 <_dtoa_r+0x464>
 8009a86:	9b00      	ldr	r3, [sp, #0]
 8009a88:	4650      	mov	r0, sl
 8009a8a:	4659      	mov	r1, fp
 8009a8c:	1e5f      	subs	r7, r3, #1
 8009a8e:	2200      	movs	r2, #0
 8009a90:	4b88      	ldr	r3, [pc, #544]	; (8009cb4 <_dtoa_r+0x624>)
 8009a92:	f7f6 fdb1 	bl	80005f8 <__aeabi_dmul>
 8009a96:	9e02      	ldr	r6, [sp, #8]
 8009a98:	4682      	mov	sl, r0
 8009a9a:	468b      	mov	fp, r1
 8009a9c:	3501      	adds	r5, #1
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	f7f6 fd40 	bl	8000524 <__aeabi_i2d>
 8009aa4:	4652      	mov	r2, sl
 8009aa6:	465b      	mov	r3, fp
 8009aa8:	f7f6 fda6 	bl	80005f8 <__aeabi_dmul>
 8009aac:	4b82      	ldr	r3, [pc, #520]	; (8009cb8 <_dtoa_r+0x628>)
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f7f6 fbec 	bl	800028c <__adddf3>
 8009ab4:	46d0      	mov	r8, sl
 8009ab6:	46d9      	mov	r9, fp
 8009ab8:	4682      	mov	sl, r0
 8009aba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009abe:	2e00      	cmp	r6, #0
 8009ac0:	d158      	bne.n	8009b74 <_dtoa_r+0x4e4>
 8009ac2:	4b7e      	ldr	r3, [pc, #504]	; (8009cbc <_dtoa_r+0x62c>)
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	4640      	mov	r0, r8
 8009ac8:	4649      	mov	r1, r9
 8009aca:	f7f6 fbdd 	bl	8000288 <__aeabi_dsub>
 8009ace:	4652      	mov	r2, sl
 8009ad0:	465b      	mov	r3, fp
 8009ad2:	4680      	mov	r8, r0
 8009ad4:	4689      	mov	r9, r1
 8009ad6:	f7f7 f81f 	bl	8000b18 <__aeabi_dcmpgt>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	f040 8295 	bne.w	800a00a <_dtoa_r+0x97a>
 8009ae0:	4652      	mov	r2, sl
 8009ae2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009ae6:	4640      	mov	r0, r8
 8009ae8:	4649      	mov	r1, r9
 8009aea:	f7f6 fff7 	bl	8000adc <__aeabi_dcmplt>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f040 8289 	bne.w	800a006 <_dtoa_r+0x976>
 8009af4:	ec5b ab19 	vmov	sl, fp, d9
 8009af8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f2c0 8148 	blt.w	8009d90 <_dtoa_r+0x700>
 8009b00:	9a00      	ldr	r2, [sp, #0]
 8009b02:	2a0e      	cmp	r2, #14
 8009b04:	f300 8144 	bgt.w	8009d90 <_dtoa_r+0x700>
 8009b08:	4b67      	ldr	r3, [pc, #412]	; (8009ca8 <_dtoa_r+0x618>)
 8009b0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f280 80d5 	bge.w	8009cc4 <_dtoa_r+0x634>
 8009b1a:	9b03      	ldr	r3, [sp, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f300 80d1 	bgt.w	8009cc4 <_dtoa_r+0x634>
 8009b22:	f040 826f 	bne.w	800a004 <_dtoa_r+0x974>
 8009b26:	4b65      	ldr	r3, [pc, #404]	; (8009cbc <_dtoa_r+0x62c>)
 8009b28:	2200      	movs	r2, #0
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	f7f6 fd63 	bl	80005f8 <__aeabi_dmul>
 8009b32:	4652      	mov	r2, sl
 8009b34:	465b      	mov	r3, fp
 8009b36:	f7f6 ffe5 	bl	8000b04 <__aeabi_dcmpge>
 8009b3a:	9e03      	ldr	r6, [sp, #12]
 8009b3c:	4637      	mov	r7, r6
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	f040 8245 	bne.w	8009fce <_dtoa_r+0x93e>
 8009b44:	9d01      	ldr	r5, [sp, #4]
 8009b46:	2331      	movs	r3, #49	; 0x31
 8009b48:	f805 3b01 	strb.w	r3, [r5], #1
 8009b4c:	9b00      	ldr	r3, [sp, #0]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	9300      	str	r3, [sp, #0]
 8009b52:	e240      	b.n	8009fd6 <_dtoa_r+0x946>
 8009b54:	07f2      	lsls	r2, r6, #31
 8009b56:	d505      	bpl.n	8009b64 <_dtoa_r+0x4d4>
 8009b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b5c:	f7f6 fd4c 	bl	80005f8 <__aeabi_dmul>
 8009b60:	3501      	adds	r5, #1
 8009b62:	2301      	movs	r3, #1
 8009b64:	1076      	asrs	r6, r6, #1
 8009b66:	3708      	adds	r7, #8
 8009b68:	e777      	b.n	8009a5a <_dtoa_r+0x3ca>
 8009b6a:	2502      	movs	r5, #2
 8009b6c:	e779      	b.n	8009a62 <_dtoa_r+0x3d2>
 8009b6e:	9f00      	ldr	r7, [sp, #0]
 8009b70:	9e03      	ldr	r6, [sp, #12]
 8009b72:	e794      	b.n	8009a9e <_dtoa_r+0x40e>
 8009b74:	9901      	ldr	r1, [sp, #4]
 8009b76:	4b4c      	ldr	r3, [pc, #304]	; (8009ca8 <_dtoa_r+0x618>)
 8009b78:	4431      	add	r1, r6
 8009b7a:	910d      	str	r1, [sp, #52]	; 0x34
 8009b7c:	9908      	ldr	r1, [sp, #32]
 8009b7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009b82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b86:	2900      	cmp	r1, #0
 8009b88:	d043      	beq.n	8009c12 <_dtoa_r+0x582>
 8009b8a:	494d      	ldr	r1, [pc, #308]	; (8009cc0 <_dtoa_r+0x630>)
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	f7f6 fe5d 	bl	800084c <__aeabi_ddiv>
 8009b92:	4652      	mov	r2, sl
 8009b94:	465b      	mov	r3, fp
 8009b96:	f7f6 fb77 	bl	8000288 <__aeabi_dsub>
 8009b9a:	9d01      	ldr	r5, [sp, #4]
 8009b9c:	4682      	mov	sl, r0
 8009b9e:	468b      	mov	fp, r1
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	f7f6 ffd8 	bl	8000b58 <__aeabi_d2iz>
 8009ba8:	4606      	mov	r6, r0
 8009baa:	f7f6 fcbb 	bl	8000524 <__aeabi_i2d>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	4649      	mov	r1, r9
 8009bb6:	f7f6 fb67 	bl	8000288 <__aeabi_dsub>
 8009bba:	3630      	adds	r6, #48	; 0x30
 8009bbc:	f805 6b01 	strb.w	r6, [r5], #1
 8009bc0:	4652      	mov	r2, sl
 8009bc2:	465b      	mov	r3, fp
 8009bc4:	4680      	mov	r8, r0
 8009bc6:	4689      	mov	r9, r1
 8009bc8:	f7f6 ff88 	bl	8000adc <__aeabi_dcmplt>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d163      	bne.n	8009c98 <_dtoa_r+0x608>
 8009bd0:	4642      	mov	r2, r8
 8009bd2:	464b      	mov	r3, r9
 8009bd4:	4936      	ldr	r1, [pc, #216]	; (8009cb0 <_dtoa_r+0x620>)
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	f7f6 fb56 	bl	8000288 <__aeabi_dsub>
 8009bdc:	4652      	mov	r2, sl
 8009bde:	465b      	mov	r3, fp
 8009be0:	f7f6 ff7c 	bl	8000adc <__aeabi_dcmplt>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	f040 80b5 	bne.w	8009d54 <_dtoa_r+0x6c4>
 8009bea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bec:	429d      	cmp	r5, r3
 8009bee:	d081      	beq.n	8009af4 <_dtoa_r+0x464>
 8009bf0:	4b30      	ldr	r3, [pc, #192]	; (8009cb4 <_dtoa_r+0x624>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	4650      	mov	r0, sl
 8009bf6:	4659      	mov	r1, fp
 8009bf8:	f7f6 fcfe 	bl	80005f8 <__aeabi_dmul>
 8009bfc:	4b2d      	ldr	r3, [pc, #180]	; (8009cb4 <_dtoa_r+0x624>)
 8009bfe:	4682      	mov	sl, r0
 8009c00:	468b      	mov	fp, r1
 8009c02:	4640      	mov	r0, r8
 8009c04:	4649      	mov	r1, r9
 8009c06:	2200      	movs	r2, #0
 8009c08:	f7f6 fcf6 	bl	80005f8 <__aeabi_dmul>
 8009c0c:	4680      	mov	r8, r0
 8009c0e:	4689      	mov	r9, r1
 8009c10:	e7c6      	b.n	8009ba0 <_dtoa_r+0x510>
 8009c12:	4650      	mov	r0, sl
 8009c14:	4659      	mov	r1, fp
 8009c16:	f7f6 fcef 	bl	80005f8 <__aeabi_dmul>
 8009c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c1c:	9d01      	ldr	r5, [sp, #4]
 8009c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c20:	4682      	mov	sl, r0
 8009c22:	468b      	mov	fp, r1
 8009c24:	4649      	mov	r1, r9
 8009c26:	4640      	mov	r0, r8
 8009c28:	f7f6 ff96 	bl	8000b58 <__aeabi_d2iz>
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	f7f6 fc79 	bl	8000524 <__aeabi_i2d>
 8009c32:	3630      	adds	r6, #48	; 0x30
 8009c34:	4602      	mov	r2, r0
 8009c36:	460b      	mov	r3, r1
 8009c38:	4640      	mov	r0, r8
 8009c3a:	4649      	mov	r1, r9
 8009c3c:	f7f6 fb24 	bl	8000288 <__aeabi_dsub>
 8009c40:	f805 6b01 	strb.w	r6, [r5], #1
 8009c44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c46:	429d      	cmp	r5, r3
 8009c48:	4680      	mov	r8, r0
 8009c4a:	4689      	mov	r9, r1
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	d124      	bne.n	8009c9c <_dtoa_r+0x60c>
 8009c52:	4b1b      	ldr	r3, [pc, #108]	; (8009cc0 <_dtoa_r+0x630>)
 8009c54:	4650      	mov	r0, sl
 8009c56:	4659      	mov	r1, fp
 8009c58:	f7f6 fb18 	bl	800028c <__adddf3>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4640      	mov	r0, r8
 8009c62:	4649      	mov	r1, r9
 8009c64:	f7f6 ff58 	bl	8000b18 <__aeabi_dcmpgt>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d173      	bne.n	8009d54 <_dtoa_r+0x6c4>
 8009c6c:	4652      	mov	r2, sl
 8009c6e:	465b      	mov	r3, fp
 8009c70:	4913      	ldr	r1, [pc, #76]	; (8009cc0 <_dtoa_r+0x630>)
 8009c72:	2000      	movs	r0, #0
 8009c74:	f7f6 fb08 	bl	8000288 <__aeabi_dsub>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	4649      	mov	r1, r9
 8009c80:	f7f6 ff2c 	bl	8000adc <__aeabi_dcmplt>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	f43f af35 	beq.w	8009af4 <_dtoa_r+0x464>
 8009c8a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009c8c:	1e6b      	subs	r3, r5, #1
 8009c8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c90:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c94:	2b30      	cmp	r3, #48	; 0x30
 8009c96:	d0f8      	beq.n	8009c8a <_dtoa_r+0x5fa>
 8009c98:	9700      	str	r7, [sp, #0]
 8009c9a:	e049      	b.n	8009d30 <_dtoa_r+0x6a0>
 8009c9c:	4b05      	ldr	r3, [pc, #20]	; (8009cb4 <_dtoa_r+0x624>)
 8009c9e:	f7f6 fcab 	bl	80005f8 <__aeabi_dmul>
 8009ca2:	4680      	mov	r8, r0
 8009ca4:	4689      	mov	r9, r1
 8009ca6:	e7bd      	b.n	8009c24 <_dtoa_r+0x594>
 8009ca8:	0800cc38 	.word	0x0800cc38
 8009cac:	0800cc10 	.word	0x0800cc10
 8009cb0:	3ff00000 	.word	0x3ff00000
 8009cb4:	40240000 	.word	0x40240000
 8009cb8:	401c0000 	.word	0x401c0000
 8009cbc:	40140000 	.word	0x40140000
 8009cc0:	3fe00000 	.word	0x3fe00000
 8009cc4:	9d01      	ldr	r5, [sp, #4]
 8009cc6:	4656      	mov	r6, sl
 8009cc8:	465f      	mov	r7, fp
 8009cca:	4642      	mov	r2, r8
 8009ccc:	464b      	mov	r3, r9
 8009cce:	4630      	mov	r0, r6
 8009cd0:	4639      	mov	r1, r7
 8009cd2:	f7f6 fdbb 	bl	800084c <__aeabi_ddiv>
 8009cd6:	f7f6 ff3f 	bl	8000b58 <__aeabi_d2iz>
 8009cda:	4682      	mov	sl, r0
 8009cdc:	f7f6 fc22 	bl	8000524 <__aeabi_i2d>
 8009ce0:	4642      	mov	r2, r8
 8009ce2:	464b      	mov	r3, r9
 8009ce4:	f7f6 fc88 	bl	80005f8 <__aeabi_dmul>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	4630      	mov	r0, r6
 8009cee:	4639      	mov	r1, r7
 8009cf0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009cf4:	f7f6 fac8 	bl	8000288 <__aeabi_dsub>
 8009cf8:	f805 6b01 	strb.w	r6, [r5], #1
 8009cfc:	9e01      	ldr	r6, [sp, #4]
 8009cfe:	9f03      	ldr	r7, [sp, #12]
 8009d00:	1bae      	subs	r6, r5, r6
 8009d02:	42b7      	cmp	r7, r6
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	d135      	bne.n	8009d76 <_dtoa_r+0x6e6>
 8009d0a:	f7f6 fabf 	bl	800028c <__adddf3>
 8009d0e:	4642      	mov	r2, r8
 8009d10:	464b      	mov	r3, r9
 8009d12:	4606      	mov	r6, r0
 8009d14:	460f      	mov	r7, r1
 8009d16:	f7f6 feff 	bl	8000b18 <__aeabi_dcmpgt>
 8009d1a:	b9d0      	cbnz	r0, 8009d52 <_dtoa_r+0x6c2>
 8009d1c:	4642      	mov	r2, r8
 8009d1e:	464b      	mov	r3, r9
 8009d20:	4630      	mov	r0, r6
 8009d22:	4639      	mov	r1, r7
 8009d24:	f7f6 fed0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d28:	b110      	cbz	r0, 8009d30 <_dtoa_r+0x6a0>
 8009d2a:	f01a 0f01 	tst.w	sl, #1
 8009d2e:	d110      	bne.n	8009d52 <_dtoa_r+0x6c2>
 8009d30:	4620      	mov	r0, r4
 8009d32:	ee18 1a10 	vmov	r1, s16
 8009d36:	f001 f89d 	bl	800ae74 <_Bfree>
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	9800      	ldr	r0, [sp, #0]
 8009d3e:	702b      	strb	r3, [r5, #0]
 8009d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d42:	3001      	adds	r0, #1
 8009d44:	6018      	str	r0, [r3, #0]
 8009d46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f43f acf1 	beq.w	8009730 <_dtoa_r+0xa0>
 8009d4e:	601d      	str	r5, [r3, #0]
 8009d50:	e4ee      	b.n	8009730 <_dtoa_r+0xa0>
 8009d52:	9f00      	ldr	r7, [sp, #0]
 8009d54:	462b      	mov	r3, r5
 8009d56:	461d      	mov	r5, r3
 8009d58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d5c:	2a39      	cmp	r2, #57	; 0x39
 8009d5e:	d106      	bne.n	8009d6e <_dtoa_r+0x6de>
 8009d60:	9a01      	ldr	r2, [sp, #4]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d1f7      	bne.n	8009d56 <_dtoa_r+0x6c6>
 8009d66:	9901      	ldr	r1, [sp, #4]
 8009d68:	2230      	movs	r2, #48	; 0x30
 8009d6a:	3701      	adds	r7, #1
 8009d6c:	700a      	strb	r2, [r1, #0]
 8009d6e:	781a      	ldrb	r2, [r3, #0]
 8009d70:	3201      	adds	r2, #1
 8009d72:	701a      	strb	r2, [r3, #0]
 8009d74:	e790      	b.n	8009c98 <_dtoa_r+0x608>
 8009d76:	4ba6      	ldr	r3, [pc, #664]	; (800a010 <_dtoa_r+0x980>)
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f7f6 fc3d 	bl	80005f8 <__aeabi_dmul>
 8009d7e:	2200      	movs	r2, #0
 8009d80:	2300      	movs	r3, #0
 8009d82:	4606      	mov	r6, r0
 8009d84:	460f      	mov	r7, r1
 8009d86:	f7f6 fe9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	d09d      	beq.n	8009cca <_dtoa_r+0x63a>
 8009d8e:	e7cf      	b.n	8009d30 <_dtoa_r+0x6a0>
 8009d90:	9a08      	ldr	r2, [sp, #32]
 8009d92:	2a00      	cmp	r2, #0
 8009d94:	f000 80d7 	beq.w	8009f46 <_dtoa_r+0x8b6>
 8009d98:	9a06      	ldr	r2, [sp, #24]
 8009d9a:	2a01      	cmp	r2, #1
 8009d9c:	f300 80ba 	bgt.w	8009f14 <_dtoa_r+0x884>
 8009da0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009da2:	2a00      	cmp	r2, #0
 8009da4:	f000 80b2 	beq.w	8009f0c <_dtoa_r+0x87c>
 8009da8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009dac:	9e07      	ldr	r6, [sp, #28]
 8009dae:	9d04      	ldr	r5, [sp, #16]
 8009db0:	9a04      	ldr	r2, [sp, #16]
 8009db2:	441a      	add	r2, r3
 8009db4:	9204      	str	r2, [sp, #16]
 8009db6:	9a05      	ldr	r2, [sp, #20]
 8009db8:	2101      	movs	r1, #1
 8009dba:	441a      	add	r2, r3
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	9205      	str	r2, [sp, #20]
 8009dc0:	f001 f95a 	bl	800b078 <__i2b>
 8009dc4:	4607      	mov	r7, r0
 8009dc6:	2d00      	cmp	r5, #0
 8009dc8:	dd0c      	ble.n	8009de4 <_dtoa_r+0x754>
 8009dca:	9b05      	ldr	r3, [sp, #20]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	dd09      	ble.n	8009de4 <_dtoa_r+0x754>
 8009dd0:	42ab      	cmp	r3, r5
 8009dd2:	9a04      	ldr	r2, [sp, #16]
 8009dd4:	bfa8      	it	ge
 8009dd6:	462b      	movge	r3, r5
 8009dd8:	1ad2      	subs	r2, r2, r3
 8009dda:	9204      	str	r2, [sp, #16]
 8009ddc:	9a05      	ldr	r2, [sp, #20]
 8009dde:	1aed      	subs	r5, r5, r3
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	9305      	str	r3, [sp, #20]
 8009de4:	9b07      	ldr	r3, [sp, #28]
 8009de6:	b31b      	cbz	r3, 8009e30 <_dtoa_r+0x7a0>
 8009de8:	9b08      	ldr	r3, [sp, #32]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f000 80af 	beq.w	8009f4e <_dtoa_r+0x8be>
 8009df0:	2e00      	cmp	r6, #0
 8009df2:	dd13      	ble.n	8009e1c <_dtoa_r+0x78c>
 8009df4:	4639      	mov	r1, r7
 8009df6:	4632      	mov	r2, r6
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f001 f9fd 	bl	800b1f8 <__pow5mult>
 8009dfe:	ee18 2a10 	vmov	r2, s16
 8009e02:	4601      	mov	r1, r0
 8009e04:	4607      	mov	r7, r0
 8009e06:	4620      	mov	r0, r4
 8009e08:	f001 f94c 	bl	800b0a4 <__multiply>
 8009e0c:	ee18 1a10 	vmov	r1, s16
 8009e10:	4680      	mov	r8, r0
 8009e12:	4620      	mov	r0, r4
 8009e14:	f001 f82e 	bl	800ae74 <_Bfree>
 8009e18:	ee08 8a10 	vmov	s16, r8
 8009e1c:	9b07      	ldr	r3, [sp, #28]
 8009e1e:	1b9a      	subs	r2, r3, r6
 8009e20:	d006      	beq.n	8009e30 <_dtoa_r+0x7a0>
 8009e22:	ee18 1a10 	vmov	r1, s16
 8009e26:	4620      	mov	r0, r4
 8009e28:	f001 f9e6 	bl	800b1f8 <__pow5mult>
 8009e2c:	ee08 0a10 	vmov	s16, r0
 8009e30:	2101      	movs	r1, #1
 8009e32:	4620      	mov	r0, r4
 8009e34:	f001 f920 	bl	800b078 <__i2b>
 8009e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	f340 8088 	ble.w	8009f52 <_dtoa_r+0x8c2>
 8009e42:	461a      	mov	r2, r3
 8009e44:	4601      	mov	r1, r0
 8009e46:	4620      	mov	r0, r4
 8009e48:	f001 f9d6 	bl	800b1f8 <__pow5mult>
 8009e4c:	9b06      	ldr	r3, [sp, #24]
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	4606      	mov	r6, r0
 8009e52:	f340 8081 	ble.w	8009f58 <_dtoa_r+0x8c8>
 8009e56:	f04f 0800 	mov.w	r8, #0
 8009e5a:	6933      	ldr	r3, [r6, #16]
 8009e5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e60:	6918      	ldr	r0, [r3, #16]
 8009e62:	f001 f8b9 	bl	800afd8 <__hi0bits>
 8009e66:	f1c0 0020 	rsb	r0, r0, #32
 8009e6a:	9b05      	ldr	r3, [sp, #20]
 8009e6c:	4418      	add	r0, r3
 8009e6e:	f010 001f 	ands.w	r0, r0, #31
 8009e72:	f000 8092 	beq.w	8009f9a <_dtoa_r+0x90a>
 8009e76:	f1c0 0320 	rsb	r3, r0, #32
 8009e7a:	2b04      	cmp	r3, #4
 8009e7c:	f340 808a 	ble.w	8009f94 <_dtoa_r+0x904>
 8009e80:	f1c0 001c 	rsb	r0, r0, #28
 8009e84:	9b04      	ldr	r3, [sp, #16]
 8009e86:	4403      	add	r3, r0
 8009e88:	9304      	str	r3, [sp, #16]
 8009e8a:	9b05      	ldr	r3, [sp, #20]
 8009e8c:	4403      	add	r3, r0
 8009e8e:	4405      	add	r5, r0
 8009e90:	9305      	str	r3, [sp, #20]
 8009e92:	9b04      	ldr	r3, [sp, #16]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	dd07      	ble.n	8009ea8 <_dtoa_r+0x818>
 8009e98:	ee18 1a10 	vmov	r1, s16
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f001 fa04 	bl	800b2ac <__lshift>
 8009ea4:	ee08 0a10 	vmov	s16, r0
 8009ea8:	9b05      	ldr	r3, [sp, #20]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	dd05      	ble.n	8009eba <_dtoa_r+0x82a>
 8009eae:	4631      	mov	r1, r6
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f001 f9fa 	bl	800b2ac <__lshift>
 8009eb8:	4606      	mov	r6, r0
 8009eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d06e      	beq.n	8009f9e <_dtoa_r+0x90e>
 8009ec0:	ee18 0a10 	vmov	r0, s16
 8009ec4:	4631      	mov	r1, r6
 8009ec6:	f001 fa61 	bl	800b38c <__mcmp>
 8009eca:	2800      	cmp	r0, #0
 8009ecc:	da67      	bge.n	8009f9e <_dtoa_r+0x90e>
 8009ece:	9b00      	ldr	r3, [sp, #0]
 8009ed0:	3b01      	subs	r3, #1
 8009ed2:	ee18 1a10 	vmov	r1, s16
 8009ed6:	9300      	str	r3, [sp, #0]
 8009ed8:	220a      	movs	r2, #10
 8009eda:	2300      	movs	r3, #0
 8009edc:	4620      	mov	r0, r4
 8009ede:	f000 ffeb 	bl	800aeb8 <__multadd>
 8009ee2:	9b08      	ldr	r3, [sp, #32]
 8009ee4:	ee08 0a10 	vmov	s16, r0
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f000 81b1 	beq.w	800a250 <_dtoa_r+0xbc0>
 8009eee:	2300      	movs	r3, #0
 8009ef0:	4639      	mov	r1, r7
 8009ef2:	220a      	movs	r2, #10
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	f000 ffdf 	bl	800aeb8 <__multadd>
 8009efa:	9b02      	ldr	r3, [sp, #8]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	4607      	mov	r7, r0
 8009f00:	f300 808e 	bgt.w	800a020 <_dtoa_r+0x990>
 8009f04:	9b06      	ldr	r3, [sp, #24]
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	dc51      	bgt.n	8009fae <_dtoa_r+0x91e>
 8009f0a:	e089      	b.n	800a020 <_dtoa_r+0x990>
 8009f0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f12:	e74b      	b.n	8009dac <_dtoa_r+0x71c>
 8009f14:	9b03      	ldr	r3, [sp, #12]
 8009f16:	1e5e      	subs	r6, r3, #1
 8009f18:	9b07      	ldr	r3, [sp, #28]
 8009f1a:	42b3      	cmp	r3, r6
 8009f1c:	bfbf      	itttt	lt
 8009f1e:	9b07      	ldrlt	r3, [sp, #28]
 8009f20:	9607      	strlt	r6, [sp, #28]
 8009f22:	1af2      	sublt	r2, r6, r3
 8009f24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009f26:	bfb6      	itet	lt
 8009f28:	189b      	addlt	r3, r3, r2
 8009f2a:	1b9e      	subge	r6, r3, r6
 8009f2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009f2e:	9b03      	ldr	r3, [sp, #12]
 8009f30:	bfb8      	it	lt
 8009f32:	2600      	movlt	r6, #0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	bfb7      	itett	lt
 8009f38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009f3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009f40:	1a9d      	sublt	r5, r3, r2
 8009f42:	2300      	movlt	r3, #0
 8009f44:	e734      	b.n	8009db0 <_dtoa_r+0x720>
 8009f46:	9e07      	ldr	r6, [sp, #28]
 8009f48:	9d04      	ldr	r5, [sp, #16]
 8009f4a:	9f08      	ldr	r7, [sp, #32]
 8009f4c:	e73b      	b.n	8009dc6 <_dtoa_r+0x736>
 8009f4e:	9a07      	ldr	r2, [sp, #28]
 8009f50:	e767      	b.n	8009e22 <_dtoa_r+0x792>
 8009f52:	9b06      	ldr	r3, [sp, #24]
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	dc18      	bgt.n	8009f8a <_dtoa_r+0x8fa>
 8009f58:	f1ba 0f00 	cmp.w	sl, #0
 8009f5c:	d115      	bne.n	8009f8a <_dtoa_r+0x8fa>
 8009f5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f62:	b993      	cbnz	r3, 8009f8a <_dtoa_r+0x8fa>
 8009f64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f68:	0d1b      	lsrs	r3, r3, #20
 8009f6a:	051b      	lsls	r3, r3, #20
 8009f6c:	b183      	cbz	r3, 8009f90 <_dtoa_r+0x900>
 8009f6e:	9b04      	ldr	r3, [sp, #16]
 8009f70:	3301      	adds	r3, #1
 8009f72:	9304      	str	r3, [sp, #16]
 8009f74:	9b05      	ldr	r3, [sp, #20]
 8009f76:	3301      	adds	r3, #1
 8009f78:	9305      	str	r3, [sp, #20]
 8009f7a:	f04f 0801 	mov.w	r8, #1
 8009f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f47f af6a 	bne.w	8009e5a <_dtoa_r+0x7ca>
 8009f86:	2001      	movs	r0, #1
 8009f88:	e76f      	b.n	8009e6a <_dtoa_r+0x7da>
 8009f8a:	f04f 0800 	mov.w	r8, #0
 8009f8e:	e7f6      	b.n	8009f7e <_dtoa_r+0x8ee>
 8009f90:	4698      	mov	r8, r3
 8009f92:	e7f4      	b.n	8009f7e <_dtoa_r+0x8ee>
 8009f94:	f43f af7d 	beq.w	8009e92 <_dtoa_r+0x802>
 8009f98:	4618      	mov	r0, r3
 8009f9a:	301c      	adds	r0, #28
 8009f9c:	e772      	b.n	8009e84 <_dtoa_r+0x7f4>
 8009f9e:	9b03      	ldr	r3, [sp, #12]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	dc37      	bgt.n	800a014 <_dtoa_r+0x984>
 8009fa4:	9b06      	ldr	r3, [sp, #24]
 8009fa6:	2b02      	cmp	r3, #2
 8009fa8:	dd34      	ble.n	800a014 <_dtoa_r+0x984>
 8009faa:	9b03      	ldr	r3, [sp, #12]
 8009fac:	9302      	str	r3, [sp, #8]
 8009fae:	9b02      	ldr	r3, [sp, #8]
 8009fb0:	b96b      	cbnz	r3, 8009fce <_dtoa_r+0x93e>
 8009fb2:	4631      	mov	r1, r6
 8009fb4:	2205      	movs	r2, #5
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f000 ff7e 	bl	800aeb8 <__multadd>
 8009fbc:	4601      	mov	r1, r0
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	ee18 0a10 	vmov	r0, s16
 8009fc4:	f001 f9e2 	bl	800b38c <__mcmp>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	f73f adbb 	bgt.w	8009b44 <_dtoa_r+0x4b4>
 8009fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fd0:	9d01      	ldr	r5, [sp, #4]
 8009fd2:	43db      	mvns	r3, r3
 8009fd4:	9300      	str	r3, [sp, #0]
 8009fd6:	f04f 0800 	mov.w	r8, #0
 8009fda:	4631      	mov	r1, r6
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 ff49 	bl	800ae74 <_Bfree>
 8009fe2:	2f00      	cmp	r7, #0
 8009fe4:	f43f aea4 	beq.w	8009d30 <_dtoa_r+0x6a0>
 8009fe8:	f1b8 0f00 	cmp.w	r8, #0
 8009fec:	d005      	beq.n	8009ffa <_dtoa_r+0x96a>
 8009fee:	45b8      	cmp	r8, r7
 8009ff0:	d003      	beq.n	8009ffa <_dtoa_r+0x96a>
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f000 ff3d 	bl	800ae74 <_Bfree>
 8009ffa:	4639      	mov	r1, r7
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f000 ff39 	bl	800ae74 <_Bfree>
 800a002:	e695      	b.n	8009d30 <_dtoa_r+0x6a0>
 800a004:	2600      	movs	r6, #0
 800a006:	4637      	mov	r7, r6
 800a008:	e7e1      	b.n	8009fce <_dtoa_r+0x93e>
 800a00a:	9700      	str	r7, [sp, #0]
 800a00c:	4637      	mov	r7, r6
 800a00e:	e599      	b.n	8009b44 <_dtoa_r+0x4b4>
 800a010:	40240000 	.word	0x40240000
 800a014:	9b08      	ldr	r3, [sp, #32]
 800a016:	2b00      	cmp	r3, #0
 800a018:	f000 80ca 	beq.w	800a1b0 <_dtoa_r+0xb20>
 800a01c:	9b03      	ldr	r3, [sp, #12]
 800a01e:	9302      	str	r3, [sp, #8]
 800a020:	2d00      	cmp	r5, #0
 800a022:	dd05      	ble.n	800a030 <_dtoa_r+0x9a0>
 800a024:	4639      	mov	r1, r7
 800a026:	462a      	mov	r2, r5
 800a028:	4620      	mov	r0, r4
 800a02a:	f001 f93f 	bl	800b2ac <__lshift>
 800a02e:	4607      	mov	r7, r0
 800a030:	f1b8 0f00 	cmp.w	r8, #0
 800a034:	d05b      	beq.n	800a0ee <_dtoa_r+0xa5e>
 800a036:	6879      	ldr	r1, [r7, #4]
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 fedb 	bl	800adf4 <_Balloc>
 800a03e:	4605      	mov	r5, r0
 800a040:	b928      	cbnz	r0, 800a04e <_dtoa_r+0x9be>
 800a042:	4b87      	ldr	r3, [pc, #540]	; (800a260 <_dtoa_r+0xbd0>)
 800a044:	4602      	mov	r2, r0
 800a046:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a04a:	f7ff bb3b 	b.w	80096c4 <_dtoa_r+0x34>
 800a04e:	693a      	ldr	r2, [r7, #16]
 800a050:	3202      	adds	r2, #2
 800a052:	0092      	lsls	r2, r2, #2
 800a054:	f107 010c 	add.w	r1, r7, #12
 800a058:	300c      	adds	r0, #12
 800a05a:	f7fd facd 	bl	80075f8 <memcpy>
 800a05e:	2201      	movs	r2, #1
 800a060:	4629      	mov	r1, r5
 800a062:	4620      	mov	r0, r4
 800a064:	f001 f922 	bl	800b2ac <__lshift>
 800a068:	9b01      	ldr	r3, [sp, #4]
 800a06a:	f103 0901 	add.w	r9, r3, #1
 800a06e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a072:	4413      	add	r3, r2
 800a074:	9305      	str	r3, [sp, #20]
 800a076:	f00a 0301 	and.w	r3, sl, #1
 800a07a:	46b8      	mov	r8, r7
 800a07c:	9304      	str	r3, [sp, #16]
 800a07e:	4607      	mov	r7, r0
 800a080:	4631      	mov	r1, r6
 800a082:	ee18 0a10 	vmov	r0, s16
 800a086:	f7ff fa75 	bl	8009574 <quorem>
 800a08a:	4641      	mov	r1, r8
 800a08c:	9002      	str	r0, [sp, #8]
 800a08e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a092:	ee18 0a10 	vmov	r0, s16
 800a096:	f001 f979 	bl	800b38c <__mcmp>
 800a09a:	463a      	mov	r2, r7
 800a09c:	9003      	str	r0, [sp, #12]
 800a09e:	4631      	mov	r1, r6
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f001 f98f 	bl	800b3c4 <__mdiff>
 800a0a6:	68c2      	ldr	r2, [r0, #12]
 800a0a8:	f109 3bff 	add.w	fp, r9, #4294967295
 800a0ac:	4605      	mov	r5, r0
 800a0ae:	bb02      	cbnz	r2, 800a0f2 <_dtoa_r+0xa62>
 800a0b0:	4601      	mov	r1, r0
 800a0b2:	ee18 0a10 	vmov	r0, s16
 800a0b6:	f001 f969 	bl	800b38c <__mcmp>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	4629      	mov	r1, r5
 800a0be:	4620      	mov	r0, r4
 800a0c0:	9207      	str	r2, [sp, #28]
 800a0c2:	f000 fed7 	bl	800ae74 <_Bfree>
 800a0c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a0ca:	ea43 0102 	orr.w	r1, r3, r2
 800a0ce:	9b04      	ldr	r3, [sp, #16]
 800a0d0:	430b      	orrs	r3, r1
 800a0d2:	464d      	mov	r5, r9
 800a0d4:	d10f      	bne.n	800a0f6 <_dtoa_r+0xa66>
 800a0d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a0da:	d02a      	beq.n	800a132 <_dtoa_r+0xaa2>
 800a0dc:	9b03      	ldr	r3, [sp, #12]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	dd02      	ble.n	800a0e8 <_dtoa_r+0xa58>
 800a0e2:	9b02      	ldr	r3, [sp, #8]
 800a0e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a0e8:	f88b a000 	strb.w	sl, [fp]
 800a0ec:	e775      	b.n	8009fda <_dtoa_r+0x94a>
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	e7ba      	b.n	800a068 <_dtoa_r+0x9d8>
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	e7e2      	b.n	800a0bc <_dtoa_r+0xa2c>
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	db04      	blt.n	800a106 <_dtoa_r+0xa76>
 800a0fc:	9906      	ldr	r1, [sp, #24]
 800a0fe:	430b      	orrs	r3, r1
 800a100:	9904      	ldr	r1, [sp, #16]
 800a102:	430b      	orrs	r3, r1
 800a104:	d122      	bne.n	800a14c <_dtoa_r+0xabc>
 800a106:	2a00      	cmp	r2, #0
 800a108:	ddee      	ble.n	800a0e8 <_dtoa_r+0xa58>
 800a10a:	ee18 1a10 	vmov	r1, s16
 800a10e:	2201      	movs	r2, #1
 800a110:	4620      	mov	r0, r4
 800a112:	f001 f8cb 	bl	800b2ac <__lshift>
 800a116:	4631      	mov	r1, r6
 800a118:	ee08 0a10 	vmov	s16, r0
 800a11c:	f001 f936 	bl	800b38c <__mcmp>
 800a120:	2800      	cmp	r0, #0
 800a122:	dc03      	bgt.n	800a12c <_dtoa_r+0xa9c>
 800a124:	d1e0      	bne.n	800a0e8 <_dtoa_r+0xa58>
 800a126:	f01a 0f01 	tst.w	sl, #1
 800a12a:	d0dd      	beq.n	800a0e8 <_dtoa_r+0xa58>
 800a12c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a130:	d1d7      	bne.n	800a0e2 <_dtoa_r+0xa52>
 800a132:	2339      	movs	r3, #57	; 0x39
 800a134:	f88b 3000 	strb.w	r3, [fp]
 800a138:	462b      	mov	r3, r5
 800a13a:	461d      	mov	r5, r3
 800a13c:	3b01      	subs	r3, #1
 800a13e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a142:	2a39      	cmp	r2, #57	; 0x39
 800a144:	d071      	beq.n	800a22a <_dtoa_r+0xb9a>
 800a146:	3201      	adds	r2, #1
 800a148:	701a      	strb	r2, [r3, #0]
 800a14a:	e746      	b.n	8009fda <_dtoa_r+0x94a>
 800a14c:	2a00      	cmp	r2, #0
 800a14e:	dd07      	ble.n	800a160 <_dtoa_r+0xad0>
 800a150:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a154:	d0ed      	beq.n	800a132 <_dtoa_r+0xaa2>
 800a156:	f10a 0301 	add.w	r3, sl, #1
 800a15a:	f88b 3000 	strb.w	r3, [fp]
 800a15e:	e73c      	b.n	8009fda <_dtoa_r+0x94a>
 800a160:	9b05      	ldr	r3, [sp, #20]
 800a162:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a166:	4599      	cmp	r9, r3
 800a168:	d047      	beq.n	800a1fa <_dtoa_r+0xb6a>
 800a16a:	ee18 1a10 	vmov	r1, s16
 800a16e:	2300      	movs	r3, #0
 800a170:	220a      	movs	r2, #10
 800a172:	4620      	mov	r0, r4
 800a174:	f000 fea0 	bl	800aeb8 <__multadd>
 800a178:	45b8      	cmp	r8, r7
 800a17a:	ee08 0a10 	vmov	s16, r0
 800a17e:	f04f 0300 	mov.w	r3, #0
 800a182:	f04f 020a 	mov.w	r2, #10
 800a186:	4641      	mov	r1, r8
 800a188:	4620      	mov	r0, r4
 800a18a:	d106      	bne.n	800a19a <_dtoa_r+0xb0a>
 800a18c:	f000 fe94 	bl	800aeb8 <__multadd>
 800a190:	4680      	mov	r8, r0
 800a192:	4607      	mov	r7, r0
 800a194:	f109 0901 	add.w	r9, r9, #1
 800a198:	e772      	b.n	800a080 <_dtoa_r+0x9f0>
 800a19a:	f000 fe8d 	bl	800aeb8 <__multadd>
 800a19e:	4639      	mov	r1, r7
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	220a      	movs	r2, #10
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	f000 fe86 	bl	800aeb8 <__multadd>
 800a1ac:	4607      	mov	r7, r0
 800a1ae:	e7f1      	b.n	800a194 <_dtoa_r+0xb04>
 800a1b0:	9b03      	ldr	r3, [sp, #12]
 800a1b2:	9302      	str	r3, [sp, #8]
 800a1b4:	9d01      	ldr	r5, [sp, #4]
 800a1b6:	ee18 0a10 	vmov	r0, s16
 800a1ba:	4631      	mov	r1, r6
 800a1bc:	f7ff f9da 	bl	8009574 <quorem>
 800a1c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a1c4:	9b01      	ldr	r3, [sp, #4]
 800a1c6:	f805 ab01 	strb.w	sl, [r5], #1
 800a1ca:	1aea      	subs	r2, r5, r3
 800a1cc:	9b02      	ldr	r3, [sp, #8]
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	dd09      	ble.n	800a1e6 <_dtoa_r+0xb56>
 800a1d2:	ee18 1a10 	vmov	r1, s16
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	220a      	movs	r2, #10
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f000 fe6c 	bl	800aeb8 <__multadd>
 800a1e0:	ee08 0a10 	vmov	s16, r0
 800a1e4:	e7e7      	b.n	800a1b6 <_dtoa_r+0xb26>
 800a1e6:	9b02      	ldr	r3, [sp, #8]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	bfc8      	it	gt
 800a1ec:	461d      	movgt	r5, r3
 800a1ee:	9b01      	ldr	r3, [sp, #4]
 800a1f0:	bfd8      	it	le
 800a1f2:	2501      	movle	r5, #1
 800a1f4:	441d      	add	r5, r3
 800a1f6:	f04f 0800 	mov.w	r8, #0
 800a1fa:	ee18 1a10 	vmov	r1, s16
 800a1fe:	2201      	movs	r2, #1
 800a200:	4620      	mov	r0, r4
 800a202:	f001 f853 	bl	800b2ac <__lshift>
 800a206:	4631      	mov	r1, r6
 800a208:	ee08 0a10 	vmov	s16, r0
 800a20c:	f001 f8be 	bl	800b38c <__mcmp>
 800a210:	2800      	cmp	r0, #0
 800a212:	dc91      	bgt.n	800a138 <_dtoa_r+0xaa8>
 800a214:	d102      	bne.n	800a21c <_dtoa_r+0xb8c>
 800a216:	f01a 0f01 	tst.w	sl, #1
 800a21a:	d18d      	bne.n	800a138 <_dtoa_r+0xaa8>
 800a21c:	462b      	mov	r3, r5
 800a21e:	461d      	mov	r5, r3
 800a220:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a224:	2a30      	cmp	r2, #48	; 0x30
 800a226:	d0fa      	beq.n	800a21e <_dtoa_r+0xb8e>
 800a228:	e6d7      	b.n	8009fda <_dtoa_r+0x94a>
 800a22a:	9a01      	ldr	r2, [sp, #4]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d184      	bne.n	800a13a <_dtoa_r+0xaaa>
 800a230:	9b00      	ldr	r3, [sp, #0]
 800a232:	3301      	adds	r3, #1
 800a234:	9300      	str	r3, [sp, #0]
 800a236:	2331      	movs	r3, #49	; 0x31
 800a238:	7013      	strb	r3, [r2, #0]
 800a23a:	e6ce      	b.n	8009fda <_dtoa_r+0x94a>
 800a23c:	4b09      	ldr	r3, [pc, #36]	; (800a264 <_dtoa_r+0xbd4>)
 800a23e:	f7ff ba95 	b.w	800976c <_dtoa_r+0xdc>
 800a242:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a244:	2b00      	cmp	r3, #0
 800a246:	f47f aa6e 	bne.w	8009726 <_dtoa_r+0x96>
 800a24a:	4b07      	ldr	r3, [pc, #28]	; (800a268 <_dtoa_r+0xbd8>)
 800a24c:	f7ff ba8e 	b.w	800976c <_dtoa_r+0xdc>
 800a250:	9b02      	ldr	r3, [sp, #8]
 800a252:	2b00      	cmp	r3, #0
 800a254:	dcae      	bgt.n	800a1b4 <_dtoa_r+0xb24>
 800a256:	9b06      	ldr	r3, [sp, #24]
 800a258:	2b02      	cmp	r3, #2
 800a25a:	f73f aea8 	bgt.w	8009fae <_dtoa_r+0x91e>
 800a25e:	e7a9      	b.n	800a1b4 <_dtoa_r+0xb24>
 800a260:	0800cac0 	.word	0x0800cac0
 800a264:	0800cd21 	.word	0x0800cd21
 800a268:	0800ca41 	.word	0x0800ca41

0800a26c <__sflush_r>:
 800a26c:	898a      	ldrh	r2, [r1, #12]
 800a26e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a272:	4605      	mov	r5, r0
 800a274:	0710      	lsls	r0, r2, #28
 800a276:	460c      	mov	r4, r1
 800a278:	d458      	bmi.n	800a32c <__sflush_r+0xc0>
 800a27a:	684b      	ldr	r3, [r1, #4]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	dc05      	bgt.n	800a28c <__sflush_r+0x20>
 800a280:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a282:	2b00      	cmp	r3, #0
 800a284:	dc02      	bgt.n	800a28c <__sflush_r+0x20>
 800a286:	2000      	movs	r0, #0
 800a288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a28c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a28e:	2e00      	cmp	r6, #0
 800a290:	d0f9      	beq.n	800a286 <__sflush_r+0x1a>
 800a292:	2300      	movs	r3, #0
 800a294:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a298:	682f      	ldr	r7, [r5, #0]
 800a29a:	602b      	str	r3, [r5, #0]
 800a29c:	d032      	beq.n	800a304 <__sflush_r+0x98>
 800a29e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2a0:	89a3      	ldrh	r3, [r4, #12]
 800a2a2:	075a      	lsls	r2, r3, #29
 800a2a4:	d505      	bpl.n	800a2b2 <__sflush_r+0x46>
 800a2a6:	6863      	ldr	r3, [r4, #4]
 800a2a8:	1ac0      	subs	r0, r0, r3
 800a2aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2ac:	b10b      	cbz	r3, 800a2b2 <__sflush_r+0x46>
 800a2ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2b0:	1ac0      	subs	r0, r0, r3
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2b8:	6a21      	ldr	r1, [r4, #32]
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	47b0      	blx	r6
 800a2be:	1c43      	adds	r3, r0, #1
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	d106      	bne.n	800a2d2 <__sflush_r+0x66>
 800a2c4:	6829      	ldr	r1, [r5, #0]
 800a2c6:	291d      	cmp	r1, #29
 800a2c8:	d82c      	bhi.n	800a324 <__sflush_r+0xb8>
 800a2ca:	4a2a      	ldr	r2, [pc, #168]	; (800a374 <__sflush_r+0x108>)
 800a2cc:	40ca      	lsrs	r2, r1
 800a2ce:	07d6      	lsls	r6, r2, #31
 800a2d0:	d528      	bpl.n	800a324 <__sflush_r+0xb8>
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	6062      	str	r2, [r4, #4]
 800a2d6:	04d9      	lsls	r1, r3, #19
 800a2d8:	6922      	ldr	r2, [r4, #16]
 800a2da:	6022      	str	r2, [r4, #0]
 800a2dc:	d504      	bpl.n	800a2e8 <__sflush_r+0x7c>
 800a2de:	1c42      	adds	r2, r0, #1
 800a2e0:	d101      	bne.n	800a2e6 <__sflush_r+0x7a>
 800a2e2:	682b      	ldr	r3, [r5, #0]
 800a2e4:	b903      	cbnz	r3, 800a2e8 <__sflush_r+0x7c>
 800a2e6:	6560      	str	r0, [r4, #84]	; 0x54
 800a2e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ea:	602f      	str	r7, [r5, #0]
 800a2ec:	2900      	cmp	r1, #0
 800a2ee:	d0ca      	beq.n	800a286 <__sflush_r+0x1a>
 800a2f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2f4:	4299      	cmp	r1, r3
 800a2f6:	d002      	beq.n	800a2fe <__sflush_r+0x92>
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f7fd f993 	bl	8007624 <_free_r>
 800a2fe:	2000      	movs	r0, #0
 800a300:	6360      	str	r0, [r4, #52]	; 0x34
 800a302:	e7c1      	b.n	800a288 <__sflush_r+0x1c>
 800a304:	6a21      	ldr	r1, [r4, #32]
 800a306:	2301      	movs	r3, #1
 800a308:	4628      	mov	r0, r5
 800a30a:	47b0      	blx	r6
 800a30c:	1c41      	adds	r1, r0, #1
 800a30e:	d1c7      	bne.n	800a2a0 <__sflush_r+0x34>
 800a310:	682b      	ldr	r3, [r5, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d0c4      	beq.n	800a2a0 <__sflush_r+0x34>
 800a316:	2b1d      	cmp	r3, #29
 800a318:	d001      	beq.n	800a31e <__sflush_r+0xb2>
 800a31a:	2b16      	cmp	r3, #22
 800a31c:	d101      	bne.n	800a322 <__sflush_r+0xb6>
 800a31e:	602f      	str	r7, [r5, #0]
 800a320:	e7b1      	b.n	800a286 <__sflush_r+0x1a>
 800a322:	89a3      	ldrh	r3, [r4, #12]
 800a324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a328:	81a3      	strh	r3, [r4, #12]
 800a32a:	e7ad      	b.n	800a288 <__sflush_r+0x1c>
 800a32c:	690f      	ldr	r7, [r1, #16]
 800a32e:	2f00      	cmp	r7, #0
 800a330:	d0a9      	beq.n	800a286 <__sflush_r+0x1a>
 800a332:	0793      	lsls	r3, r2, #30
 800a334:	680e      	ldr	r6, [r1, #0]
 800a336:	bf08      	it	eq
 800a338:	694b      	ldreq	r3, [r1, #20]
 800a33a:	600f      	str	r7, [r1, #0]
 800a33c:	bf18      	it	ne
 800a33e:	2300      	movne	r3, #0
 800a340:	eba6 0807 	sub.w	r8, r6, r7
 800a344:	608b      	str	r3, [r1, #8]
 800a346:	f1b8 0f00 	cmp.w	r8, #0
 800a34a:	dd9c      	ble.n	800a286 <__sflush_r+0x1a>
 800a34c:	6a21      	ldr	r1, [r4, #32]
 800a34e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a350:	4643      	mov	r3, r8
 800a352:	463a      	mov	r2, r7
 800a354:	4628      	mov	r0, r5
 800a356:	47b0      	blx	r6
 800a358:	2800      	cmp	r0, #0
 800a35a:	dc06      	bgt.n	800a36a <__sflush_r+0xfe>
 800a35c:	89a3      	ldrh	r3, [r4, #12]
 800a35e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	f04f 30ff 	mov.w	r0, #4294967295
 800a368:	e78e      	b.n	800a288 <__sflush_r+0x1c>
 800a36a:	4407      	add	r7, r0
 800a36c:	eba8 0800 	sub.w	r8, r8, r0
 800a370:	e7e9      	b.n	800a346 <__sflush_r+0xda>
 800a372:	bf00      	nop
 800a374:	20400001 	.word	0x20400001

0800a378 <_fflush_r>:
 800a378:	b538      	push	{r3, r4, r5, lr}
 800a37a:	690b      	ldr	r3, [r1, #16]
 800a37c:	4605      	mov	r5, r0
 800a37e:	460c      	mov	r4, r1
 800a380:	b913      	cbnz	r3, 800a388 <_fflush_r+0x10>
 800a382:	2500      	movs	r5, #0
 800a384:	4628      	mov	r0, r5
 800a386:	bd38      	pop	{r3, r4, r5, pc}
 800a388:	b118      	cbz	r0, 800a392 <_fflush_r+0x1a>
 800a38a:	6983      	ldr	r3, [r0, #24]
 800a38c:	b90b      	cbnz	r3, 800a392 <_fflush_r+0x1a>
 800a38e:	f000 f887 	bl	800a4a0 <__sinit>
 800a392:	4b14      	ldr	r3, [pc, #80]	; (800a3e4 <_fflush_r+0x6c>)
 800a394:	429c      	cmp	r4, r3
 800a396:	d11b      	bne.n	800a3d0 <_fflush_r+0x58>
 800a398:	686c      	ldr	r4, [r5, #4]
 800a39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d0ef      	beq.n	800a382 <_fflush_r+0xa>
 800a3a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a3a4:	07d0      	lsls	r0, r2, #31
 800a3a6:	d404      	bmi.n	800a3b2 <_fflush_r+0x3a>
 800a3a8:	0599      	lsls	r1, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_fflush_r+0x3a>
 800a3ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ae:	f000 fc88 	bl	800acc2 <__retarget_lock_acquire_recursive>
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f7ff ff59 	bl	800a26c <__sflush_r>
 800a3ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3bc:	07da      	lsls	r2, r3, #31
 800a3be:	4605      	mov	r5, r0
 800a3c0:	d4e0      	bmi.n	800a384 <_fflush_r+0xc>
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	059b      	lsls	r3, r3, #22
 800a3c6:	d4dd      	bmi.n	800a384 <_fflush_r+0xc>
 800a3c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ca:	f000 fc7b 	bl	800acc4 <__retarget_lock_release_recursive>
 800a3ce:	e7d9      	b.n	800a384 <_fflush_r+0xc>
 800a3d0:	4b05      	ldr	r3, [pc, #20]	; (800a3e8 <_fflush_r+0x70>)
 800a3d2:	429c      	cmp	r4, r3
 800a3d4:	d101      	bne.n	800a3da <_fflush_r+0x62>
 800a3d6:	68ac      	ldr	r4, [r5, #8]
 800a3d8:	e7df      	b.n	800a39a <_fflush_r+0x22>
 800a3da:	4b04      	ldr	r3, [pc, #16]	; (800a3ec <_fflush_r+0x74>)
 800a3dc:	429c      	cmp	r4, r3
 800a3de:	bf08      	it	eq
 800a3e0:	68ec      	ldreq	r4, [r5, #12]
 800a3e2:	e7da      	b.n	800a39a <_fflush_r+0x22>
 800a3e4:	0800caf4 	.word	0x0800caf4
 800a3e8:	0800cb14 	.word	0x0800cb14
 800a3ec:	0800cad4 	.word	0x0800cad4

0800a3f0 <std>:
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	b510      	push	{r4, lr}
 800a3f4:	4604      	mov	r4, r0
 800a3f6:	e9c0 3300 	strd	r3, r3, [r0]
 800a3fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3fe:	6083      	str	r3, [r0, #8]
 800a400:	8181      	strh	r1, [r0, #12]
 800a402:	6643      	str	r3, [r0, #100]	; 0x64
 800a404:	81c2      	strh	r2, [r0, #14]
 800a406:	6183      	str	r3, [r0, #24]
 800a408:	4619      	mov	r1, r3
 800a40a:	2208      	movs	r2, #8
 800a40c:	305c      	adds	r0, #92	; 0x5c
 800a40e:	f7fd f901 	bl	8007614 <memset>
 800a412:	4b05      	ldr	r3, [pc, #20]	; (800a428 <std+0x38>)
 800a414:	6263      	str	r3, [r4, #36]	; 0x24
 800a416:	4b05      	ldr	r3, [pc, #20]	; (800a42c <std+0x3c>)
 800a418:	62a3      	str	r3, [r4, #40]	; 0x28
 800a41a:	4b05      	ldr	r3, [pc, #20]	; (800a430 <std+0x40>)
 800a41c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a41e:	4b05      	ldr	r3, [pc, #20]	; (800a434 <std+0x44>)
 800a420:	6224      	str	r4, [r4, #32]
 800a422:	6323      	str	r3, [r4, #48]	; 0x30
 800a424:	bd10      	pop	{r4, pc}
 800a426:	bf00      	nop
 800a428:	080085cd 	.word	0x080085cd
 800a42c:	080085f3 	.word	0x080085f3
 800a430:	0800862b 	.word	0x0800862b
 800a434:	0800864f 	.word	0x0800864f

0800a438 <_cleanup_r>:
 800a438:	4901      	ldr	r1, [pc, #4]	; (800a440 <_cleanup_r+0x8>)
 800a43a:	f000 b8af 	b.w	800a59c <_fwalk_reent>
 800a43e:	bf00      	nop
 800a440:	0800a379 	.word	0x0800a379

0800a444 <__sfmoreglue>:
 800a444:	b570      	push	{r4, r5, r6, lr}
 800a446:	2268      	movs	r2, #104	; 0x68
 800a448:	1e4d      	subs	r5, r1, #1
 800a44a:	4355      	muls	r5, r2
 800a44c:	460e      	mov	r6, r1
 800a44e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a452:	f7fd f953 	bl	80076fc <_malloc_r>
 800a456:	4604      	mov	r4, r0
 800a458:	b140      	cbz	r0, 800a46c <__sfmoreglue+0x28>
 800a45a:	2100      	movs	r1, #0
 800a45c:	e9c0 1600 	strd	r1, r6, [r0]
 800a460:	300c      	adds	r0, #12
 800a462:	60a0      	str	r0, [r4, #8]
 800a464:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a468:	f7fd f8d4 	bl	8007614 <memset>
 800a46c:	4620      	mov	r0, r4
 800a46e:	bd70      	pop	{r4, r5, r6, pc}

0800a470 <__sfp_lock_acquire>:
 800a470:	4801      	ldr	r0, [pc, #4]	; (800a478 <__sfp_lock_acquire+0x8>)
 800a472:	f000 bc26 	b.w	800acc2 <__retarget_lock_acquire_recursive>
 800a476:	bf00      	nop
 800a478:	200007c5 	.word	0x200007c5

0800a47c <__sfp_lock_release>:
 800a47c:	4801      	ldr	r0, [pc, #4]	; (800a484 <__sfp_lock_release+0x8>)
 800a47e:	f000 bc21 	b.w	800acc4 <__retarget_lock_release_recursive>
 800a482:	bf00      	nop
 800a484:	200007c5 	.word	0x200007c5

0800a488 <__sinit_lock_acquire>:
 800a488:	4801      	ldr	r0, [pc, #4]	; (800a490 <__sinit_lock_acquire+0x8>)
 800a48a:	f000 bc1a 	b.w	800acc2 <__retarget_lock_acquire_recursive>
 800a48e:	bf00      	nop
 800a490:	200007c6 	.word	0x200007c6

0800a494 <__sinit_lock_release>:
 800a494:	4801      	ldr	r0, [pc, #4]	; (800a49c <__sinit_lock_release+0x8>)
 800a496:	f000 bc15 	b.w	800acc4 <__retarget_lock_release_recursive>
 800a49a:	bf00      	nop
 800a49c:	200007c6 	.word	0x200007c6

0800a4a0 <__sinit>:
 800a4a0:	b510      	push	{r4, lr}
 800a4a2:	4604      	mov	r4, r0
 800a4a4:	f7ff fff0 	bl	800a488 <__sinit_lock_acquire>
 800a4a8:	69a3      	ldr	r3, [r4, #24]
 800a4aa:	b11b      	cbz	r3, 800a4b4 <__sinit+0x14>
 800a4ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4b0:	f7ff bff0 	b.w	800a494 <__sinit_lock_release>
 800a4b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a4b8:	6523      	str	r3, [r4, #80]	; 0x50
 800a4ba:	4b13      	ldr	r3, [pc, #76]	; (800a508 <__sinit+0x68>)
 800a4bc:	4a13      	ldr	r2, [pc, #76]	; (800a50c <__sinit+0x6c>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	62a2      	str	r2, [r4, #40]	; 0x28
 800a4c2:	42a3      	cmp	r3, r4
 800a4c4:	bf04      	itt	eq
 800a4c6:	2301      	moveq	r3, #1
 800a4c8:	61a3      	streq	r3, [r4, #24]
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	f000 f820 	bl	800a510 <__sfp>
 800a4d0:	6060      	str	r0, [r4, #4]
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	f000 f81c 	bl	800a510 <__sfp>
 800a4d8:	60a0      	str	r0, [r4, #8]
 800a4da:	4620      	mov	r0, r4
 800a4dc:	f000 f818 	bl	800a510 <__sfp>
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	60e0      	str	r0, [r4, #12]
 800a4e4:	2104      	movs	r1, #4
 800a4e6:	6860      	ldr	r0, [r4, #4]
 800a4e8:	f7ff ff82 	bl	800a3f0 <std>
 800a4ec:	68a0      	ldr	r0, [r4, #8]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	2109      	movs	r1, #9
 800a4f2:	f7ff ff7d 	bl	800a3f0 <std>
 800a4f6:	68e0      	ldr	r0, [r4, #12]
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	2112      	movs	r1, #18
 800a4fc:	f7ff ff78 	bl	800a3f0 <std>
 800a500:	2301      	movs	r3, #1
 800a502:	61a3      	str	r3, [r4, #24]
 800a504:	e7d2      	b.n	800a4ac <__sinit+0xc>
 800a506:	bf00      	nop
 800a508:	0800c8b4 	.word	0x0800c8b4
 800a50c:	0800a439 	.word	0x0800a439

0800a510 <__sfp>:
 800a510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a512:	4607      	mov	r7, r0
 800a514:	f7ff ffac 	bl	800a470 <__sfp_lock_acquire>
 800a518:	4b1e      	ldr	r3, [pc, #120]	; (800a594 <__sfp+0x84>)
 800a51a:	681e      	ldr	r6, [r3, #0]
 800a51c:	69b3      	ldr	r3, [r6, #24]
 800a51e:	b913      	cbnz	r3, 800a526 <__sfp+0x16>
 800a520:	4630      	mov	r0, r6
 800a522:	f7ff ffbd 	bl	800a4a0 <__sinit>
 800a526:	3648      	adds	r6, #72	; 0x48
 800a528:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a52c:	3b01      	subs	r3, #1
 800a52e:	d503      	bpl.n	800a538 <__sfp+0x28>
 800a530:	6833      	ldr	r3, [r6, #0]
 800a532:	b30b      	cbz	r3, 800a578 <__sfp+0x68>
 800a534:	6836      	ldr	r6, [r6, #0]
 800a536:	e7f7      	b.n	800a528 <__sfp+0x18>
 800a538:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a53c:	b9d5      	cbnz	r5, 800a574 <__sfp+0x64>
 800a53e:	4b16      	ldr	r3, [pc, #88]	; (800a598 <__sfp+0x88>)
 800a540:	60e3      	str	r3, [r4, #12]
 800a542:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a546:	6665      	str	r5, [r4, #100]	; 0x64
 800a548:	f000 fbba 	bl	800acc0 <__retarget_lock_init_recursive>
 800a54c:	f7ff ff96 	bl	800a47c <__sfp_lock_release>
 800a550:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a554:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a558:	6025      	str	r5, [r4, #0]
 800a55a:	61a5      	str	r5, [r4, #24]
 800a55c:	2208      	movs	r2, #8
 800a55e:	4629      	mov	r1, r5
 800a560:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a564:	f7fd f856 	bl	8007614 <memset>
 800a568:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a56c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a570:	4620      	mov	r0, r4
 800a572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a574:	3468      	adds	r4, #104	; 0x68
 800a576:	e7d9      	b.n	800a52c <__sfp+0x1c>
 800a578:	2104      	movs	r1, #4
 800a57a:	4638      	mov	r0, r7
 800a57c:	f7ff ff62 	bl	800a444 <__sfmoreglue>
 800a580:	4604      	mov	r4, r0
 800a582:	6030      	str	r0, [r6, #0]
 800a584:	2800      	cmp	r0, #0
 800a586:	d1d5      	bne.n	800a534 <__sfp+0x24>
 800a588:	f7ff ff78 	bl	800a47c <__sfp_lock_release>
 800a58c:	230c      	movs	r3, #12
 800a58e:	603b      	str	r3, [r7, #0]
 800a590:	e7ee      	b.n	800a570 <__sfp+0x60>
 800a592:	bf00      	nop
 800a594:	0800c8b4 	.word	0x0800c8b4
 800a598:	ffff0001 	.word	0xffff0001

0800a59c <_fwalk_reent>:
 800a59c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a0:	4606      	mov	r6, r0
 800a5a2:	4688      	mov	r8, r1
 800a5a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a5a8:	2700      	movs	r7, #0
 800a5aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5ae:	f1b9 0901 	subs.w	r9, r9, #1
 800a5b2:	d505      	bpl.n	800a5c0 <_fwalk_reent+0x24>
 800a5b4:	6824      	ldr	r4, [r4, #0]
 800a5b6:	2c00      	cmp	r4, #0
 800a5b8:	d1f7      	bne.n	800a5aa <_fwalk_reent+0xe>
 800a5ba:	4638      	mov	r0, r7
 800a5bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c0:	89ab      	ldrh	r3, [r5, #12]
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d907      	bls.n	800a5d6 <_fwalk_reent+0x3a>
 800a5c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	d003      	beq.n	800a5d6 <_fwalk_reent+0x3a>
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	47c0      	blx	r8
 800a5d4:	4307      	orrs	r7, r0
 800a5d6:	3568      	adds	r5, #104	; 0x68
 800a5d8:	e7e9      	b.n	800a5ae <_fwalk_reent+0x12>

0800a5da <rshift>:
 800a5da:	6903      	ldr	r3, [r0, #16]
 800a5dc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a5e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5e4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a5e8:	f100 0414 	add.w	r4, r0, #20
 800a5ec:	dd45      	ble.n	800a67a <rshift+0xa0>
 800a5ee:	f011 011f 	ands.w	r1, r1, #31
 800a5f2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a5f6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a5fa:	d10c      	bne.n	800a616 <rshift+0x3c>
 800a5fc:	f100 0710 	add.w	r7, r0, #16
 800a600:	4629      	mov	r1, r5
 800a602:	42b1      	cmp	r1, r6
 800a604:	d334      	bcc.n	800a670 <rshift+0x96>
 800a606:	1a9b      	subs	r3, r3, r2
 800a608:	009b      	lsls	r3, r3, #2
 800a60a:	1eea      	subs	r2, r5, #3
 800a60c:	4296      	cmp	r6, r2
 800a60e:	bf38      	it	cc
 800a610:	2300      	movcc	r3, #0
 800a612:	4423      	add	r3, r4
 800a614:	e015      	b.n	800a642 <rshift+0x68>
 800a616:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a61a:	f1c1 0820 	rsb	r8, r1, #32
 800a61e:	40cf      	lsrs	r7, r1
 800a620:	f105 0e04 	add.w	lr, r5, #4
 800a624:	46a1      	mov	r9, r4
 800a626:	4576      	cmp	r6, lr
 800a628:	46f4      	mov	ip, lr
 800a62a:	d815      	bhi.n	800a658 <rshift+0x7e>
 800a62c:	1a9a      	subs	r2, r3, r2
 800a62e:	0092      	lsls	r2, r2, #2
 800a630:	3a04      	subs	r2, #4
 800a632:	3501      	adds	r5, #1
 800a634:	42ae      	cmp	r6, r5
 800a636:	bf38      	it	cc
 800a638:	2200      	movcc	r2, #0
 800a63a:	18a3      	adds	r3, r4, r2
 800a63c:	50a7      	str	r7, [r4, r2]
 800a63e:	b107      	cbz	r7, 800a642 <rshift+0x68>
 800a640:	3304      	adds	r3, #4
 800a642:	1b1a      	subs	r2, r3, r4
 800a644:	42a3      	cmp	r3, r4
 800a646:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a64a:	bf08      	it	eq
 800a64c:	2300      	moveq	r3, #0
 800a64e:	6102      	str	r2, [r0, #16]
 800a650:	bf08      	it	eq
 800a652:	6143      	streq	r3, [r0, #20]
 800a654:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a658:	f8dc c000 	ldr.w	ip, [ip]
 800a65c:	fa0c fc08 	lsl.w	ip, ip, r8
 800a660:	ea4c 0707 	orr.w	r7, ip, r7
 800a664:	f849 7b04 	str.w	r7, [r9], #4
 800a668:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a66c:	40cf      	lsrs	r7, r1
 800a66e:	e7da      	b.n	800a626 <rshift+0x4c>
 800a670:	f851 cb04 	ldr.w	ip, [r1], #4
 800a674:	f847 cf04 	str.w	ip, [r7, #4]!
 800a678:	e7c3      	b.n	800a602 <rshift+0x28>
 800a67a:	4623      	mov	r3, r4
 800a67c:	e7e1      	b.n	800a642 <rshift+0x68>

0800a67e <__hexdig_fun>:
 800a67e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a682:	2b09      	cmp	r3, #9
 800a684:	d802      	bhi.n	800a68c <__hexdig_fun+0xe>
 800a686:	3820      	subs	r0, #32
 800a688:	b2c0      	uxtb	r0, r0
 800a68a:	4770      	bx	lr
 800a68c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a690:	2b05      	cmp	r3, #5
 800a692:	d801      	bhi.n	800a698 <__hexdig_fun+0x1a>
 800a694:	3847      	subs	r0, #71	; 0x47
 800a696:	e7f7      	b.n	800a688 <__hexdig_fun+0xa>
 800a698:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a69c:	2b05      	cmp	r3, #5
 800a69e:	d801      	bhi.n	800a6a4 <__hexdig_fun+0x26>
 800a6a0:	3827      	subs	r0, #39	; 0x27
 800a6a2:	e7f1      	b.n	800a688 <__hexdig_fun+0xa>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	4770      	bx	lr

0800a6a8 <__gethex>:
 800a6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ac:	ed2d 8b02 	vpush	{d8}
 800a6b0:	b089      	sub	sp, #36	; 0x24
 800a6b2:	ee08 0a10 	vmov	s16, r0
 800a6b6:	9304      	str	r3, [sp, #16]
 800a6b8:	4bb4      	ldr	r3, [pc, #720]	; (800a98c <__gethex+0x2e4>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	9301      	str	r3, [sp, #4]
 800a6be:	4618      	mov	r0, r3
 800a6c0:	468b      	mov	fp, r1
 800a6c2:	4690      	mov	r8, r2
 800a6c4:	f7f5 fd84 	bl	80001d0 <strlen>
 800a6c8:	9b01      	ldr	r3, [sp, #4]
 800a6ca:	f8db 2000 	ldr.w	r2, [fp]
 800a6ce:	4403      	add	r3, r0
 800a6d0:	4682      	mov	sl, r0
 800a6d2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a6d6:	9305      	str	r3, [sp, #20]
 800a6d8:	1c93      	adds	r3, r2, #2
 800a6da:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a6de:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a6e2:	32fe      	adds	r2, #254	; 0xfe
 800a6e4:	18d1      	adds	r1, r2, r3
 800a6e6:	461f      	mov	r7, r3
 800a6e8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a6ec:	9100      	str	r1, [sp, #0]
 800a6ee:	2830      	cmp	r0, #48	; 0x30
 800a6f0:	d0f8      	beq.n	800a6e4 <__gethex+0x3c>
 800a6f2:	f7ff ffc4 	bl	800a67e <__hexdig_fun>
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d13a      	bne.n	800a772 <__gethex+0xca>
 800a6fc:	9901      	ldr	r1, [sp, #4]
 800a6fe:	4652      	mov	r2, sl
 800a700:	4638      	mov	r0, r7
 800a702:	f001 fe79 	bl	800c3f8 <strncmp>
 800a706:	4605      	mov	r5, r0
 800a708:	2800      	cmp	r0, #0
 800a70a:	d168      	bne.n	800a7de <__gethex+0x136>
 800a70c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a710:	eb07 060a 	add.w	r6, r7, sl
 800a714:	f7ff ffb3 	bl	800a67e <__hexdig_fun>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d062      	beq.n	800a7e2 <__gethex+0x13a>
 800a71c:	4633      	mov	r3, r6
 800a71e:	7818      	ldrb	r0, [r3, #0]
 800a720:	2830      	cmp	r0, #48	; 0x30
 800a722:	461f      	mov	r7, r3
 800a724:	f103 0301 	add.w	r3, r3, #1
 800a728:	d0f9      	beq.n	800a71e <__gethex+0x76>
 800a72a:	f7ff ffa8 	bl	800a67e <__hexdig_fun>
 800a72e:	2301      	movs	r3, #1
 800a730:	fab0 f480 	clz	r4, r0
 800a734:	0964      	lsrs	r4, r4, #5
 800a736:	4635      	mov	r5, r6
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	463a      	mov	r2, r7
 800a73c:	4616      	mov	r6, r2
 800a73e:	3201      	adds	r2, #1
 800a740:	7830      	ldrb	r0, [r6, #0]
 800a742:	f7ff ff9c 	bl	800a67e <__hexdig_fun>
 800a746:	2800      	cmp	r0, #0
 800a748:	d1f8      	bne.n	800a73c <__gethex+0x94>
 800a74a:	9901      	ldr	r1, [sp, #4]
 800a74c:	4652      	mov	r2, sl
 800a74e:	4630      	mov	r0, r6
 800a750:	f001 fe52 	bl	800c3f8 <strncmp>
 800a754:	b980      	cbnz	r0, 800a778 <__gethex+0xd0>
 800a756:	b94d      	cbnz	r5, 800a76c <__gethex+0xc4>
 800a758:	eb06 050a 	add.w	r5, r6, sl
 800a75c:	462a      	mov	r2, r5
 800a75e:	4616      	mov	r6, r2
 800a760:	3201      	adds	r2, #1
 800a762:	7830      	ldrb	r0, [r6, #0]
 800a764:	f7ff ff8b 	bl	800a67e <__hexdig_fun>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d1f8      	bne.n	800a75e <__gethex+0xb6>
 800a76c:	1bad      	subs	r5, r5, r6
 800a76e:	00ad      	lsls	r5, r5, #2
 800a770:	e004      	b.n	800a77c <__gethex+0xd4>
 800a772:	2400      	movs	r4, #0
 800a774:	4625      	mov	r5, r4
 800a776:	e7e0      	b.n	800a73a <__gethex+0x92>
 800a778:	2d00      	cmp	r5, #0
 800a77a:	d1f7      	bne.n	800a76c <__gethex+0xc4>
 800a77c:	7833      	ldrb	r3, [r6, #0]
 800a77e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a782:	2b50      	cmp	r3, #80	; 0x50
 800a784:	d13b      	bne.n	800a7fe <__gethex+0x156>
 800a786:	7873      	ldrb	r3, [r6, #1]
 800a788:	2b2b      	cmp	r3, #43	; 0x2b
 800a78a:	d02c      	beq.n	800a7e6 <__gethex+0x13e>
 800a78c:	2b2d      	cmp	r3, #45	; 0x2d
 800a78e:	d02e      	beq.n	800a7ee <__gethex+0x146>
 800a790:	1c71      	adds	r1, r6, #1
 800a792:	f04f 0900 	mov.w	r9, #0
 800a796:	7808      	ldrb	r0, [r1, #0]
 800a798:	f7ff ff71 	bl	800a67e <__hexdig_fun>
 800a79c:	1e43      	subs	r3, r0, #1
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	2b18      	cmp	r3, #24
 800a7a2:	d82c      	bhi.n	800a7fe <__gethex+0x156>
 800a7a4:	f1a0 0210 	sub.w	r2, r0, #16
 800a7a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a7ac:	f7ff ff67 	bl	800a67e <__hexdig_fun>
 800a7b0:	1e43      	subs	r3, r0, #1
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	2b18      	cmp	r3, #24
 800a7b6:	d91d      	bls.n	800a7f4 <__gethex+0x14c>
 800a7b8:	f1b9 0f00 	cmp.w	r9, #0
 800a7bc:	d000      	beq.n	800a7c0 <__gethex+0x118>
 800a7be:	4252      	negs	r2, r2
 800a7c0:	4415      	add	r5, r2
 800a7c2:	f8cb 1000 	str.w	r1, [fp]
 800a7c6:	b1e4      	cbz	r4, 800a802 <__gethex+0x15a>
 800a7c8:	9b00      	ldr	r3, [sp, #0]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	bf14      	ite	ne
 800a7ce:	2700      	movne	r7, #0
 800a7d0:	2706      	moveq	r7, #6
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	b009      	add	sp, #36	; 0x24
 800a7d6:	ecbd 8b02 	vpop	{d8}
 800a7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7de:	463e      	mov	r6, r7
 800a7e0:	4625      	mov	r5, r4
 800a7e2:	2401      	movs	r4, #1
 800a7e4:	e7ca      	b.n	800a77c <__gethex+0xd4>
 800a7e6:	f04f 0900 	mov.w	r9, #0
 800a7ea:	1cb1      	adds	r1, r6, #2
 800a7ec:	e7d3      	b.n	800a796 <__gethex+0xee>
 800a7ee:	f04f 0901 	mov.w	r9, #1
 800a7f2:	e7fa      	b.n	800a7ea <__gethex+0x142>
 800a7f4:	230a      	movs	r3, #10
 800a7f6:	fb03 0202 	mla	r2, r3, r2, r0
 800a7fa:	3a10      	subs	r2, #16
 800a7fc:	e7d4      	b.n	800a7a8 <__gethex+0x100>
 800a7fe:	4631      	mov	r1, r6
 800a800:	e7df      	b.n	800a7c2 <__gethex+0x11a>
 800a802:	1bf3      	subs	r3, r6, r7
 800a804:	3b01      	subs	r3, #1
 800a806:	4621      	mov	r1, r4
 800a808:	2b07      	cmp	r3, #7
 800a80a:	dc0b      	bgt.n	800a824 <__gethex+0x17c>
 800a80c:	ee18 0a10 	vmov	r0, s16
 800a810:	f000 faf0 	bl	800adf4 <_Balloc>
 800a814:	4604      	mov	r4, r0
 800a816:	b940      	cbnz	r0, 800a82a <__gethex+0x182>
 800a818:	4b5d      	ldr	r3, [pc, #372]	; (800a990 <__gethex+0x2e8>)
 800a81a:	4602      	mov	r2, r0
 800a81c:	21de      	movs	r1, #222	; 0xde
 800a81e:	485d      	ldr	r0, [pc, #372]	; (800a994 <__gethex+0x2ec>)
 800a820:	f001 feba 	bl	800c598 <__assert_func>
 800a824:	3101      	adds	r1, #1
 800a826:	105b      	asrs	r3, r3, #1
 800a828:	e7ee      	b.n	800a808 <__gethex+0x160>
 800a82a:	f100 0914 	add.w	r9, r0, #20
 800a82e:	f04f 0b00 	mov.w	fp, #0
 800a832:	f1ca 0301 	rsb	r3, sl, #1
 800a836:	f8cd 9008 	str.w	r9, [sp, #8]
 800a83a:	f8cd b000 	str.w	fp, [sp]
 800a83e:	9306      	str	r3, [sp, #24]
 800a840:	42b7      	cmp	r7, r6
 800a842:	d340      	bcc.n	800a8c6 <__gethex+0x21e>
 800a844:	9802      	ldr	r0, [sp, #8]
 800a846:	9b00      	ldr	r3, [sp, #0]
 800a848:	f840 3b04 	str.w	r3, [r0], #4
 800a84c:	eba0 0009 	sub.w	r0, r0, r9
 800a850:	1080      	asrs	r0, r0, #2
 800a852:	0146      	lsls	r6, r0, #5
 800a854:	6120      	str	r0, [r4, #16]
 800a856:	4618      	mov	r0, r3
 800a858:	f000 fbbe 	bl	800afd8 <__hi0bits>
 800a85c:	1a30      	subs	r0, r6, r0
 800a85e:	f8d8 6000 	ldr.w	r6, [r8]
 800a862:	42b0      	cmp	r0, r6
 800a864:	dd63      	ble.n	800a92e <__gethex+0x286>
 800a866:	1b87      	subs	r7, r0, r6
 800a868:	4639      	mov	r1, r7
 800a86a:	4620      	mov	r0, r4
 800a86c:	f000 ff62 	bl	800b734 <__any_on>
 800a870:	4682      	mov	sl, r0
 800a872:	b1a8      	cbz	r0, 800a8a0 <__gethex+0x1f8>
 800a874:	1e7b      	subs	r3, r7, #1
 800a876:	1159      	asrs	r1, r3, #5
 800a878:	f003 021f 	and.w	r2, r3, #31
 800a87c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a880:	f04f 0a01 	mov.w	sl, #1
 800a884:	fa0a f202 	lsl.w	r2, sl, r2
 800a888:	420a      	tst	r2, r1
 800a88a:	d009      	beq.n	800a8a0 <__gethex+0x1f8>
 800a88c:	4553      	cmp	r3, sl
 800a88e:	dd05      	ble.n	800a89c <__gethex+0x1f4>
 800a890:	1eb9      	subs	r1, r7, #2
 800a892:	4620      	mov	r0, r4
 800a894:	f000 ff4e 	bl	800b734 <__any_on>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d145      	bne.n	800a928 <__gethex+0x280>
 800a89c:	f04f 0a02 	mov.w	sl, #2
 800a8a0:	4639      	mov	r1, r7
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f7ff fe99 	bl	800a5da <rshift>
 800a8a8:	443d      	add	r5, r7
 800a8aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8ae:	42ab      	cmp	r3, r5
 800a8b0:	da4c      	bge.n	800a94c <__gethex+0x2a4>
 800a8b2:	ee18 0a10 	vmov	r0, s16
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	f000 fadc 	bl	800ae74 <_Bfree>
 800a8bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a8be:	2300      	movs	r3, #0
 800a8c0:	6013      	str	r3, [r2, #0]
 800a8c2:	27a3      	movs	r7, #163	; 0xa3
 800a8c4:	e785      	b.n	800a7d2 <__gethex+0x12a>
 800a8c6:	1e73      	subs	r3, r6, #1
 800a8c8:	9a05      	ldr	r2, [sp, #20]
 800a8ca:	9303      	str	r3, [sp, #12]
 800a8cc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d019      	beq.n	800a908 <__gethex+0x260>
 800a8d4:	f1bb 0f20 	cmp.w	fp, #32
 800a8d8:	d107      	bne.n	800a8ea <__gethex+0x242>
 800a8da:	9b02      	ldr	r3, [sp, #8]
 800a8dc:	9a00      	ldr	r2, [sp, #0]
 800a8de:	f843 2b04 	str.w	r2, [r3], #4
 800a8e2:	9302      	str	r3, [sp, #8]
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	469b      	mov	fp, r3
 800a8ea:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a8ee:	f7ff fec6 	bl	800a67e <__hexdig_fun>
 800a8f2:	9b00      	ldr	r3, [sp, #0]
 800a8f4:	f000 000f 	and.w	r0, r0, #15
 800a8f8:	fa00 f00b 	lsl.w	r0, r0, fp
 800a8fc:	4303      	orrs	r3, r0
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	f10b 0b04 	add.w	fp, fp, #4
 800a904:	9b03      	ldr	r3, [sp, #12]
 800a906:	e00d      	b.n	800a924 <__gethex+0x27c>
 800a908:	9b03      	ldr	r3, [sp, #12]
 800a90a:	9a06      	ldr	r2, [sp, #24]
 800a90c:	4413      	add	r3, r2
 800a90e:	42bb      	cmp	r3, r7
 800a910:	d3e0      	bcc.n	800a8d4 <__gethex+0x22c>
 800a912:	4618      	mov	r0, r3
 800a914:	9901      	ldr	r1, [sp, #4]
 800a916:	9307      	str	r3, [sp, #28]
 800a918:	4652      	mov	r2, sl
 800a91a:	f001 fd6d 	bl	800c3f8 <strncmp>
 800a91e:	9b07      	ldr	r3, [sp, #28]
 800a920:	2800      	cmp	r0, #0
 800a922:	d1d7      	bne.n	800a8d4 <__gethex+0x22c>
 800a924:	461e      	mov	r6, r3
 800a926:	e78b      	b.n	800a840 <__gethex+0x198>
 800a928:	f04f 0a03 	mov.w	sl, #3
 800a92c:	e7b8      	b.n	800a8a0 <__gethex+0x1f8>
 800a92e:	da0a      	bge.n	800a946 <__gethex+0x29e>
 800a930:	1a37      	subs	r7, r6, r0
 800a932:	4621      	mov	r1, r4
 800a934:	ee18 0a10 	vmov	r0, s16
 800a938:	463a      	mov	r2, r7
 800a93a:	f000 fcb7 	bl	800b2ac <__lshift>
 800a93e:	1bed      	subs	r5, r5, r7
 800a940:	4604      	mov	r4, r0
 800a942:	f100 0914 	add.w	r9, r0, #20
 800a946:	f04f 0a00 	mov.w	sl, #0
 800a94a:	e7ae      	b.n	800a8aa <__gethex+0x202>
 800a94c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a950:	42a8      	cmp	r0, r5
 800a952:	dd72      	ble.n	800aa3a <__gethex+0x392>
 800a954:	1b45      	subs	r5, r0, r5
 800a956:	42ae      	cmp	r6, r5
 800a958:	dc36      	bgt.n	800a9c8 <__gethex+0x320>
 800a95a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a95e:	2b02      	cmp	r3, #2
 800a960:	d02a      	beq.n	800a9b8 <__gethex+0x310>
 800a962:	2b03      	cmp	r3, #3
 800a964:	d02c      	beq.n	800a9c0 <__gethex+0x318>
 800a966:	2b01      	cmp	r3, #1
 800a968:	d11c      	bne.n	800a9a4 <__gethex+0x2fc>
 800a96a:	42ae      	cmp	r6, r5
 800a96c:	d11a      	bne.n	800a9a4 <__gethex+0x2fc>
 800a96e:	2e01      	cmp	r6, #1
 800a970:	d112      	bne.n	800a998 <__gethex+0x2f0>
 800a972:	9a04      	ldr	r2, [sp, #16]
 800a974:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a978:	6013      	str	r3, [r2, #0]
 800a97a:	2301      	movs	r3, #1
 800a97c:	6123      	str	r3, [r4, #16]
 800a97e:	f8c9 3000 	str.w	r3, [r9]
 800a982:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a984:	2762      	movs	r7, #98	; 0x62
 800a986:	601c      	str	r4, [r3, #0]
 800a988:	e723      	b.n	800a7d2 <__gethex+0x12a>
 800a98a:	bf00      	nop
 800a98c:	0800cb9c 	.word	0x0800cb9c
 800a990:	0800cac0 	.word	0x0800cac0
 800a994:	0800cb34 	.word	0x0800cb34
 800a998:	1e71      	subs	r1, r6, #1
 800a99a:	4620      	mov	r0, r4
 800a99c:	f000 feca 	bl	800b734 <__any_on>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	d1e6      	bne.n	800a972 <__gethex+0x2ca>
 800a9a4:	ee18 0a10 	vmov	r0, s16
 800a9a8:	4621      	mov	r1, r4
 800a9aa:	f000 fa63 	bl	800ae74 <_Bfree>
 800a9ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	6013      	str	r3, [r2, #0]
 800a9b4:	2750      	movs	r7, #80	; 0x50
 800a9b6:	e70c      	b.n	800a7d2 <__gethex+0x12a>
 800a9b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1f2      	bne.n	800a9a4 <__gethex+0x2fc>
 800a9be:	e7d8      	b.n	800a972 <__gethex+0x2ca>
 800a9c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1d5      	bne.n	800a972 <__gethex+0x2ca>
 800a9c6:	e7ed      	b.n	800a9a4 <__gethex+0x2fc>
 800a9c8:	1e6f      	subs	r7, r5, #1
 800a9ca:	f1ba 0f00 	cmp.w	sl, #0
 800a9ce:	d131      	bne.n	800aa34 <__gethex+0x38c>
 800a9d0:	b127      	cbz	r7, 800a9dc <__gethex+0x334>
 800a9d2:	4639      	mov	r1, r7
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f000 fead 	bl	800b734 <__any_on>
 800a9da:	4682      	mov	sl, r0
 800a9dc:	117b      	asrs	r3, r7, #5
 800a9de:	2101      	movs	r1, #1
 800a9e0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a9e4:	f007 071f 	and.w	r7, r7, #31
 800a9e8:	fa01 f707 	lsl.w	r7, r1, r7
 800a9ec:	421f      	tst	r7, r3
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	bf18      	it	ne
 800a9f4:	f04a 0a02 	orrne.w	sl, sl, #2
 800a9f8:	1b76      	subs	r6, r6, r5
 800a9fa:	f7ff fdee 	bl	800a5da <rshift>
 800a9fe:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aa02:	2702      	movs	r7, #2
 800aa04:	f1ba 0f00 	cmp.w	sl, #0
 800aa08:	d048      	beq.n	800aa9c <__gethex+0x3f4>
 800aa0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa0e:	2b02      	cmp	r3, #2
 800aa10:	d015      	beq.n	800aa3e <__gethex+0x396>
 800aa12:	2b03      	cmp	r3, #3
 800aa14:	d017      	beq.n	800aa46 <__gethex+0x39e>
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d109      	bne.n	800aa2e <__gethex+0x386>
 800aa1a:	f01a 0f02 	tst.w	sl, #2
 800aa1e:	d006      	beq.n	800aa2e <__gethex+0x386>
 800aa20:	f8d9 0000 	ldr.w	r0, [r9]
 800aa24:	ea4a 0a00 	orr.w	sl, sl, r0
 800aa28:	f01a 0f01 	tst.w	sl, #1
 800aa2c:	d10e      	bne.n	800aa4c <__gethex+0x3a4>
 800aa2e:	f047 0710 	orr.w	r7, r7, #16
 800aa32:	e033      	b.n	800aa9c <__gethex+0x3f4>
 800aa34:	f04f 0a01 	mov.w	sl, #1
 800aa38:	e7d0      	b.n	800a9dc <__gethex+0x334>
 800aa3a:	2701      	movs	r7, #1
 800aa3c:	e7e2      	b.n	800aa04 <__gethex+0x35c>
 800aa3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa40:	f1c3 0301 	rsb	r3, r3, #1
 800aa44:	9315      	str	r3, [sp, #84]	; 0x54
 800aa46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d0f0      	beq.n	800aa2e <__gethex+0x386>
 800aa4c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aa50:	f104 0314 	add.w	r3, r4, #20
 800aa54:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aa58:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aa5c:	f04f 0c00 	mov.w	ip, #0
 800aa60:	4618      	mov	r0, r3
 800aa62:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa66:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aa6a:	d01c      	beq.n	800aaa6 <__gethex+0x3fe>
 800aa6c:	3201      	adds	r2, #1
 800aa6e:	6002      	str	r2, [r0, #0]
 800aa70:	2f02      	cmp	r7, #2
 800aa72:	f104 0314 	add.w	r3, r4, #20
 800aa76:	d13f      	bne.n	800aaf8 <__gethex+0x450>
 800aa78:	f8d8 2000 	ldr.w	r2, [r8]
 800aa7c:	3a01      	subs	r2, #1
 800aa7e:	42b2      	cmp	r2, r6
 800aa80:	d10a      	bne.n	800aa98 <__gethex+0x3f0>
 800aa82:	1171      	asrs	r1, r6, #5
 800aa84:	2201      	movs	r2, #1
 800aa86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aa8a:	f006 061f 	and.w	r6, r6, #31
 800aa8e:	fa02 f606 	lsl.w	r6, r2, r6
 800aa92:	421e      	tst	r6, r3
 800aa94:	bf18      	it	ne
 800aa96:	4617      	movne	r7, r2
 800aa98:	f047 0720 	orr.w	r7, r7, #32
 800aa9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa9e:	601c      	str	r4, [r3, #0]
 800aaa0:	9b04      	ldr	r3, [sp, #16]
 800aaa2:	601d      	str	r5, [r3, #0]
 800aaa4:	e695      	b.n	800a7d2 <__gethex+0x12a>
 800aaa6:	4299      	cmp	r1, r3
 800aaa8:	f843 cc04 	str.w	ip, [r3, #-4]
 800aaac:	d8d8      	bhi.n	800aa60 <__gethex+0x3b8>
 800aaae:	68a3      	ldr	r3, [r4, #8]
 800aab0:	459b      	cmp	fp, r3
 800aab2:	db19      	blt.n	800aae8 <__gethex+0x440>
 800aab4:	6861      	ldr	r1, [r4, #4]
 800aab6:	ee18 0a10 	vmov	r0, s16
 800aaba:	3101      	adds	r1, #1
 800aabc:	f000 f99a 	bl	800adf4 <_Balloc>
 800aac0:	4681      	mov	r9, r0
 800aac2:	b918      	cbnz	r0, 800aacc <__gethex+0x424>
 800aac4:	4b1a      	ldr	r3, [pc, #104]	; (800ab30 <__gethex+0x488>)
 800aac6:	4602      	mov	r2, r0
 800aac8:	2184      	movs	r1, #132	; 0x84
 800aaca:	e6a8      	b.n	800a81e <__gethex+0x176>
 800aacc:	6922      	ldr	r2, [r4, #16]
 800aace:	3202      	adds	r2, #2
 800aad0:	f104 010c 	add.w	r1, r4, #12
 800aad4:	0092      	lsls	r2, r2, #2
 800aad6:	300c      	adds	r0, #12
 800aad8:	f7fc fd8e 	bl	80075f8 <memcpy>
 800aadc:	4621      	mov	r1, r4
 800aade:	ee18 0a10 	vmov	r0, s16
 800aae2:	f000 f9c7 	bl	800ae74 <_Bfree>
 800aae6:	464c      	mov	r4, r9
 800aae8:	6923      	ldr	r3, [r4, #16]
 800aaea:	1c5a      	adds	r2, r3, #1
 800aaec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aaf0:	6122      	str	r2, [r4, #16]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	615a      	str	r2, [r3, #20]
 800aaf6:	e7bb      	b.n	800aa70 <__gethex+0x3c8>
 800aaf8:	6922      	ldr	r2, [r4, #16]
 800aafa:	455a      	cmp	r2, fp
 800aafc:	dd0b      	ble.n	800ab16 <__gethex+0x46e>
 800aafe:	2101      	movs	r1, #1
 800ab00:	4620      	mov	r0, r4
 800ab02:	f7ff fd6a 	bl	800a5da <rshift>
 800ab06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab0a:	3501      	adds	r5, #1
 800ab0c:	42ab      	cmp	r3, r5
 800ab0e:	f6ff aed0 	blt.w	800a8b2 <__gethex+0x20a>
 800ab12:	2701      	movs	r7, #1
 800ab14:	e7c0      	b.n	800aa98 <__gethex+0x3f0>
 800ab16:	f016 061f 	ands.w	r6, r6, #31
 800ab1a:	d0fa      	beq.n	800ab12 <__gethex+0x46a>
 800ab1c:	4453      	add	r3, sl
 800ab1e:	f1c6 0620 	rsb	r6, r6, #32
 800ab22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab26:	f000 fa57 	bl	800afd8 <__hi0bits>
 800ab2a:	42b0      	cmp	r0, r6
 800ab2c:	dbe7      	blt.n	800aafe <__gethex+0x456>
 800ab2e:	e7f0      	b.n	800ab12 <__gethex+0x46a>
 800ab30:	0800cac0 	.word	0x0800cac0

0800ab34 <L_shift>:
 800ab34:	f1c2 0208 	rsb	r2, r2, #8
 800ab38:	0092      	lsls	r2, r2, #2
 800ab3a:	b570      	push	{r4, r5, r6, lr}
 800ab3c:	f1c2 0620 	rsb	r6, r2, #32
 800ab40:	6843      	ldr	r3, [r0, #4]
 800ab42:	6804      	ldr	r4, [r0, #0]
 800ab44:	fa03 f506 	lsl.w	r5, r3, r6
 800ab48:	432c      	orrs	r4, r5
 800ab4a:	40d3      	lsrs	r3, r2
 800ab4c:	6004      	str	r4, [r0, #0]
 800ab4e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ab52:	4288      	cmp	r0, r1
 800ab54:	d3f4      	bcc.n	800ab40 <L_shift+0xc>
 800ab56:	bd70      	pop	{r4, r5, r6, pc}

0800ab58 <__match>:
 800ab58:	b530      	push	{r4, r5, lr}
 800ab5a:	6803      	ldr	r3, [r0, #0]
 800ab5c:	3301      	adds	r3, #1
 800ab5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab62:	b914      	cbnz	r4, 800ab6a <__match+0x12>
 800ab64:	6003      	str	r3, [r0, #0]
 800ab66:	2001      	movs	r0, #1
 800ab68:	bd30      	pop	{r4, r5, pc}
 800ab6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ab72:	2d19      	cmp	r5, #25
 800ab74:	bf98      	it	ls
 800ab76:	3220      	addls	r2, #32
 800ab78:	42a2      	cmp	r2, r4
 800ab7a:	d0f0      	beq.n	800ab5e <__match+0x6>
 800ab7c:	2000      	movs	r0, #0
 800ab7e:	e7f3      	b.n	800ab68 <__match+0x10>

0800ab80 <__hexnan>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	680b      	ldr	r3, [r1, #0]
 800ab86:	115e      	asrs	r6, r3, #5
 800ab88:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab8c:	f013 031f 	ands.w	r3, r3, #31
 800ab90:	b087      	sub	sp, #28
 800ab92:	bf18      	it	ne
 800ab94:	3604      	addne	r6, #4
 800ab96:	2500      	movs	r5, #0
 800ab98:	1f37      	subs	r7, r6, #4
 800ab9a:	4690      	mov	r8, r2
 800ab9c:	6802      	ldr	r2, [r0, #0]
 800ab9e:	9301      	str	r3, [sp, #4]
 800aba0:	4682      	mov	sl, r0
 800aba2:	f846 5c04 	str.w	r5, [r6, #-4]
 800aba6:	46b9      	mov	r9, r7
 800aba8:	463c      	mov	r4, r7
 800abaa:	9502      	str	r5, [sp, #8]
 800abac:	46ab      	mov	fp, r5
 800abae:	7851      	ldrb	r1, [r2, #1]
 800abb0:	1c53      	adds	r3, r2, #1
 800abb2:	9303      	str	r3, [sp, #12]
 800abb4:	b341      	cbz	r1, 800ac08 <__hexnan+0x88>
 800abb6:	4608      	mov	r0, r1
 800abb8:	9205      	str	r2, [sp, #20]
 800abba:	9104      	str	r1, [sp, #16]
 800abbc:	f7ff fd5f 	bl	800a67e <__hexdig_fun>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d14f      	bne.n	800ac64 <__hexnan+0xe4>
 800abc4:	9904      	ldr	r1, [sp, #16]
 800abc6:	9a05      	ldr	r2, [sp, #20]
 800abc8:	2920      	cmp	r1, #32
 800abca:	d818      	bhi.n	800abfe <__hexnan+0x7e>
 800abcc:	9b02      	ldr	r3, [sp, #8]
 800abce:	459b      	cmp	fp, r3
 800abd0:	dd13      	ble.n	800abfa <__hexnan+0x7a>
 800abd2:	454c      	cmp	r4, r9
 800abd4:	d206      	bcs.n	800abe4 <__hexnan+0x64>
 800abd6:	2d07      	cmp	r5, #7
 800abd8:	dc04      	bgt.n	800abe4 <__hexnan+0x64>
 800abda:	462a      	mov	r2, r5
 800abdc:	4649      	mov	r1, r9
 800abde:	4620      	mov	r0, r4
 800abe0:	f7ff ffa8 	bl	800ab34 <L_shift>
 800abe4:	4544      	cmp	r4, r8
 800abe6:	d950      	bls.n	800ac8a <__hexnan+0x10a>
 800abe8:	2300      	movs	r3, #0
 800abea:	f1a4 0904 	sub.w	r9, r4, #4
 800abee:	f844 3c04 	str.w	r3, [r4, #-4]
 800abf2:	f8cd b008 	str.w	fp, [sp, #8]
 800abf6:	464c      	mov	r4, r9
 800abf8:	461d      	mov	r5, r3
 800abfa:	9a03      	ldr	r2, [sp, #12]
 800abfc:	e7d7      	b.n	800abae <__hexnan+0x2e>
 800abfe:	2929      	cmp	r1, #41	; 0x29
 800ac00:	d156      	bne.n	800acb0 <__hexnan+0x130>
 800ac02:	3202      	adds	r2, #2
 800ac04:	f8ca 2000 	str.w	r2, [sl]
 800ac08:	f1bb 0f00 	cmp.w	fp, #0
 800ac0c:	d050      	beq.n	800acb0 <__hexnan+0x130>
 800ac0e:	454c      	cmp	r4, r9
 800ac10:	d206      	bcs.n	800ac20 <__hexnan+0xa0>
 800ac12:	2d07      	cmp	r5, #7
 800ac14:	dc04      	bgt.n	800ac20 <__hexnan+0xa0>
 800ac16:	462a      	mov	r2, r5
 800ac18:	4649      	mov	r1, r9
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f7ff ff8a 	bl	800ab34 <L_shift>
 800ac20:	4544      	cmp	r4, r8
 800ac22:	d934      	bls.n	800ac8e <__hexnan+0x10e>
 800ac24:	f1a8 0204 	sub.w	r2, r8, #4
 800ac28:	4623      	mov	r3, r4
 800ac2a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ac2e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ac32:	429f      	cmp	r7, r3
 800ac34:	d2f9      	bcs.n	800ac2a <__hexnan+0xaa>
 800ac36:	1b3b      	subs	r3, r7, r4
 800ac38:	f023 0303 	bic.w	r3, r3, #3
 800ac3c:	3304      	adds	r3, #4
 800ac3e:	3401      	adds	r4, #1
 800ac40:	3e03      	subs	r6, #3
 800ac42:	42b4      	cmp	r4, r6
 800ac44:	bf88      	it	hi
 800ac46:	2304      	movhi	r3, #4
 800ac48:	4443      	add	r3, r8
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f843 2b04 	str.w	r2, [r3], #4
 800ac50:	429f      	cmp	r7, r3
 800ac52:	d2fb      	bcs.n	800ac4c <__hexnan+0xcc>
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	b91b      	cbnz	r3, 800ac60 <__hexnan+0xe0>
 800ac58:	4547      	cmp	r7, r8
 800ac5a:	d127      	bne.n	800acac <__hexnan+0x12c>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	603b      	str	r3, [r7, #0]
 800ac60:	2005      	movs	r0, #5
 800ac62:	e026      	b.n	800acb2 <__hexnan+0x132>
 800ac64:	3501      	adds	r5, #1
 800ac66:	2d08      	cmp	r5, #8
 800ac68:	f10b 0b01 	add.w	fp, fp, #1
 800ac6c:	dd06      	ble.n	800ac7c <__hexnan+0xfc>
 800ac6e:	4544      	cmp	r4, r8
 800ac70:	d9c3      	bls.n	800abfa <__hexnan+0x7a>
 800ac72:	2300      	movs	r3, #0
 800ac74:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac78:	2501      	movs	r5, #1
 800ac7a:	3c04      	subs	r4, #4
 800ac7c:	6822      	ldr	r2, [r4, #0]
 800ac7e:	f000 000f 	and.w	r0, r0, #15
 800ac82:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ac86:	6022      	str	r2, [r4, #0]
 800ac88:	e7b7      	b.n	800abfa <__hexnan+0x7a>
 800ac8a:	2508      	movs	r5, #8
 800ac8c:	e7b5      	b.n	800abfa <__hexnan+0x7a>
 800ac8e:	9b01      	ldr	r3, [sp, #4]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d0df      	beq.n	800ac54 <__hexnan+0xd4>
 800ac94:	f04f 32ff 	mov.w	r2, #4294967295
 800ac98:	f1c3 0320 	rsb	r3, r3, #32
 800ac9c:	fa22 f303 	lsr.w	r3, r2, r3
 800aca0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aca4:	401a      	ands	r2, r3
 800aca6:	f846 2c04 	str.w	r2, [r6, #-4]
 800acaa:	e7d3      	b.n	800ac54 <__hexnan+0xd4>
 800acac:	3f04      	subs	r7, #4
 800acae:	e7d1      	b.n	800ac54 <__hexnan+0xd4>
 800acb0:	2004      	movs	r0, #4
 800acb2:	b007      	add	sp, #28
 800acb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800acb8 <_localeconv_r>:
 800acb8:	4800      	ldr	r0, [pc, #0]	; (800acbc <_localeconv_r+0x4>)
 800acba:	4770      	bx	lr
 800acbc:	20000164 	.word	0x20000164

0800acc0 <__retarget_lock_init_recursive>:
 800acc0:	4770      	bx	lr

0800acc2 <__retarget_lock_acquire_recursive>:
 800acc2:	4770      	bx	lr

0800acc4 <__retarget_lock_release_recursive>:
 800acc4:	4770      	bx	lr
	...

0800acc8 <_lseek_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d07      	ldr	r5, [pc, #28]	; (800ace8 <_lseek_r+0x20>)
 800accc:	4604      	mov	r4, r0
 800acce:	4608      	mov	r0, r1
 800acd0:	4611      	mov	r1, r2
 800acd2:	2200      	movs	r2, #0
 800acd4:	602a      	str	r2, [r5, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	f7f6 fd3e 	bl	8001758 <_lseek>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_lseek_r+0x1e>
 800ace0:	682b      	ldr	r3, [r5, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_lseek_r+0x1e>
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	200007c8 	.word	0x200007c8

0800acec <__swhatbuf_r>:
 800acec:	b570      	push	{r4, r5, r6, lr}
 800acee:	460e      	mov	r6, r1
 800acf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acf4:	2900      	cmp	r1, #0
 800acf6:	b096      	sub	sp, #88	; 0x58
 800acf8:	4614      	mov	r4, r2
 800acfa:	461d      	mov	r5, r3
 800acfc:	da08      	bge.n	800ad10 <__swhatbuf_r+0x24>
 800acfe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ad02:	2200      	movs	r2, #0
 800ad04:	602a      	str	r2, [r5, #0]
 800ad06:	061a      	lsls	r2, r3, #24
 800ad08:	d410      	bmi.n	800ad2c <__swhatbuf_r+0x40>
 800ad0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad0e:	e00e      	b.n	800ad2e <__swhatbuf_r+0x42>
 800ad10:	466a      	mov	r2, sp
 800ad12:	f001 fc71 	bl	800c5f8 <_fstat_r>
 800ad16:	2800      	cmp	r0, #0
 800ad18:	dbf1      	blt.n	800acfe <__swhatbuf_r+0x12>
 800ad1a:	9a01      	ldr	r2, [sp, #4]
 800ad1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad24:	425a      	negs	r2, r3
 800ad26:	415a      	adcs	r2, r3
 800ad28:	602a      	str	r2, [r5, #0]
 800ad2a:	e7ee      	b.n	800ad0a <__swhatbuf_r+0x1e>
 800ad2c:	2340      	movs	r3, #64	; 0x40
 800ad2e:	2000      	movs	r0, #0
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	b016      	add	sp, #88	; 0x58
 800ad34:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ad38 <__smakebuf_r>:
 800ad38:	898b      	ldrh	r3, [r1, #12]
 800ad3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad3c:	079d      	lsls	r5, r3, #30
 800ad3e:	4606      	mov	r6, r0
 800ad40:	460c      	mov	r4, r1
 800ad42:	d507      	bpl.n	800ad54 <__smakebuf_r+0x1c>
 800ad44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	6123      	str	r3, [r4, #16]
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	6163      	str	r3, [r4, #20]
 800ad50:	b002      	add	sp, #8
 800ad52:	bd70      	pop	{r4, r5, r6, pc}
 800ad54:	ab01      	add	r3, sp, #4
 800ad56:	466a      	mov	r2, sp
 800ad58:	f7ff ffc8 	bl	800acec <__swhatbuf_r>
 800ad5c:	9900      	ldr	r1, [sp, #0]
 800ad5e:	4605      	mov	r5, r0
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7fc fccb 	bl	80076fc <_malloc_r>
 800ad66:	b948      	cbnz	r0, 800ad7c <__smakebuf_r+0x44>
 800ad68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad6c:	059a      	lsls	r2, r3, #22
 800ad6e:	d4ef      	bmi.n	800ad50 <__smakebuf_r+0x18>
 800ad70:	f023 0303 	bic.w	r3, r3, #3
 800ad74:	f043 0302 	orr.w	r3, r3, #2
 800ad78:	81a3      	strh	r3, [r4, #12]
 800ad7a:	e7e3      	b.n	800ad44 <__smakebuf_r+0xc>
 800ad7c:	4b0d      	ldr	r3, [pc, #52]	; (800adb4 <__smakebuf_r+0x7c>)
 800ad7e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad80:	89a3      	ldrh	r3, [r4, #12]
 800ad82:	6020      	str	r0, [r4, #0]
 800ad84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad88:	81a3      	strh	r3, [r4, #12]
 800ad8a:	9b00      	ldr	r3, [sp, #0]
 800ad8c:	6163      	str	r3, [r4, #20]
 800ad8e:	9b01      	ldr	r3, [sp, #4]
 800ad90:	6120      	str	r0, [r4, #16]
 800ad92:	b15b      	cbz	r3, 800adac <__smakebuf_r+0x74>
 800ad94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad98:	4630      	mov	r0, r6
 800ad9a:	f001 fc3f 	bl	800c61c <_isatty_r>
 800ad9e:	b128      	cbz	r0, 800adac <__smakebuf_r+0x74>
 800ada0:	89a3      	ldrh	r3, [r4, #12]
 800ada2:	f023 0303 	bic.w	r3, r3, #3
 800ada6:	f043 0301 	orr.w	r3, r3, #1
 800adaa:	81a3      	strh	r3, [r4, #12]
 800adac:	89a0      	ldrh	r0, [r4, #12]
 800adae:	4305      	orrs	r5, r0
 800adb0:	81a5      	strh	r5, [r4, #12]
 800adb2:	e7cd      	b.n	800ad50 <__smakebuf_r+0x18>
 800adb4:	0800a439 	.word	0x0800a439

0800adb8 <__ascii_mbtowc>:
 800adb8:	b082      	sub	sp, #8
 800adba:	b901      	cbnz	r1, 800adbe <__ascii_mbtowc+0x6>
 800adbc:	a901      	add	r1, sp, #4
 800adbe:	b142      	cbz	r2, 800add2 <__ascii_mbtowc+0x1a>
 800adc0:	b14b      	cbz	r3, 800add6 <__ascii_mbtowc+0x1e>
 800adc2:	7813      	ldrb	r3, [r2, #0]
 800adc4:	600b      	str	r3, [r1, #0]
 800adc6:	7812      	ldrb	r2, [r2, #0]
 800adc8:	1e10      	subs	r0, r2, #0
 800adca:	bf18      	it	ne
 800adcc:	2001      	movne	r0, #1
 800adce:	b002      	add	sp, #8
 800add0:	4770      	bx	lr
 800add2:	4610      	mov	r0, r2
 800add4:	e7fb      	b.n	800adce <__ascii_mbtowc+0x16>
 800add6:	f06f 0001 	mvn.w	r0, #1
 800adda:	e7f8      	b.n	800adce <__ascii_mbtowc+0x16>

0800addc <__malloc_lock>:
 800addc:	4801      	ldr	r0, [pc, #4]	; (800ade4 <__malloc_lock+0x8>)
 800adde:	f7ff bf70 	b.w	800acc2 <__retarget_lock_acquire_recursive>
 800ade2:	bf00      	nop
 800ade4:	200007c4 	.word	0x200007c4

0800ade8 <__malloc_unlock>:
 800ade8:	4801      	ldr	r0, [pc, #4]	; (800adf0 <__malloc_unlock+0x8>)
 800adea:	f7ff bf6b 	b.w	800acc4 <__retarget_lock_release_recursive>
 800adee:	bf00      	nop
 800adf0:	200007c4 	.word	0x200007c4

0800adf4 <_Balloc>:
 800adf4:	b570      	push	{r4, r5, r6, lr}
 800adf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800adf8:	4604      	mov	r4, r0
 800adfa:	460d      	mov	r5, r1
 800adfc:	b976      	cbnz	r6, 800ae1c <_Balloc+0x28>
 800adfe:	2010      	movs	r0, #16
 800ae00:	f7fc fbf2 	bl	80075e8 <malloc>
 800ae04:	4602      	mov	r2, r0
 800ae06:	6260      	str	r0, [r4, #36]	; 0x24
 800ae08:	b920      	cbnz	r0, 800ae14 <_Balloc+0x20>
 800ae0a:	4b18      	ldr	r3, [pc, #96]	; (800ae6c <_Balloc+0x78>)
 800ae0c:	4818      	ldr	r0, [pc, #96]	; (800ae70 <_Balloc+0x7c>)
 800ae0e:	2166      	movs	r1, #102	; 0x66
 800ae10:	f001 fbc2 	bl	800c598 <__assert_func>
 800ae14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae18:	6006      	str	r6, [r0, #0]
 800ae1a:	60c6      	str	r6, [r0, #12]
 800ae1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae1e:	68f3      	ldr	r3, [r6, #12]
 800ae20:	b183      	cbz	r3, 800ae44 <_Balloc+0x50>
 800ae22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae2a:	b9b8      	cbnz	r0, 800ae5c <_Balloc+0x68>
 800ae2c:	2101      	movs	r1, #1
 800ae2e:	fa01 f605 	lsl.w	r6, r1, r5
 800ae32:	1d72      	adds	r2, r6, #5
 800ae34:	0092      	lsls	r2, r2, #2
 800ae36:	4620      	mov	r0, r4
 800ae38:	f000 fc9d 	bl	800b776 <_calloc_r>
 800ae3c:	b160      	cbz	r0, 800ae58 <_Balloc+0x64>
 800ae3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae42:	e00e      	b.n	800ae62 <_Balloc+0x6e>
 800ae44:	2221      	movs	r2, #33	; 0x21
 800ae46:	2104      	movs	r1, #4
 800ae48:	4620      	mov	r0, r4
 800ae4a:	f000 fc94 	bl	800b776 <_calloc_r>
 800ae4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae50:	60f0      	str	r0, [r6, #12]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d1e4      	bne.n	800ae22 <_Balloc+0x2e>
 800ae58:	2000      	movs	r0, #0
 800ae5a:	bd70      	pop	{r4, r5, r6, pc}
 800ae5c:	6802      	ldr	r2, [r0, #0]
 800ae5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae62:	2300      	movs	r3, #0
 800ae64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae68:	e7f7      	b.n	800ae5a <_Balloc+0x66>
 800ae6a:	bf00      	nop
 800ae6c:	0800ca4e 	.word	0x0800ca4e
 800ae70:	0800cbb0 	.word	0x0800cbb0

0800ae74 <_Bfree>:
 800ae74:	b570      	push	{r4, r5, r6, lr}
 800ae76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae78:	4605      	mov	r5, r0
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	b976      	cbnz	r6, 800ae9c <_Bfree+0x28>
 800ae7e:	2010      	movs	r0, #16
 800ae80:	f7fc fbb2 	bl	80075e8 <malloc>
 800ae84:	4602      	mov	r2, r0
 800ae86:	6268      	str	r0, [r5, #36]	; 0x24
 800ae88:	b920      	cbnz	r0, 800ae94 <_Bfree+0x20>
 800ae8a:	4b09      	ldr	r3, [pc, #36]	; (800aeb0 <_Bfree+0x3c>)
 800ae8c:	4809      	ldr	r0, [pc, #36]	; (800aeb4 <_Bfree+0x40>)
 800ae8e:	218a      	movs	r1, #138	; 0x8a
 800ae90:	f001 fb82 	bl	800c598 <__assert_func>
 800ae94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae98:	6006      	str	r6, [r0, #0]
 800ae9a:	60c6      	str	r6, [r0, #12]
 800ae9c:	b13c      	cbz	r4, 800aeae <_Bfree+0x3a>
 800ae9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aea0:	6862      	ldr	r2, [r4, #4]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aea8:	6021      	str	r1, [r4, #0]
 800aeaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aeae:	bd70      	pop	{r4, r5, r6, pc}
 800aeb0:	0800ca4e 	.word	0x0800ca4e
 800aeb4:	0800cbb0 	.word	0x0800cbb0

0800aeb8 <__multadd>:
 800aeb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aebc:	690d      	ldr	r5, [r1, #16]
 800aebe:	4607      	mov	r7, r0
 800aec0:	460c      	mov	r4, r1
 800aec2:	461e      	mov	r6, r3
 800aec4:	f101 0c14 	add.w	ip, r1, #20
 800aec8:	2000      	movs	r0, #0
 800aeca:	f8dc 3000 	ldr.w	r3, [ip]
 800aece:	b299      	uxth	r1, r3
 800aed0:	fb02 6101 	mla	r1, r2, r1, r6
 800aed4:	0c1e      	lsrs	r6, r3, #16
 800aed6:	0c0b      	lsrs	r3, r1, #16
 800aed8:	fb02 3306 	mla	r3, r2, r6, r3
 800aedc:	b289      	uxth	r1, r1
 800aede:	3001      	adds	r0, #1
 800aee0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aee4:	4285      	cmp	r5, r0
 800aee6:	f84c 1b04 	str.w	r1, [ip], #4
 800aeea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aeee:	dcec      	bgt.n	800aeca <__multadd+0x12>
 800aef0:	b30e      	cbz	r6, 800af36 <__multadd+0x7e>
 800aef2:	68a3      	ldr	r3, [r4, #8]
 800aef4:	42ab      	cmp	r3, r5
 800aef6:	dc19      	bgt.n	800af2c <__multadd+0x74>
 800aef8:	6861      	ldr	r1, [r4, #4]
 800aefa:	4638      	mov	r0, r7
 800aefc:	3101      	adds	r1, #1
 800aefe:	f7ff ff79 	bl	800adf4 <_Balloc>
 800af02:	4680      	mov	r8, r0
 800af04:	b928      	cbnz	r0, 800af12 <__multadd+0x5a>
 800af06:	4602      	mov	r2, r0
 800af08:	4b0c      	ldr	r3, [pc, #48]	; (800af3c <__multadd+0x84>)
 800af0a:	480d      	ldr	r0, [pc, #52]	; (800af40 <__multadd+0x88>)
 800af0c:	21b5      	movs	r1, #181	; 0xb5
 800af0e:	f001 fb43 	bl	800c598 <__assert_func>
 800af12:	6922      	ldr	r2, [r4, #16]
 800af14:	3202      	adds	r2, #2
 800af16:	f104 010c 	add.w	r1, r4, #12
 800af1a:	0092      	lsls	r2, r2, #2
 800af1c:	300c      	adds	r0, #12
 800af1e:	f7fc fb6b 	bl	80075f8 <memcpy>
 800af22:	4621      	mov	r1, r4
 800af24:	4638      	mov	r0, r7
 800af26:	f7ff ffa5 	bl	800ae74 <_Bfree>
 800af2a:	4644      	mov	r4, r8
 800af2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af30:	3501      	adds	r5, #1
 800af32:	615e      	str	r6, [r3, #20]
 800af34:	6125      	str	r5, [r4, #16]
 800af36:	4620      	mov	r0, r4
 800af38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af3c:	0800cac0 	.word	0x0800cac0
 800af40:	0800cbb0 	.word	0x0800cbb0

0800af44 <__s2b>:
 800af44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af48:	460c      	mov	r4, r1
 800af4a:	4615      	mov	r5, r2
 800af4c:	461f      	mov	r7, r3
 800af4e:	2209      	movs	r2, #9
 800af50:	3308      	adds	r3, #8
 800af52:	4606      	mov	r6, r0
 800af54:	fb93 f3f2 	sdiv	r3, r3, r2
 800af58:	2100      	movs	r1, #0
 800af5a:	2201      	movs	r2, #1
 800af5c:	429a      	cmp	r2, r3
 800af5e:	db09      	blt.n	800af74 <__s2b+0x30>
 800af60:	4630      	mov	r0, r6
 800af62:	f7ff ff47 	bl	800adf4 <_Balloc>
 800af66:	b940      	cbnz	r0, 800af7a <__s2b+0x36>
 800af68:	4602      	mov	r2, r0
 800af6a:	4b19      	ldr	r3, [pc, #100]	; (800afd0 <__s2b+0x8c>)
 800af6c:	4819      	ldr	r0, [pc, #100]	; (800afd4 <__s2b+0x90>)
 800af6e:	21ce      	movs	r1, #206	; 0xce
 800af70:	f001 fb12 	bl	800c598 <__assert_func>
 800af74:	0052      	lsls	r2, r2, #1
 800af76:	3101      	adds	r1, #1
 800af78:	e7f0      	b.n	800af5c <__s2b+0x18>
 800af7a:	9b08      	ldr	r3, [sp, #32]
 800af7c:	6143      	str	r3, [r0, #20]
 800af7e:	2d09      	cmp	r5, #9
 800af80:	f04f 0301 	mov.w	r3, #1
 800af84:	6103      	str	r3, [r0, #16]
 800af86:	dd16      	ble.n	800afb6 <__s2b+0x72>
 800af88:	f104 0909 	add.w	r9, r4, #9
 800af8c:	46c8      	mov	r8, r9
 800af8e:	442c      	add	r4, r5
 800af90:	f818 3b01 	ldrb.w	r3, [r8], #1
 800af94:	4601      	mov	r1, r0
 800af96:	3b30      	subs	r3, #48	; 0x30
 800af98:	220a      	movs	r2, #10
 800af9a:	4630      	mov	r0, r6
 800af9c:	f7ff ff8c 	bl	800aeb8 <__multadd>
 800afa0:	45a0      	cmp	r8, r4
 800afa2:	d1f5      	bne.n	800af90 <__s2b+0x4c>
 800afa4:	f1a5 0408 	sub.w	r4, r5, #8
 800afa8:	444c      	add	r4, r9
 800afaa:	1b2d      	subs	r5, r5, r4
 800afac:	1963      	adds	r3, r4, r5
 800afae:	42bb      	cmp	r3, r7
 800afb0:	db04      	blt.n	800afbc <__s2b+0x78>
 800afb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb6:	340a      	adds	r4, #10
 800afb8:	2509      	movs	r5, #9
 800afba:	e7f6      	b.n	800afaa <__s2b+0x66>
 800afbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800afc0:	4601      	mov	r1, r0
 800afc2:	3b30      	subs	r3, #48	; 0x30
 800afc4:	220a      	movs	r2, #10
 800afc6:	4630      	mov	r0, r6
 800afc8:	f7ff ff76 	bl	800aeb8 <__multadd>
 800afcc:	e7ee      	b.n	800afac <__s2b+0x68>
 800afce:	bf00      	nop
 800afd0:	0800cac0 	.word	0x0800cac0
 800afd4:	0800cbb0 	.word	0x0800cbb0

0800afd8 <__hi0bits>:
 800afd8:	0c03      	lsrs	r3, r0, #16
 800afda:	041b      	lsls	r3, r3, #16
 800afdc:	b9d3      	cbnz	r3, 800b014 <__hi0bits+0x3c>
 800afde:	0400      	lsls	r0, r0, #16
 800afe0:	2310      	movs	r3, #16
 800afe2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800afe6:	bf04      	itt	eq
 800afe8:	0200      	lsleq	r0, r0, #8
 800afea:	3308      	addeq	r3, #8
 800afec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800aff0:	bf04      	itt	eq
 800aff2:	0100      	lsleq	r0, r0, #4
 800aff4:	3304      	addeq	r3, #4
 800aff6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800affa:	bf04      	itt	eq
 800affc:	0080      	lsleq	r0, r0, #2
 800affe:	3302      	addeq	r3, #2
 800b000:	2800      	cmp	r0, #0
 800b002:	db05      	blt.n	800b010 <__hi0bits+0x38>
 800b004:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b008:	f103 0301 	add.w	r3, r3, #1
 800b00c:	bf08      	it	eq
 800b00e:	2320      	moveq	r3, #32
 800b010:	4618      	mov	r0, r3
 800b012:	4770      	bx	lr
 800b014:	2300      	movs	r3, #0
 800b016:	e7e4      	b.n	800afe2 <__hi0bits+0xa>

0800b018 <__lo0bits>:
 800b018:	6803      	ldr	r3, [r0, #0]
 800b01a:	f013 0207 	ands.w	r2, r3, #7
 800b01e:	4601      	mov	r1, r0
 800b020:	d00b      	beq.n	800b03a <__lo0bits+0x22>
 800b022:	07da      	lsls	r2, r3, #31
 800b024:	d423      	bmi.n	800b06e <__lo0bits+0x56>
 800b026:	0798      	lsls	r0, r3, #30
 800b028:	bf49      	itett	mi
 800b02a:	085b      	lsrmi	r3, r3, #1
 800b02c:	089b      	lsrpl	r3, r3, #2
 800b02e:	2001      	movmi	r0, #1
 800b030:	600b      	strmi	r3, [r1, #0]
 800b032:	bf5c      	itt	pl
 800b034:	600b      	strpl	r3, [r1, #0]
 800b036:	2002      	movpl	r0, #2
 800b038:	4770      	bx	lr
 800b03a:	b298      	uxth	r0, r3
 800b03c:	b9a8      	cbnz	r0, 800b06a <__lo0bits+0x52>
 800b03e:	0c1b      	lsrs	r3, r3, #16
 800b040:	2010      	movs	r0, #16
 800b042:	b2da      	uxtb	r2, r3
 800b044:	b90a      	cbnz	r2, 800b04a <__lo0bits+0x32>
 800b046:	3008      	adds	r0, #8
 800b048:	0a1b      	lsrs	r3, r3, #8
 800b04a:	071a      	lsls	r2, r3, #28
 800b04c:	bf04      	itt	eq
 800b04e:	091b      	lsreq	r3, r3, #4
 800b050:	3004      	addeq	r0, #4
 800b052:	079a      	lsls	r2, r3, #30
 800b054:	bf04      	itt	eq
 800b056:	089b      	lsreq	r3, r3, #2
 800b058:	3002      	addeq	r0, #2
 800b05a:	07da      	lsls	r2, r3, #31
 800b05c:	d403      	bmi.n	800b066 <__lo0bits+0x4e>
 800b05e:	085b      	lsrs	r3, r3, #1
 800b060:	f100 0001 	add.w	r0, r0, #1
 800b064:	d005      	beq.n	800b072 <__lo0bits+0x5a>
 800b066:	600b      	str	r3, [r1, #0]
 800b068:	4770      	bx	lr
 800b06a:	4610      	mov	r0, r2
 800b06c:	e7e9      	b.n	800b042 <__lo0bits+0x2a>
 800b06e:	2000      	movs	r0, #0
 800b070:	4770      	bx	lr
 800b072:	2020      	movs	r0, #32
 800b074:	4770      	bx	lr
	...

0800b078 <__i2b>:
 800b078:	b510      	push	{r4, lr}
 800b07a:	460c      	mov	r4, r1
 800b07c:	2101      	movs	r1, #1
 800b07e:	f7ff feb9 	bl	800adf4 <_Balloc>
 800b082:	4602      	mov	r2, r0
 800b084:	b928      	cbnz	r0, 800b092 <__i2b+0x1a>
 800b086:	4b05      	ldr	r3, [pc, #20]	; (800b09c <__i2b+0x24>)
 800b088:	4805      	ldr	r0, [pc, #20]	; (800b0a0 <__i2b+0x28>)
 800b08a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b08e:	f001 fa83 	bl	800c598 <__assert_func>
 800b092:	2301      	movs	r3, #1
 800b094:	6144      	str	r4, [r0, #20]
 800b096:	6103      	str	r3, [r0, #16]
 800b098:	bd10      	pop	{r4, pc}
 800b09a:	bf00      	nop
 800b09c:	0800cac0 	.word	0x0800cac0
 800b0a0:	0800cbb0 	.word	0x0800cbb0

0800b0a4 <__multiply>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	4691      	mov	r9, r2
 800b0aa:	690a      	ldr	r2, [r1, #16]
 800b0ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	bfb8      	it	lt
 800b0b4:	460b      	movlt	r3, r1
 800b0b6:	460c      	mov	r4, r1
 800b0b8:	bfbc      	itt	lt
 800b0ba:	464c      	movlt	r4, r9
 800b0bc:	4699      	movlt	r9, r3
 800b0be:	6927      	ldr	r7, [r4, #16]
 800b0c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b0c4:	68a3      	ldr	r3, [r4, #8]
 800b0c6:	6861      	ldr	r1, [r4, #4]
 800b0c8:	eb07 060a 	add.w	r6, r7, sl
 800b0cc:	42b3      	cmp	r3, r6
 800b0ce:	b085      	sub	sp, #20
 800b0d0:	bfb8      	it	lt
 800b0d2:	3101      	addlt	r1, #1
 800b0d4:	f7ff fe8e 	bl	800adf4 <_Balloc>
 800b0d8:	b930      	cbnz	r0, 800b0e8 <__multiply+0x44>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	4b44      	ldr	r3, [pc, #272]	; (800b1f0 <__multiply+0x14c>)
 800b0de:	4845      	ldr	r0, [pc, #276]	; (800b1f4 <__multiply+0x150>)
 800b0e0:	f240 115d 	movw	r1, #349	; 0x15d
 800b0e4:	f001 fa58 	bl	800c598 <__assert_func>
 800b0e8:	f100 0514 	add.w	r5, r0, #20
 800b0ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b0f0:	462b      	mov	r3, r5
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	4543      	cmp	r3, r8
 800b0f6:	d321      	bcc.n	800b13c <__multiply+0x98>
 800b0f8:	f104 0314 	add.w	r3, r4, #20
 800b0fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b100:	f109 0314 	add.w	r3, r9, #20
 800b104:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b108:	9202      	str	r2, [sp, #8]
 800b10a:	1b3a      	subs	r2, r7, r4
 800b10c:	3a15      	subs	r2, #21
 800b10e:	f022 0203 	bic.w	r2, r2, #3
 800b112:	3204      	adds	r2, #4
 800b114:	f104 0115 	add.w	r1, r4, #21
 800b118:	428f      	cmp	r7, r1
 800b11a:	bf38      	it	cc
 800b11c:	2204      	movcc	r2, #4
 800b11e:	9201      	str	r2, [sp, #4]
 800b120:	9a02      	ldr	r2, [sp, #8]
 800b122:	9303      	str	r3, [sp, #12]
 800b124:	429a      	cmp	r2, r3
 800b126:	d80c      	bhi.n	800b142 <__multiply+0x9e>
 800b128:	2e00      	cmp	r6, #0
 800b12a:	dd03      	ble.n	800b134 <__multiply+0x90>
 800b12c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b130:	2b00      	cmp	r3, #0
 800b132:	d05a      	beq.n	800b1ea <__multiply+0x146>
 800b134:	6106      	str	r6, [r0, #16]
 800b136:	b005      	add	sp, #20
 800b138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b13c:	f843 2b04 	str.w	r2, [r3], #4
 800b140:	e7d8      	b.n	800b0f4 <__multiply+0x50>
 800b142:	f8b3 a000 	ldrh.w	sl, [r3]
 800b146:	f1ba 0f00 	cmp.w	sl, #0
 800b14a:	d024      	beq.n	800b196 <__multiply+0xf2>
 800b14c:	f104 0e14 	add.w	lr, r4, #20
 800b150:	46a9      	mov	r9, r5
 800b152:	f04f 0c00 	mov.w	ip, #0
 800b156:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b15a:	f8d9 1000 	ldr.w	r1, [r9]
 800b15e:	fa1f fb82 	uxth.w	fp, r2
 800b162:	b289      	uxth	r1, r1
 800b164:	fb0a 110b 	mla	r1, sl, fp, r1
 800b168:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b16c:	f8d9 2000 	ldr.w	r2, [r9]
 800b170:	4461      	add	r1, ip
 800b172:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b176:	fb0a c20b 	mla	r2, sl, fp, ip
 800b17a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b17e:	b289      	uxth	r1, r1
 800b180:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b184:	4577      	cmp	r7, lr
 800b186:	f849 1b04 	str.w	r1, [r9], #4
 800b18a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b18e:	d8e2      	bhi.n	800b156 <__multiply+0xb2>
 800b190:	9a01      	ldr	r2, [sp, #4]
 800b192:	f845 c002 	str.w	ip, [r5, r2]
 800b196:	9a03      	ldr	r2, [sp, #12]
 800b198:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b19c:	3304      	adds	r3, #4
 800b19e:	f1b9 0f00 	cmp.w	r9, #0
 800b1a2:	d020      	beq.n	800b1e6 <__multiply+0x142>
 800b1a4:	6829      	ldr	r1, [r5, #0]
 800b1a6:	f104 0c14 	add.w	ip, r4, #20
 800b1aa:	46ae      	mov	lr, r5
 800b1ac:	f04f 0a00 	mov.w	sl, #0
 800b1b0:	f8bc b000 	ldrh.w	fp, [ip]
 800b1b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b1b8:	fb09 220b 	mla	r2, r9, fp, r2
 800b1bc:	4492      	add	sl, r2
 800b1be:	b289      	uxth	r1, r1
 800b1c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b1c4:	f84e 1b04 	str.w	r1, [lr], #4
 800b1c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b1cc:	f8be 1000 	ldrh.w	r1, [lr]
 800b1d0:	0c12      	lsrs	r2, r2, #16
 800b1d2:	fb09 1102 	mla	r1, r9, r2, r1
 800b1d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b1da:	4567      	cmp	r7, ip
 800b1dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b1e0:	d8e6      	bhi.n	800b1b0 <__multiply+0x10c>
 800b1e2:	9a01      	ldr	r2, [sp, #4]
 800b1e4:	50a9      	str	r1, [r5, r2]
 800b1e6:	3504      	adds	r5, #4
 800b1e8:	e79a      	b.n	800b120 <__multiply+0x7c>
 800b1ea:	3e01      	subs	r6, #1
 800b1ec:	e79c      	b.n	800b128 <__multiply+0x84>
 800b1ee:	bf00      	nop
 800b1f0:	0800cac0 	.word	0x0800cac0
 800b1f4:	0800cbb0 	.word	0x0800cbb0

0800b1f8 <__pow5mult>:
 800b1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1fc:	4615      	mov	r5, r2
 800b1fe:	f012 0203 	ands.w	r2, r2, #3
 800b202:	4606      	mov	r6, r0
 800b204:	460f      	mov	r7, r1
 800b206:	d007      	beq.n	800b218 <__pow5mult+0x20>
 800b208:	4c25      	ldr	r4, [pc, #148]	; (800b2a0 <__pow5mult+0xa8>)
 800b20a:	3a01      	subs	r2, #1
 800b20c:	2300      	movs	r3, #0
 800b20e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b212:	f7ff fe51 	bl	800aeb8 <__multadd>
 800b216:	4607      	mov	r7, r0
 800b218:	10ad      	asrs	r5, r5, #2
 800b21a:	d03d      	beq.n	800b298 <__pow5mult+0xa0>
 800b21c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b21e:	b97c      	cbnz	r4, 800b240 <__pow5mult+0x48>
 800b220:	2010      	movs	r0, #16
 800b222:	f7fc f9e1 	bl	80075e8 <malloc>
 800b226:	4602      	mov	r2, r0
 800b228:	6270      	str	r0, [r6, #36]	; 0x24
 800b22a:	b928      	cbnz	r0, 800b238 <__pow5mult+0x40>
 800b22c:	4b1d      	ldr	r3, [pc, #116]	; (800b2a4 <__pow5mult+0xac>)
 800b22e:	481e      	ldr	r0, [pc, #120]	; (800b2a8 <__pow5mult+0xb0>)
 800b230:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b234:	f001 f9b0 	bl	800c598 <__assert_func>
 800b238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b23c:	6004      	str	r4, [r0, #0]
 800b23e:	60c4      	str	r4, [r0, #12]
 800b240:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b244:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b248:	b94c      	cbnz	r4, 800b25e <__pow5mult+0x66>
 800b24a:	f240 2171 	movw	r1, #625	; 0x271
 800b24e:	4630      	mov	r0, r6
 800b250:	f7ff ff12 	bl	800b078 <__i2b>
 800b254:	2300      	movs	r3, #0
 800b256:	f8c8 0008 	str.w	r0, [r8, #8]
 800b25a:	4604      	mov	r4, r0
 800b25c:	6003      	str	r3, [r0, #0]
 800b25e:	f04f 0900 	mov.w	r9, #0
 800b262:	07eb      	lsls	r3, r5, #31
 800b264:	d50a      	bpl.n	800b27c <__pow5mult+0x84>
 800b266:	4639      	mov	r1, r7
 800b268:	4622      	mov	r2, r4
 800b26a:	4630      	mov	r0, r6
 800b26c:	f7ff ff1a 	bl	800b0a4 <__multiply>
 800b270:	4639      	mov	r1, r7
 800b272:	4680      	mov	r8, r0
 800b274:	4630      	mov	r0, r6
 800b276:	f7ff fdfd 	bl	800ae74 <_Bfree>
 800b27a:	4647      	mov	r7, r8
 800b27c:	106d      	asrs	r5, r5, #1
 800b27e:	d00b      	beq.n	800b298 <__pow5mult+0xa0>
 800b280:	6820      	ldr	r0, [r4, #0]
 800b282:	b938      	cbnz	r0, 800b294 <__pow5mult+0x9c>
 800b284:	4622      	mov	r2, r4
 800b286:	4621      	mov	r1, r4
 800b288:	4630      	mov	r0, r6
 800b28a:	f7ff ff0b 	bl	800b0a4 <__multiply>
 800b28e:	6020      	str	r0, [r4, #0]
 800b290:	f8c0 9000 	str.w	r9, [r0]
 800b294:	4604      	mov	r4, r0
 800b296:	e7e4      	b.n	800b262 <__pow5mult+0x6a>
 800b298:	4638      	mov	r0, r7
 800b29a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b29e:	bf00      	nop
 800b2a0:	0800cd00 	.word	0x0800cd00
 800b2a4:	0800ca4e 	.word	0x0800ca4e
 800b2a8:	0800cbb0 	.word	0x0800cbb0

0800b2ac <__lshift>:
 800b2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	6849      	ldr	r1, [r1, #4]
 800b2b4:	6923      	ldr	r3, [r4, #16]
 800b2b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2ba:	68a3      	ldr	r3, [r4, #8]
 800b2bc:	4607      	mov	r7, r0
 800b2be:	4691      	mov	r9, r2
 800b2c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b2c4:	f108 0601 	add.w	r6, r8, #1
 800b2c8:	42b3      	cmp	r3, r6
 800b2ca:	db0b      	blt.n	800b2e4 <__lshift+0x38>
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	f7ff fd91 	bl	800adf4 <_Balloc>
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	b948      	cbnz	r0, 800b2ea <__lshift+0x3e>
 800b2d6:	4602      	mov	r2, r0
 800b2d8:	4b2a      	ldr	r3, [pc, #168]	; (800b384 <__lshift+0xd8>)
 800b2da:	482b      	ldr	r0, [pc, #172]	; (800b388 <__lshift+0xdc>)
 800b2dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b2e0:	f001 f95a 	bl	800c598 <__assert_func>
 800b2e4:	3101      	adds	r1, #1
 800b2e6:	005b      	lsls	r3, r3, #1
 800b2e8:	e7ee      	b.n	800b2c8 <__lshift+0x1c>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	f100 0114 	add.w	r1, r0, #20
 800b2f0:	f100 0210 	add.w	r2, r0, #16
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	4553      	cmp	r3, sl
 800b2f8:	db37      	blt.n	800b36a <__lshift+0xbe>
 800b2fa:	6920      	ldr	r0, [r4, #16]
 800b2fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b300:	f104 0314 	add.w	r3, r4, #20
 800b304:	f019 091f 	ands.w	r9, r9, #31
 800b308:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b30c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b310:	d02f      	beq.n	800b372 <__lshift+0xc6>
 800b312:	f1c9 0e20 	rsb	lr, r9, #32
 800b316:	468a      	mov	sl, r1
 800b318:	f04f 0c00 	mov.w	ip, #0
 800b31c:	681a      	ldr	r2, [r3, #0]
 800b31e:	fa02 f209 	lsl.w	r2, r2, r9
 800b322:	ea42 020c 	orr.w	r2, r2, ip
 800b326:	f84a 2b04 	str.w	r2, [sl], #4
 800b32a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b32e:	4298      	cmp	r0, r3
 800b330:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b334:	d8f2      	bhi.n	800b31c <__lshift+0x70>
 800b336:	1b03      	subs	r3, r0, r4
 800b338:	3b15      	subs	r3, #21
 800b33a:	f023 0303 	bic.w	r3, r3, #3
 800b33e:	3304      	adds	r3, #4
 800b340:	f104 0215 	add.w	r2, r4, #21
 800b344:	4290      	cmp	r0, r2
 800b346:	bf38      	it	cc
 800b348:	2304      	movcc	r3, #4
 800b34a:	f841 c003 	str.w	ip, [r1, r3]
 800b34e:	f1bc 0f00 	cmp.w	ip, #0
 800b352:	d001      	beq.n	800b358 <__lshift+0xac>
 800b354:	f108 0602 	add.w	r6, r8, #2
 800b358:	3e01      	subs	r6, #1
 800b35a:	4638      	mov	r0, r7
 800b35c:	612e      	str	r6, [r5, #16]
 800b35e:	4621      	mov	r1, r4
 800b360:	f7ff fd88 	bl	800ae74 <_Bfree>
 800b364:	4628      	mov	r0, r5
 800b366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b36a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b36e:	3301      	adds	r3, #1
 800b370:	e7c1      	b.n	800b2f6 <__lshift+0x4a>
 800b372:	3904      	subs	r1, #4
 800b374:	f853 2b04 	ldr.w	r2, [r3], #4
 800b378:	f841 2f04 	str.w	r2, [r1, #4]!
 800b37c:	4298      	cmp	r0, r3
 800b37e:	d8f9      	bhi.n	800b374 <__lshift+0xc8>
 800b380:	e7ea      	b.n	800b358 <__lshift+0xac>
 800b382:	bf00      	nop
 800b384:	0800cac0 	.word	0x0800cac0
 800b388:	0800cbb0 	.word	0x0800cbb0

0800b38c <__mcmp>:
 800b38c:	b530      	push	{r4, r5, lr}
 800b38e:	6902      	ldr	r2, [r0, #16]
 800b390:	690c      	ldr	r4, [r1, #16]
 800b392:	1b12      	subs	r2, r2, r4
 800b394:	d10e      	bne.n	800b3b4 <__mcmp+0x28>
 800b396:	f100 0314 	add.w	r3, r0, #20
 800b39a:	3114      	adds	r1, #20
 800b39c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b3a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b3a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b3a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b3ac:	42a5      	cmp	r5, r4
 800b3ae:	d003      	beq.n	800b3b8 <__mcmp+0x2c>
 800b3b0:	d305      	bcc.n	800b3be <__mcmp+0x32>
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	4610      	mov	r0, r2
 800b3b6:	bd30      	pop	{r4, r5, pc}
 800b3b8:	4283      	cmp	r3, r0
 800b3ba:	d3f3      	bcc.n	800b3a4 <__mcmp+0x18>
 800b3bc:	e7fa      	b.n	800b3b4 <__mcmp+0x28>
 800b3be:	f04f 32ff 	mov.w	r2, #4294967295
 800b3c2:	e7f7      	b.n	800b3b4 <__mcmp+0x28>

0800b3c4 <__mdiff>:
 800b3c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c8:	460c      	mov	r4, r1
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4690      	mov	r8, r2
 800b3d2:	f7ff ffdb 	bl	800b38c <__mcmp>
 800b3d6:	1e05      	subs	r5, r0, #0
 800b3d8:	d110      	bne.n	800b3fc <__mdiff+0x38>
 800b3da:	4629      	mov	r1, r5
 800b3dc:	4630      	mov	r0, r6
 800b3de:	f7ff fd09 	bl	800adf4 <_Balloc>
 800b3e2:	b930      	cbnz	r0, 800b3f2 <__mdiff+0x2e>
 800b3e4:	4b3a      	ldr	r3, [pc, #232]	; (800b4d0 <__mdiff+0x10c>)
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	f240 2132 	movw	r1, #562	; 0x232
 800b3ec:	4839      	ldr	r0, [pc, #228]	; (800b4d4 <__mdiff+0x110>)
 800b3ee:	f001 f8d3 	bl	800c598 <__assert_func>
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3fc:	bfa4      	itt	ge
 800b3fe:	4643      	movge	r3, r8
 800b400:	46a0      	movge	r8, r4
 800b402:	4630      	mov	r0, r6
 800b404:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b408:	bfa6      	itte	ge
 800b40a:	461c      	movge	r4, r3
 800b40c:	2500      	movge	r5, #0
 800b40e:	2501      	movlt	r5, #1
 800b410:	f7ff fcf0 	bl	800adf4 <_Balloc>
 800b414:	b920      	cbnz	r0, 800b420 <__mdiff+0x5c>
 800b416:	4b2e      	ldr	r3, [pc, #184]	; (800b4d0 <__mdiff+0x10c>)
 800b418:	4602      	mov	r2, r0
 800b41a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b41e:	e7e5      	b.n	800b3ec <__mdiff+0x28>
 800b420:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b424:	6926      	ldr	r6, [r4, #16]
 800b426:	60c5      	str	r5, [r0, #12]
 800b428:	f104 0914 	add.w	r9, r4, #20
 800b42c:	f108 0514 	add.w	r5, r8, #20
 800b430:	f100 0e14 	add.w	lr, r0, #20
 800b434:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b438:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b43c:	f108 0210 	add.w	r2, r8, #16
 800b440:	46f2      	mov	sl, lr
 800b442:	2100      	movs	r1, #0
 800b444:	f859 3b04 	ldr.w	r3, [r9], #4
 800b448:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b44c:	fa1f f883 	uxth.w	r8, r3
 800b450:	fa11 f18b 	uxtah	r1, r1, fp
 800b454:	0c1b      	lsrs	r3, r3, #16
 800b456:	eba1 0808 	sub.w	r8, r1, r8
 800b45a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b45e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b462:	fa1f f888 	uxth.w	r8, r8
 800b466:	1419      	asrs	r1, r3, #16
 800b468:	454e      	cmp	r6, r9
 800b46a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b46e:	f84a 3b04 	str.w	r3, [sl], #4
 800b472:	d8e7      	bhi.n	800b444 <__mdiff+0x80>
 800b474:	1b33      	subs	r3, r6, r4
 800b476:	3b15      	subs	r3, #21
 800b478:	f023 0303 	bic.w	r3, r3, #3
 800b47c:	3304      	adds	r3, #4
 800b47e:	3415      	adds	r4, #21
 800b480:	42a6      	cmp	r6, r4
 800b482:	bf38      	it	cc
 800b484:	2304      	movcc	r3, #4
 800b486:	441d      	add	r5, r3
 800b488:	4473      	add	r3, lr
 800b48a:	469e      	mov	lr, r3
 800b48c:	462e      	mov	r6, r5
 800b48e:	4566      	cmp	r6, ip
 800b490:	d30e      	bcc.n	800b4b0 <__mdiff+0xec>
 800b492:	f10c 0203 	add.w	r2, ip, #3
 800b496:	1b52      	subs	r2, r2, r5
 800b498:	f022 0203 	bic.w	r2, r2, #3
 800b49c:	3d03      	subs	r5, #3
 800b49e:	45ac      	cmp	ip, r5
 800b4a0:	bf38      	it	cc
 800b4a2:	2200      	movcc	r2, #0
 800b4a4:	441a      	add	r2, r3
 800b4a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b4aa:	b17b      	cbz	r3, 800b4cc <__mdiff+0x108>
 800b4ac:	6107      	str	r7, [r0, #16]
 800b4ae:	e7a3      	b.n	800b3f8 <__mdiff+0x34>
 800b4b0:	f856 8b04 	ldr.w	r8, [r6], #4
 800b4b4:	fa11 f288 	uxtah	r2, r1, r8
 800b4b8:	1414      	asrs	r4, r2, #16
 800b4ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b4be:	b292      	uxth	r2, r2
 800b4c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b4c4:	f84e 2b04 	str.w	r2, [lr], #4
 800b4c8:	1421      	asrs	r1, r4, #16
 800b4ca:	e7e0      	b.n	800b48e <__mdiff+0xca>
 800b4cc:	3f01      	subs	r7, #1
 800b4ce:	e7ea      	b.n	800b4a6 <__mdiff+0xe2>
 800b4d0:	0800cac0 	.word	0x0800cac0
 800b4d4:	0800cbb0 	.word	0x0800cbb0

0800b4d8 <__ulp>:
 800b4d8:	b082      	sub	sp, #8
 800b4da:	ed8d 0b00 	vstr	d0, [sp]
 800b4de:	9b01      	ldr	r3, [sp, #4]
 800b4e0:	4912      	ldr	r1, [pc, #72]	; (800b52c <__ulp+0x54>)
 800b4e2:	4019      	ands	r1, r3
 800b4e4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b4e8:	2900      	cmp	r1, #0
 800b4ea:	dd05      	ble.n	800b4f8 <__ulp+0x20>
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	ec43 2b10 	vmov	d0, r2, r3
 800b4f4:	b002      	add	sp, #8
 800b4f6:	4770      	bx	lr
 800b4f8:	4249      	negs	r1, r1
 800b4fa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b4fe:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b502:	f04f 0200 	mov.w	r2, #0
 800b506:	f04f 0300 	mov.w	r3, #0
 800b50a:	da04      	bge.n	800b516 <__ulp+0x3e>
 800b50c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b510:	fa41 f300 	asr.w	r3, r1, r0
 800b514:	e7ec      	b.n	800b4f0 <__ulp+0x18>
 800b516:	f1a0 0114 	sub.w	r1, r0, #20
 800b51a:	291e      	cmp	r1, #30
 800b51c:	bfda      	itte	le
 800b51e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b522:	fa20 f101 	lsrle.w	r1, r0, r1
 800b526:	2101      	movgt	r1, #1
 800b528:	460a      	mov	r2, r1
 800b52a:	e7e1      	b.n	800b4f0 <__ulp+0x18>
 800b52c:	7ff00000 	.word	0x7ff00000

0800b530 <__b2d>:
 800b530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b532:	6905      	ldr	r5, [r0, #16]
 800b534:	f100 0714 	add.w	r7, r0, #20
 800b538:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b53c:	1f2e      	subs	r6, r5, #4
 800b53e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b542:	4620      	mov	r0, r4
 800b544:	f7ff fd48 	bl	800afd8 <__hi0bits>
 800b548:	f1c0 0320 	rsb	r3, r0, #32
 800b54c:	280a      	cmp	r0, #10
 800b54e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b5cc <__b2d+0x9c>
 800b552:	600b      	str	r3, [r1, #0]
 800b554:	dc14      	bgt.n	800b580 <__b2d+0x50>
 800b556:	f1c0 0e0b 	rsb	lr, r0, #11
 800b55a:	fa24 f10e 	lsr.w	r1, r4, lr
 800b55e:	42b7      	cmp	r7, r6
 800b560:	ea41 030c 	orr.w	r3, r1, ip
 800b564:	bf34      	ite	cc
 800b566:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b56a:	2100      	movcs	r1, #0
 800b56c:	3015      	adds	r0, #21
 800b56e:	fa04 f000 	lsl.w	r0, r4, r0
 800b572:	fa21 f10e 	lsr.w	r1, r1, lr
 800b576:	ea40 0201 	orr.w	r2, r0, r1
 800b57a:	ec43 2b10 	vmov	d0, r2, r3
 800b57e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b580:	42b7      	cmp	r7, r6
 800b582:	bf3a      	itte	cc
 800b584:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b588:	f1a5 0608 	subcc.w	r6, r5, #8
 800b58c:	2100      	movcs	r1, #0
 800b58e:	380b      	subs	r0, #11
 800b590:	d017      	beq.n	800b5c2 <__b2d+0x92>
 800b592:	f1c0 0c20 	rsb	ip, r0, #32
 800b596:	fa04 f500 	lsl.w	r5, r4, r0
 800b59a:	42be      	cmp	r6, r7
 800b59c:	fa21 f40c 	lsr.w	r4, r1, ip
 800b5a0:	ea45 0504 	orr.w	r5, r5, r4
 800b5a4:	bf8c      	ite	hi
 800b5a6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b5aa:	2400      	movls	r4, #0
 800b5ac:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b5b0:	fa01 f000 	lsl.w	r0, r1, r0
 800b5b4:	fa24 f40c 	lsr.w	r4, r4, ip
 800b5b8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b5bc:	ea40 0204 	orr.w	r2, r0, r4
 800b5c0:	e7db      	b.n	800b57a <__b2d+0x4a>
 800b5c2:	ea44 030c 	orr.w	r3, r4, ip
 800b5c6:	460a      	mov	r2, r1
 800b5c8:	e7d7      	b.n	800b57a <__b2d+0x4a>
 800b5ca:	bf00      	nop
 800b5cc:	3ff00000 	.word	0x3ff00000

0800b5d0 <__d2b>:
 800b5d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b5d4:	4689      	mov	r9, r1
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	ec57 6b10 	vmov	r6, r7, d0
 800b5dc:	4690      	mov	r8, r2
 800b5de:	f7ff fc09 	bl	800adf4 <_Balloc>
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	b930      	cbnz	r0, 800b5f4 <__d2b+0x24>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	4b25      	ldr	r3, [pc, #148]	; (800b680 <__d2b+0xb0>)
 800b5ea:	4826      	ldr	r0, [pc, #152]	; (800b684 <__d2b+0xb4>)
 800b5ec:	f240 310a 	movw	r1, #778	; 0x30a
 800b5f0:	f000 ffd2 	bl	800c598 <__assert_func>
 800b5f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b5f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b5fc:	bb35      	cbnz	r5, 800b64c <__d2b+0x7c>
 800b5fe:	2e00      	cmp	r6, #0
 800b600:	9301      	str	r3, [sp, #4]
 800b602:	d028      	beq.n	800b656 <__d2b+0x86>
 800b604:	4668      	mov	r0, sp
 800b606:	9600      	str	r6, [sp, #0]
 800b608:	f7ff fd06 	bl	800b018 <__lo0bits>
 800b60c:	9900      	ldr	r1, [sp, #0]
 800b60e:	b300      	cbz	r0, 800b652 <__d2b+0x82>
 800b610:	9a01      	ldr	r2, [sp, #4]
 800b612:	f1c0 0320 	rsb	r3, r0, #32
 800b616:	fa02 f303 	lsl.w	r3, r2, r3
 800b61a:	430b      	orrs	r3, r1
 800b61c:	40c2      	lsrs	r2, r0
 800b61e:	6163      	str	r3, [r4, #20]
 800b620:	9201      	str	r2, [sp, #4]
 800b622:	9b01      	ldr	r3, [sp, #4]
 800b624:	61a3      	str	r3, [r4, #24]
 800b626:	2b00      	cmp	r3, #0
 800b628:	bf14      	ite	ne
 800b62a:	2202      	movne	r2, #2
 800b62c:	2201      	moveq	r2, #1
 800b62e:	6122      	str	r2, [r4, #16]
 800b630:	b1d5      	cbz	r5, 800b668 <__d2b+0x98>
 800b632:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b636:	4405      	add	r5, r0
 800b638:	f8c9 5000 	str.w	r5, [r9]
 800b63c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b640:	f8c8 0000 	str.w	r0, [r8]
 800b644:	4620      	mov	r0, r4
 800b646:	b003      	add	sp, #12
 800b648:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b64c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b650:	e7d5      	b.n	800b5fe <__d2b+0x2e>
 800b652:	6161      	str	r1, [r4, #20]
 800b654:	e7e5      	b.n	800b622 <__d2b+0x52>
 800b656:	a801      	add	r0, sp, #4
 800b658:	f7ff fcde 	bl	800b018 <__lo0bits>
 800b65c:	9b01      	ldr	r3, [sp, #4]
 800b65e:	6163      	str	r3, [r4, #20]
 800b660:	2201      	movs	r2, #1
 800b662:	6122      	str	r2, [r4, #16]
 800b664:	3020      	adds	r0, #32
 800b666:	e7e3      	b.n	800b630 <__d2b+0x60>
 800b668:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b66c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b670:	f8c9 0000 	str.w	r0, [r9]
 800b674:	6918      	ldr	r0, [r3, #16]
 800b676:	f7ff fcaf 	bl	800afd8 <__hi0bits>
 800b67a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b67e:	e7df      	b.n	800b640 <__d2b+0x70>
 800b680:	0800cac0 	.word	0x0800cac0
 800b684:	0800cbb0 	.word	0x0800cbb0

0800b688 <__ratio>:
 800b688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68c:	4688      	mov	r8, r1
 800b68e:	4669      	mov	r1, sp
 800b690:	4681      	mov	r9, r0
 800b692:	f7ff ff4d 	bl	800b530 <__b2d>
 800b696:	a901      	add	r1, sp, #4
 800b698:	4640      	mov	r0, r8
 800b69a:	ec55 4b10 	vmov	r4, r5, d0
 800b69e:	f7ff ff47 	bl	800b530 <__b2d>
 800b6a2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b6a6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b6aa:	eba3 0c02 	sub.w	ip, r3, r2
 800b6ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b6b2:	1a9b      	subs	r3, r3, r2
 800b6b4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b6b8:	ec51 0b10 	vmov	r0, r1, d0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	bfd6      	itet	le
 800b6c0:	460a      	movle	r2, r1
 800b6c2:	462a      	movgt	r2, r5
 800b6c4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b6c8:	468b      	mov	fp, r1
 800b6ca:	462f      	mov	r7, r5
 800b6cc:	bfd4      	ite	le
 800b6ce:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b6d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	ee10 2a10 	vmov	r2, s0
 800b6dc:	465b      	mov	r3, fp
 800b6de:	4639      	mov	r1, r7
 800b6e0:	f7f5 f8b4 	bl	800084c <__aeabi_ddiv>
 800b6e4:	ec41 0b10 	vmov	d0, r0, r1
 800b6e8:	b003      	add	sp, #12
 800b6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b6ee <__copybits>:
 800b6ee:	3901      	subs	r1, #1
 800b6f0:	b570      	push	{r4, r5, r6, lr}
 800b6f2:	1149      	asrs	r1, r1, #5
 800b6f4:	6914      	ldr	r4, [r2, #16]
 800b6f6:	3101      	adds	r1, #1
 800b6f8:	f102 0314 	add.w	r3, r2, #20
 800b6fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b700:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b704:	1f05      	subs	r5, r0, #4
 800b706:	42a3      	cmp	r3, r4
 800b708:	d30c      	bcc.n	800b724 <__copybits+0x36>
 800b70a:	1aa3      	subs	r3, r4, r2
 800b70c:	3b11      	subs	r3, #17
 800b70e:	f023 0303 	bic.w	r3, r3, #3
 800b712:	3211      	adds	r2, #17
 800b714:	42a2      	cmp	r2, r4
 800b716:	bf88      	it	hi
 800b718:	2300      	movhi	r3, #0
 800b71a:	4418      	add	r0, r3
 800b71c:	2300      	movs	r3, #0
 800b71e:	4288      	cmp	r0, r1
 800b720:	d305      	bcc.n	800b72e <__copybits+0x40>
 800b722:	bd70      	pop	{r4, r5, r6, pc}
 800b724:	f853 6b04 	ldr.w	r6, [r3], #4
 800b728:	f845 6f04 	str.w	r6, [r5, #4]!
 800b72c:	e7eb      	b.n	800b706 <__copybits+0x18>
 800b72e:	f840 3b04 	str.w	r3, [r0], #4
 800b732:	e7f4      	b.n	800b71e <__copybits+0x30>

0800b734 <__any_on>:
 800b734:	f100 0214 	add.w	r2, r0, #20
 800b738:	6900      	ldr	r0, [r0, #16]
 800b73a:	114b      	asrs	r3, r1, #5
 800b73c:	4298      	cmp	r0, r3
 800b73e:	b510      	push	{r4, lr}
 800b740:	db11      	blt.n	800b766 <__any_on+0x32>
 800b742:	dd0a      	ble.n	800b75a <__any_on+0x26>
 800b744:	f011 011f 	ands.w	r1, r1, #31
 800b748:	d007      	beq.n	800b75a <__any_on+0x26>
 800b74a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b74e:	fa24 f001 	lsr.w	r0, r4, r1
 800b752:	fa00 f101 	lsl.w	r1, r0, r1
 800b756:	428c      	cmp	r4, r1
 800b758:	d10b      	bne.n	800b772 <__any_on+0x3e>
 800b75a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b75e:	4293      	cmp	r3, r2
 800b760:	d803      	bhi.n	800b76a <__any_on+0x36>
 800b762:	2000      	movs	r0, #0
 800b764:	bd10      	pop	{r4, pc}
 800b766:	4603      	mov	r3, r0
 800b768:	e7f7      	b.n	800b75a <__any_on+0x26>
 800b76a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b76e:	2900      	cmp	r1, #0
 800b770:	d0f5      	beq.n	800b75e <__any_on+0x2a>
 800b772:	2001      	movs	r0, #1
 800b774:	e7f6      	b.n	800b764 <__any_on+0x30>

0800b776 <_calloc_r>:
 800b776:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b778:	fba1 2402 	umull	r2, r4, r1, r2
 800b77c:	b94c      	cbnz	r4, 800b792 <_calloc_r+0x1c>
 800b77e:	4611      	mov	r1, r2
 800b780:	9201      	str	r2, [sp, #4]
 800b782:	f7fb ffbb 	bl	80076fc <_malloc_r>
 800b786:	9a01      	ldr	r2, [sp, #4]
 800b788:	4605      	mov	r5, r0
 800b78a:	b930      	cbnz	r0, 800b79a <_calloc_r+0x24>
 800b78c:	4628      	mov	r0, r5
 800b78e:	b003      	add	sp, #12
 800b790:	bd30      	pop	{r4, r5, pc}
 800b792:	220c      	movs	r2, #12
 800b794:	6002      	str	r2, [r0, #0]
 800b796:	2500      	movs	r5, #0
 800b798:	e7f8      	b.n	800b78c <_calloc_r+0x16>
 800b79a:	4621      	mov	r1, r4
 800b79c:	f7fb ff3a 	bl	8007614 <memset>
 800b7a0:	e7f4      	b.n	800b78c <_calloc_r+0x16>

0800b7a2 <__ssputs_r>:
 800b7a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7a6:	688e      	ldr	r6, [r1, #8]
 800b7a8:	429e      	cmp	r6, r3
 800b7aa:	4682      	mov	sl, r0
 800b7ac:	460c      	mov	r4, r1
 800b7ae:	4690      	mov	r8, r2
 800b7b0:	461f      	mov	r7, r3
 800b7b2:	d838      	bhi.n	800b826 <__ssputs_r+0x84>
 800b7b4:	898a      	ldrh	r2, [r1, #12]
 800b7b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b7ba:	d032      	beq.n	800b822 <__ssputs_r+0x80>
 800b7bc:	6825      	ldr	r5, [r4, #0]
 800b7be:	6909      	ldr	r1, [r1, #16]
 800b7c0:	eba5 0901 	sub.w	r9, r5, r1
 800b7c4:	6965      	ldr	r5, [r4, #20]
 800b7c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b7ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b7ce:	3301      	adds	r3, #1
 800b7d0:	444b      	add	r3, r9
 800b7d2:	106d      	asrs	r5, r5, #1
 800b7d4:	429d      	cmp	r5, r3
 800b7d6:	bf38      	it	cc
 800b7d8:	461d      	movcc	r5, r3
 800b7da:	0553      	lsls	r3, r2, #21
 800b7dc:	d531      	bpl.n	800b842 <__ssputs_r+0xa0>
 800b7de:	4629      	mov	r1, r5
 800b7e0:	f7fb ff8c 	bl	80076fc <_malloc_r>
 800b7e4:	4606      	mov	r6, r0
 800b7e6:	b950      	cbnz	r0, 800b7fe <__ssputs_r+0x5c>
 800b7e8:	230c      	movs	r3, #12
 800b7ea:	f8ca 3000 	str.w	r3, [sl]
 800b7ee:	89a3      	ldrh	r3, [r4, #12]
 800b7f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7f4:	81a3      	strh	r3, [r4, #12]
 800b7f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7fe:	6921      	ldr	r1, [r4, #16]
 800b800:	464a      	mov	r2, r9
 800b802:	f7fb fef9 	bl	80075f8 <memcpy>
 800b806:	89a3      	ldrh	r3, [r4, #12]
 800b808:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b80c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b810:	81a3      	strh	r3, [r4, #12]
 800b812:	6126      	str	r6, [r4, #16]
 800b814:	6165      	str	r5, [r4, #20]
 800b816:	444e      	add	r6, r9
 800b818:	eba5 0509 	sub.w	r5, r5, r9
 800b81c:	6026      	str	r6, [r4, #0]
 800b81e:	60a5      	str	r5, [r4, #8]
 800b820:	463e      	mov	r6, r7
 800b822:	42be      	cmp	r6, r7
 800b824:	d900      	bls.n	800b828 <__ssputs_r+0x86>
 800b826:	463e      	mov	r6, r7
 800b828:	6820      	ldr	r0, [r4, #0]
 800b82a:	4632      	mov	r2, r6
 800b82c:	4641      	mov	r1, r8
 800b82e:	f000 ff05 	bl	800c63c <memmove>
 800b832:	68a3      	ldr	r3, [r4, #8]
 800b834:	1b9b      	subs	r3, r3, r6
 800b836:	60a3      	str	r3, [r4, #8]
 800b838:	6823      	ldr	r3, [r4, #0]
 800b83a:	4433      	add	r3, r6
 800b83c:	6023      	str	r3, [r4, #0]
 800b83e:	2000      	movs	r0, #0
 800b840:	e7db      	b.n	800b7fa <__ssputs_r+0x58>
 800b842:	462a      	mov	r2, r5
 800b844:	f000 ff14 	bl	800c670 <_realloc_r>
 800b848:	4606      	mov	r6, r0
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d1e1      	bne.n	800b812 <__ssputs_r+0x70>
 800b84e:	6921      	ldr	r1, [r4, #16]
 800b850:	4650      	mov	r0, sl
 800b852:	f7fb fee7 	bl	8007624 <_free_r>
 800b856:	e7c7      	b.n	800b7e8 <__ssputs_r+0x46>

0800b858 <_svfiprintf_r>:
 800b858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b85c:	4698      	mov	r8, r3
 800b85e:	898b      	ldrh	r3, [r1, #12]
 800b860:	061b      	lsls	r3, r3, #24
 800b862:	b09d      	sub	sp, #116	; 0x74
 800b864:	4607      	mov	r7, r0
 800b866:	460d      	mov	r5, r1
 800b868:	4614      	mov	r4, r2
 800b86a:	d50e      	bpl.n	800b88a <_svfiprintf_r+0x32>
 800b86c:	690b      	ldr	r3, [r1, #16]
 800b86e:	b963      	cbnz	r3, 800b88a <_svfiprintf_r+0x32>
 800b870:	2140      	movs	r1, #64	; 0x40
 800b872:	f7fb ff43 	bl	80076fc <_malloc_r>
 800b876:	6028      	str	r0, [r5, #0]
 800b878:	6128      	str	r0, [r5, #16]
 800b87a:	b920      	cbnz	r0, 800b886 <_svfiprintf_r+0x2e>
 800b87c:	230c      	movs	r3, #12
 800b87e:	603b      	str	r3, [r7, #0]
 800b880:	f04f 30ff 	mov.w	r0, #4294967295
 800b884:	e0d1      	b.n	800ba2a <_svfiprintf_r+0x1d2>
 800b886:	2340      	movs	r3, #64	; 0x40
 800b888:	616b      	str	r3, [r5, #20]
 800b88a:	2300      	movs	r3, #0
 800b88c:	9309      	str	r3, [sp, #36]	; 0x24
 800b88e:	2320      	movs	r3, #32
 800b890:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b894:	f8cd 800c 	str.w	r8, [sp, #12]
 800b898:	2330      	movs	r3, #48	; 0x30
 800b89a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ba44 <_svfiprintf_r+0x1ec>
 800b89e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8a2:	f04f 0901 	mov.w	r9, #1
 800b8a6:	4623      	mov	r3, r4
 800b8a8:	469a      	mov	sl, r3
 800b8aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8ae:	b10a      	cbz	r2, 800b8b4 <_svfiprintf_r+0x5c>
 800b8b0:	2a25      	cmp	r2, #37	; 0x25
 800b8b2:	d1f9      	bne.n	800b8a8 <_svfiprintf_r+0x50>
 800b8b4:	ebba 0b04 	subs.w	fp, sl, r4
 800b8b8:	d00b      	beq.n	800b8d2 <_svfiprintf_r+0x7a>
 800b8ba:	465b      	mov	r3, fp
 800b8bc:	4622      	mov	r2, r4
 800b8be:	4629      	mov	r1, r5
 800b8c0:	4638      	mov	r0, r7
 800b8c2:	f7ff ff6e 	bl	800b7a2 <__ssputs_r>
 800b8c6:	3001      	adds	r0, #1
 800b8c8:	f000 80aa 	beq.w	800ba20 <_svfiprintf_r+0x1c8>
 800b8cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8ce:	445a      	add	r2, fp
 800b8d0:	9209      	str	r2, [sp, #36]	; 0x24
 800b8d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	f000 80a2 	beq.w	800ba20 <_svfiprintf_r+0x1c8>
 800b8dc:	2300      	movs	r3, #0
 800b8de:	f04f 32ff 	mov.w	r2, #4294967295
 800b8e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8e6:	f10a 0a01 	add.w	sl, sl, #1
 800b8ea:	9304      	str	r3, [sp, #16]
 800b8ec:	9307      	str	r3, [sp, #28]
 800b8ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8f2:	931a      	str	r3, [sp, #104]	; 0x68
 800b8f4:	4654      	mov	r4, sl
 800b8f6:	2205      	movs	r2, #5
 800b8f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8fc:	4851      	ldr	r0, [pc, #324]	; (800ba44 <_svfiprintf_r+0x1ec>)
 800b8fe:	f7f4 fc6f 	bl	80001e0 <memchr>
 800b902:	9a04      	ldr	r2, [sp, #16]
 800b904:	b9d8      	cbnz	r0, 800b93e <_svfiprintf_r+0xe6>
 800b906:	06d0      	lsls	r0, r2, #27
 800b908:	bf44      	itt	mi
 800b90a:	2320      	movmi	r3, #32
 800b90c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b910:	0711      	lsls	r1, r2, #28
 800b912:	bf44      	itt	mi
 800b914:	232b      	movmi	r3, #43	; 0x2b
 800b916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b91a:	f89a 3000 	ldrb.w	r3, [sl]
 800b91e:	2b2a      	cmp	r3, #42	; 0x2a
 800b920:	d015      	beq.n	800b94e <_svfiprintf_r+0xf6>
 800b922:	9a07      	ldr	r2, [sp, #28]
 800b924:	4654      	mov	r4, sl
 800b926:	2000      	movs	r0, #0
 800b928:	f04f 0c0a 	mov.w	ip, #10
 800b92c:	4621      	mov	r1, r4
 800b92e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b932:	3b30      	subs	r3, #48	; 0x30
 800b934:	2b09      	cmp	r3, #9
 800b936:	d94e      	bls.n	800b9d6 <_svfiprintf_r+0x17e>
 800b938:	b1b0      	cbz	r0, 800b968 <_svfiprintf_r+0x110>
 800b93a:	9207      	str	r2, [sp, #28]
 800b93c:	e014      	b.n	800b968 <_svfiprintf_r+0x110>
 800b93e:	eba0 0308 	sub.w	r3, r0, r8
 800b942:	fa09 f303 	lsl.w	r3, r9, r3
 800b946:	4313      	orrs	r3, r2
 800b948:	9304      	str	r3, [sp, #16]
 800b94a:	46a2      	mov	sl, r4
 800b94c:	e7d2      	b.n	800b8f4 <_svfiprintf_r+0x9c>
 800b94e:	9b03      	ldr	r3, [sp, #12]
 800b950:	1d19      	adds	r1, r3, #4
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	9103      	str	r1, [sp, #12]
 800b956:	2b00      	cmp	r3, #0
 800b958:	bfbb      	ittet	lt
 800b95a:	425b      	neglt	r3, r3
 800b95c:	f042 0202 	orrlt.w	r2, r2, #2
 800b960:	9307      	strge	r3, [sp, #28]
 800b962:	9307      	strlt	r3, [sp, #28]
 800b964:	bfb8      	it	lt
 800b966:	9204      	strlt	r2, [sp, #16]
 800b968:	7823      	ldrb	r3, [r4, #0]
 800b96a:	2b2e      	cmp	r3, #46	; 0x2e
 800b96c:	d10c      	bne.n	800b988 <_svfiprintf_r+0x130>
 800b96e:	7863      	ldrb	r3, [r4, #1]
 800b970:	2b2a      	cmp	r3, #42	; 0x2a
 800b972:	d135      	bne.n	800b9e0 <_svfiprintf_r+0x188>
 800b974:	9b03      	ldr	r3, [sp, #12]
 800b976:	1d1a      	adds	r2, r3, #4
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	9203      	str	r2, [sp, #12]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	bfb8      	it	lt
 800b980:	f04f 33ff 	movlt.w	r3, #4294967295
 800b984:	3402      	adds	r4, #2
 800b986:	9305      	str	r3, [sp, #20]
 800b988:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ba54 <_svfiprintf_r+0x1fc>
 800b98c:	7821      	ldrb	r1, [r4, #0]
 800b98e:	2203      	movs	r2, #3
 800b990:	4650      	mov	r0, sl
 800b992:	f7f4 fc25 	bl	80001e0 <memchr>
 800b996:	b140      	cbz	r0, 800b9aa <_svfiprintf_r+0x152>
 800b998:	2340      	movs	r3, #64	; 0x40
 800b99a:	eba0 000a 	sub.w	r0, r0, sl
 800b99e:	fa03 f000 	lsl.w	r0, r3, r0
 800b9a2:	9b04      	ldr	r3, [sp, #16]
 800b9a4:	4303      	orrs	r3, r0
 800b9a6:	3401      	adds	r4, #1
 800b9a8:	9304      	str	r3, [sp, #16]
 800b9aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9ae:	4826      	ldr	r0, [pc, #152]	; (800ba48 <_svfiprintf_r+0x1f0>)
 800b9b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9b4:	2206      	movs	r2, #6
 800b9b6:	f7f4 fc13 	bl	80001e0 <memchr>
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	d038      	beq.n	800ba30 <_svfiprintf_r+0x1d8>
 800b9be:	4b23      	ldr	r3, [pc, #140]	; (800ba4c <_svfiprintf_r+0x1f4>)
 800b9c0:	bb1b      	cbnz	r3, 800ba0a <_svfiprintf_r+0x1b2>
 800b9c2:	9b03      	ldr	r3, [sp, #12]
 800b9c4:	3307      	adds	r3, #7
 800b9c6:	f023 0307 	bic.w	r3, r3, #7
 800b9ca:	3308      	adds	r3, #8
 800b9cc:	9303      	str	r3, [sp, #12]
 800b9ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9d0:	4433      	add	r3, r6
 800b9d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b9d4:	e767      	b.n	800b8a6 <_svfiprintf_r+0x4e>
 800b9d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9da:	460c      	mov	r4, r1
 800b9dc:	2001      	movs	r0, #1
 800b9de:	e7a5      	b.n	800b92c <_svfiprintf_r+0xd4>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	3401      	adds	r4, #1
 800b9e4:	9305      	str	r3, [sp, #20]
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	f04f 0c0a 	mov.w	ip, #10
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9f2:	3a30      	subs	r2, #48	; 0x30
 800b9f4:	2a09      	cmp	r2, #9
 800b9f6:	d903      	bls.n	800ba00 <_svfiprintf_r+0x1a8>
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d0c5      	beq.n	800b988 <_svfiprintf_r+0x130>
 800b9fc:	9105      	str	r1, [sp, #20]
 800b9fe:	e7c3      	b.n	800b988 <_svfiprintf_r+0x130>
 800ba00:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba04:	4604      	mov	r4, r0
 800ba06:	2301      	movs	r3, #1
 800ba08:	e7f0      	b.n	800b9ec <_svfiprintf_r+0x194>
 800ba0a:	ab03      	add	r3, sp, #12
 800ba0c:	9300      	str	r3, [sp, #0]
 800ba0e:	462a      	mov	r2, r5
 800ba10:	4b0f      	ldr	r3, [pc, #60]	; (800ba50 <_svfiprintf_r+0x1f8>)
 800ba12:	a904      	add	r1, sp, #16
 800ba14:	4638      	mov	r0, r7
 800ba16:	f7fb ff85 	bl	8007924 <_printf_float>
 800ba1a:	1c42      	adds	r2, r0, #1
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	d1d6      	bne.n	800b9ce <_svfiprintf_r+0x176>
 800ba20:	89ab      	ldrh	r3, [r5, #12]
 800ba22:	065b      	lsls	r3, r3, #25
 800ba24:	f53f af2c 	bmi.w	800b880 <_svfiprintf_r+0x28>
 800ba28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba2a:	b01d      	add	sp, #116	; 0x74
 800ba2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba30:	ab03      	add	r3, sp, #12
 800ba32:	9300      	str	r3, [sp, #0]
 800ba34:	462a      	mov	r2, r5
 800ba36:	4b06      	ldr	r3, [pc, #24]	; (800ba50 <_svfiprintf_r+0x1f8>)
 800ba38:	a904      	add	r1, sp, #16
 800ba3a:	4638      	mov	r0, r7
 800ba3c:	f7fc fa16 	bl	8007e6c <_printf_i>
 800ba40:	e7eb      	b.n	800ba1a <_svfiprintf_r+0x1c2>
 800ba42:	bf00      	nop
 800ba44:	0800cd0c 	.word	0x0800cd0c
 800ba48:	0800cd16 	.word	0x0800cd16
 800ba4c:	08007925 	.word	0x08007925
 800ba50:	0800b7a3 	.word	0x0800b7a3
 800ba54:	0800cd12 	.word	0x0800cd12

0800ba58 <_sungetc_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	1c4b      	adds	r3, r1, #1
 800ba5c:	4614      	mov	r4, r2
 800ba5e:	d103      	bne.n	800ba68 <_sungetc_r+0x10>
 800ba60:	f04f 35ff 	mov.w	r5, #4294967295
 800ba64:	4628      	mov	r0, r5
 800ba66:	bd38      	pop	{r3, r4, r5, pc}
 800ba68:	8993      	ldrh	r3, [r2, #12]
 800ba6a:	f023 0320 	bic.w	r3, r3, #32
 800ba6e:	8193      	strh	r3, [r2, #12]
 800ba70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba72:	6852      	ldr	r2, [r2, #4]
 800ba74:	b2cd      	uxtb	r5, r1
 800ba76:	b18b      	cbz	r3, 800ba9c <_sungetc_r+0x44>
 800ba78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	dd08      	ble.n	800ba90 <_sungetc_r+0x38>
 800ba7e:	6823      	ldr	r3, [r4, #0]
 800ba80:	1e5a      	subs	r2, r3, #1
 800ba82:	6022      	str	r2, [r4, #0]
 800ba84:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ba88:	6863      	ldr	r3, [r4, #4]
 800ba8a:	3301      	adds	r3, #1
 800ba8c:	6063      	str	r3, [r4, #4]
 800ba8e:	e7e9      	b.n	800ba64 <_sungetc_r+0xc>
 800ba90:	4621      	mov	r1, r4
 800ba92:	f000 fd39 	bl	800c508 <__submore>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d0f1      	beq.n	800ba7e <_sungetc_r+0x26>
 800ba9a:	e7e1      	b.n	800ba60 <_sungetc_r+0x8>
 800ba9c:	6921      	ldr	r1, [r4, #16]
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	b151      	cbz	r1, 800bab8 <_sungetc_r+0x60>
 800baa2:	4299      	cmp	r1, r3
 800baa4:	d208      	bcs.n	800bab8 <_sungetc_r+0x60>
 800baa6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800baaa:	42a9      	cmp	r1, r5
 800baac:	d104      	bne.n	800bab8 <_sungetc_r+0x60>
 800baae:	3b01      	subs	r3, #1
 800bab0:	3201      	adds	r2, #1
 800bab2:	6023      	str	r3, [r4, #0]
 800bab4:	6062      	str	r2, [r4, #4]
 800bab6:	e7d5      	b.n	800ba64 <_sungetc_r+0xc>
 800bab8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800babc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bac0:	6363      	str	r3, [r4, #52]	; 0x34
 800bac2:	2303      	movs	r3, #3
 800bac4:	63a3      	str	r3, [r4, #56]	; 0x38
 800bac6:	4623      	mov	r3, r4
 800bac8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	2301      	movs	r3, #1
 800bad0:	e7dc      	b.n	800ba8c <_sungetc_r+0x34>

0800bad2 <__ssrefill_r>:
 800bad2:	b510      	push	{r4, lr}
 800bad4:	460c      	mov	r4, r1
 800bad6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bad8:	b169      	cbz	r1, 800baf6 <__ssrefill_r+0x24>
 800bada:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bade:	4299      	cmp	r1, r3
 800bae0:	d001      	beq.n	800bae6 <__ssrefill_r+0x14>
 800bae2:	f7fb fd9f 	bl	8007624 <_free_r>
 800bae6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bae8:	6063      	str	r3, [r4, #4]
 800baea:	2000      	movs	r0, #0
 800baec:	6360      	str	r0, [r4, #52]	; 0x34
 800baee:	b113      	cbz	r3, 800baf6 <__ssrefill_r+0x24>
 800baf0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800baf2:	6023      	str	r3, [r4, #0]
 800baf4:	bd10      	pop	{r4, pc}
 800baf6:	6923      	ldr	r3, [r4, #16]
 800baf8:	6023      	str	r3, [r4, #0]
 800bafa:	2300      	movs	r3, #0
 800bafc:	6063      	str	r3, [r4, #4]
 800bafe:	89a3      	ldrh	r3, [r4, #12]
 800bb00:	f043 0320 	orr.w	r3, r3, #32
 800bb04:	81a3      	strh	r3, [r4, #12]
 800bb06:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0a:	e7f3      	b.n	800baf4 <__ssrefill_r+0x22>

0800bb0c <__ssvfiscanf_r>:
 800bb0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb10:	460c      	mov	r4, r1
 800bb12:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800bb16:	2100      	movs	r1, #0
 800bb18:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800bb1c:	49a6      	ldr	r1, [pc, #664]	; (800bdb8 <__ssvfiscanf_r+0x2ac>)
 800bb1e:	91a0      	str	r1, [sp, #640]	; 0x280
 800bb20:	f10d 0804 	add.w	r8, sp, #4
 800bb24:	49a5      	ldr	r1, [pc, #660]	; (800bdbc <__ssvfiscanf_r+0x2b0>)
 800bb26:	4fa6      	ldr	r7, [pc, #664]	; (800bdc0 <__ssvfiscanf_r+0x2b4>)
 800bb28:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800bdc4 <__ssvfiscanf_r+0x2b8>
 800bb2c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800bb30:	4606      	mov	r6, r0
 800bb32:	91a1      	str	r1, [sp, #644]	; 0x284
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	7813      	ldrb	r3, [r2, #0]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	f000 815a 	beq.w	800bdf2 <__ssvfiscanf_r+0x2e6>
 800bb3e:	5dd9      	ldrb	r1, [r3, r7]
 800bb40:	f011 0108 	ands.w	r1, r1, #8
 800bb44:	f102 0501 	add.w	r5, r2, #1
 800bb48:	d019      	beq.n	800bb7e <__ssvfiscanf_r+0x72>
 800bb4a:	6863      	ldr	r3, [r4, #4]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	dd0f      	ble.n	800bb70 <__ssvfiscanf_r+0x64>
 800bb50:	6823      	ldr	r3, [r4, #0]
 800bb52:	781a      	ldrb	r2, [r3, #0]
 800bb54:	5cba      	ldrb	r2, [r7, r2]
 800bb56:	0712      	lsls	r2, r2, #28
 800bb58:	d401      	bmi.n	800bb5e <__ssvfiscanf_r+0x52>
 800bb5a:	462a      	mov	r2, r5
 800bb5c:	e7eb      	b.n	800bb36 <__ssvfiscanf_r+0x2a>
 800bb5e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bb60:	3201      	adds	r2, #1
 800bb62:	9245      	str	r2, [sp, #276]	; 0x114
 800bb64:	6862      	ldr	r2, [r4, #4]
 800bb66:	3301      	adds	r3, #1
 800bb68:	3a01      	subs	r2, #1
 800bb6a:	6062      	str	r2, [r4, #4]
 800bb6c:	6023      	str	r3, [r4, #0]
 800bb6e:	e7ec      	b.n	800bb4a <__ssvfiscanf_r+0x3e>
 800bb70:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bb72:	4621      	mov	r1, r4
 800bb74:	4630      	mov	r0, r6
 800bb76:	4798      	blx	r3
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	d0e9      	beq.n	800bb50 <__ssvfiscanf_r+0x44>
 800bb7c:	e7ed      	b.n	800bb5a <__ssvfiscanf_r+0x4e>
 800bb7e:	2b25      	cmp	r3, #37	; 0x25
 800bb80:	d012      	beq.n	800bba8 <__ssvfiscanf_r+0x9c>
 800bb82:	469a      	mov	sl, r3
 800bb84:	6863      	ldr	r3, [r4, #4]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	f340 8091 	ble.w	800bcae <__ssvfiscanf_r+0x1a2>
 800bb8c:	6822      	ldr	r2, [r4, #0]
 800bb8e:	7813      	ldrb	r3, [r2, #0]
 800bb90:	4553      	cmp	r3, sl
 800bb92:	f040 812e 	bne.w	800bdf2 <__ssvfiscanf_r+0x2e6>
 800bb96:	6863      	ldr	r3, [r4, #4]
 800bb98:	3b01      	subs	r3, #1
 800bb9a:	6063      	str	r3, [r4, #4]
 800bb9c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800bb9e:	3201      	adds	r2, #1
 800bba0:	3301      	adds	r3, #1
 800bba2:	6022      	str	r2, [r4, #0]
 800bba4:	9345      	str	r3, [sp, #276]	; 0x114
 800bba6:	e7d8      	b.n	800bb5a <__ssvfiscanf_r+0x4e>
 800bba8:	9141      	str	r1, [sp, #260]	; 0x104
 800bbaa:	9143      	str	r1, [sp, #268]	; 0x10c
 800bbac:	7853      	ldrb	r3, [r2, #1]
 800bbae:	2b2a      	cmp	r3, #42	; 0x2a
 800bbb0:	bf02      	ittt	eq
 800bbb2:	2310      	moveq	r3, #16
 800bbb4:	1c95      	addeq	r5, r2, #2
 800bbb6:	9341      	streq	r3, [sp, #260]	; 0x104
 800bbb8:	220a      	movs	r2, #10
 800bbba:	46aa      	mov	sl, r5
 800bbbc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800bbc0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800bbc4:	2b09      	cmp	r3, #9
 800bbc6:	d91d      	bls.n	800bc04 <__ssvfiscanf_r+0xf8>
 800bbc8:	487e      	ldr	r0, [pc, #504]	; (800bdc4 <__ssvfiscanf_r+0x2b8>)
 800bbca:	2203      	movs	r2, #3
 800bbcc:	f7f4 fb08 	bl	80001e0 <memchr>
 800bbd0:	b140      	cbz	r0, 800bbe4 <__ssvfiscanf_r+0xd8>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	eba0 0009 	sub.w	r0, r0, r9
 800bbd8:	fa03 f000 	lsl.w	r0, r3, r0
 800bbdc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bbde:	4318      	orrs	r0, r3
 800bbe0:	9041      	str	r0, [sp, #260]	; 0x104
 800bbe2:	4655      	mov	r5, sl
 800bbe4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bbe8:	2b78      	cmp	r3, #120	; 0x78
 800bbea:	d806      	bhi.n	800bbfa <__ssvfiscanf_r+0xee>
 800bbec:	2b57      	cmp	r3, #87	; 0x57
 800bbee:	d810      	bhi.n	800bc12 <__ssvfiscanf_r+0x106>
 800bbf0:	2b25      	cmp	r3, #37	; 0x25
 800bbf2:	d0c6      	beq.n	800bb82 <__ssvfiscanf_r+0x76>
 800bbf4:	d856      	bhi.n	800bca4 <__ssvfiscanf_r+0x198>
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d064      	beq.n	800bcc4 <__ssvfiscanf_r+0x1b8>
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	9347      	str	r3, [sp, #284]	; 0x11c
 800bbfe:	230a      	movs	r3, #10
 800bc00:	9342      	str	r3, [sp, #264]	; 0x108
 800bc02:	e071      	b.n	800bce8 <__ssvfiscanf_r+0x1dc>
 800bc04:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bc06:	fb02 1103 	mla	r1, r2, r3, r1
 800bc0a:	3930      	subs	r1, #48	; 0x30
 800bc0c:	9143      	str	r1, [sp, #268]	; 0x10c
 800bc0e:	4655      	mov	r5, sl
 800bc10:	e7d3      	b.n	800bbba <__ssvfiscanf_r+0xae>
 800bc12:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800bc16:	2a20      	cmp	r2, #32
 800bc18:	d8ef      	bhi.n	800bbfa <__ssvfiscanf_r+0xee>
 800bc1a:	a101      	add	r1, pc, #4	; (adr r1, 800bc20 <__ssvfiscanf_r+0x114>)
 800bc1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bc20:	0800bcd3 	.word	0x0800bcd3
 800bc24:	0800bbfb 	.word	0x0800bbfb
 800bc28:	0800bbfb 	.word	0x0800bbfb
 800bc2c:	0800bd31 	.word	0x0800bd31
 800bc30:	0800bbfb 	.word	0x0800bbfb
 800bc34:	0800bbfb 	.word	0x0800bbfb
 800bc38:	0800bbfb 	.word	0x0800bbfb
 800bc3c:	0800bbfb 	.word	0x0800bbfb
 800bc40:	0800bbfb 	.word	0x0800bbfb
 800bc44:	0800bbfb 	.word	0x0800bbfb
 800bc48:	0800bbfb 	.word	0x0800bbfb
 800bc4c:	0800bd47 	.word	0x0800bd47
 800bc50:	0800bd1d 	.word	0x0800bd1d
 800bc54:	0800bcab 	.word	0x0800bcab
 800bc58:	0800bcab 	.word	0x0800bcab
 800bc5c:	0800bcab 	.word	0x0800bcab
 800bc60:	0800bbfb 	.word	0x0800bbfb
 800bc64:	0800bd21 	.word	0x0800bd21
 800bc68:	0800bbfb 	.word	0x0800bbfb
 800bc6c:	0800bbfb 	.word	0x0800bbfb
 800bc70:	0800bbfb 	.word	0x0800bbfb
 800bc74:	0800bbfb 	.word	0x0800bbfb
 800bc78:	0800bd57 	.word	0x0800bd57
 800bc7c:	0800bd29 	.word	0x0800bd29
 800bc80:	0800bccb 	.word	0x0800bccb
 800bc84:	0800bbfb 	.word	0x0800bbfb
 800bc88:	0800bbfb 	.word	0x0800bbfb
 800bc8c:	0800bd53 	.word	0x0800bd53
 800bc90:	0800bbfb 	.word	0x0800bbfb
 800bc94:	0800bd1d 	.word	0x0800bd1d
 800bc98:	0800bbfb 	.word	0x0800bbfb
 800bc9c:	0800bbfb 	.word	0x0800bbfb
 800bca0:	0800bcd3 	.word	0x0800bcd3
 800bca4:	3b45      	subs	r3, #69	; 0x45
 800bca6:	2b02      	cmp	r3, #2
 800bca8:	d8a7      	bhi.n	800bbfa <__ssvfiscanf_r+0xee>
 800bcaa:	2305      	movs	r3, #5
 800bcac:	e01b      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bcae:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bcb0:	4621      	mov	r1, r4
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	4798      	blx	r3
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	f43f af68 	beq.w	800bb8c <__ssvfiscanf_r+0x80>
 800bcbc:	9844      	ldr	r0, [sp, #272]	; 0x110
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	f040 808d 	bne.w	800bdde <__ssvfiscanf_r+0x2d2>
 800bcc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc8:	e08f      	b.n	800bdea <__ssvfiscanf_r+0x2de>
 800bcca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bccc:	f042 0220 	orr.w	r2, r2, #32
 800bcd0:	9241      	str	r2, [sp, #260]	; 0x104
 800bcd2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bcd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bcd8:	9241      	str	r2, [sp, #260]	; 0x104
 800bcda:	2210      	movs	r2, #16
 800bcdc:	2b6f      	cmp	r3, #111	; 0x6f
 800bcde:	9242      	str	r2, [sp, #264]	; 0x108
 800bce0:	bf34      	ite	cc
 800bce2:	2303      	movcc	r3, #3
 800bce4:	2304      	movcs	r3, #4
 800bce6:	9347      	str	r3, [sp, #284]	; 0x11c
 800bce8:	6863      	ldr	r3, [r4, #4]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	dd42      	ble.n	800bd74 <__ssvfiscanf_r+0x268>
 800bcee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bcf0:	0659      	lsls	r1, r3, #25
 800bcf2:	d404      	bmi.n	800bcfe <__ssvfiscanf_r+0x1f2>
 800bcf4:	6823      	ldr	r3, [r4, #0]
 800bcf6:	781a      	ldrb	r2, [r3, #0]
 800bcf8:	5cba      	ldrb	r2, [r7, r2]
 800bcfa:	0712      	lsls	r2, r2, #28
 800bcfc:	d441      	bmi.n	800bd82 <__ssvfiscanf_r+0x276>
 800bcfe:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	dc50      	bgt.n	800bda6 <__ssvfiscanf_r+0x29a>
 800bd04:	466b      	mov	r3, sp
 800bd06:	4622      	mov	r2, r4
 800bd08:	a941      	add	r1, sp, #260	; 0x104
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	f000 f9d0 	bl	800c0b0 <_scanf_chars>
 800bd10:	2801      	cmp	r0, #1
 800bd12:	d06e      	beq.n	800bdf2 <__ssvfiscanf_r+0x2e6>
 800bd14:	2802      	cmp	r0, #2
 800bd16:	f47f af20 	bne.w	800bb5a <__ssvfiscanf_r+0x4e>
 800bd1a:	e7cf      	b.n	800bcbc <__ssvfiscanf_r+0x1b0>
 800bd1c:	220a      	movs	r2, #10
 800bd1e:	e7dd      	b.n	800bcdc <__ssvfiscanf_r+0x1d0>
 800bd20:	2300      	movs	r3, #0
 800bd22:	9342      	str	r3, [sp, #264]	; 0x108
 800bd24:	2303      	movs	r3, #3
 800bd26:	e7de      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bd28:	2308      	movs	r3, #8
 800bd2a:	9342      	str	r3, [sp, #264]	; 0x108
 800bd2c:	2304      	movs	r3, #4
 800bd2e:	e7da      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bd30:	4629      	mov	r1, r5
 800bd32:	4640      	mov	r0, r8
 800bd34:	f000 fb28 	bl	800c388 <__sccl>
 800bd38:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bd3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd3e:	9341      	str	r3, [sp, #260]	; 0x104
 800bd40:	4605      	mov	r5, r0
 800bd42:	2301      	movs	r3, #1
 800bd44:	e7cf      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bd46:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bd48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd4c:	9341      	str	r3, [sp, #260]	; 0x104
 800bd4e:	2300      	movs	r3, #0
 800bd50:	e7c9      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bd52:	2302      	movs	r3, #2
 800bd54:	e7c7      	b.n	800bce6 <__ssvfiscanf_r+0x1da>
 800bd56:	9841      	ldr	r0, [sp, #260]	; 0x104
 800bd58:	06c3      	lsls	r3, r0, #27
 800bd5a:	f53f aefe 	bmi.w	800bb5a <__ssvfiscanf_r+0x4e>
 800bd5e:	9b00      	ldr	r3, [sp, #0]
 800bd60:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bd62:	1d19      	adds	r1, r3, #4
 800bd64:	9100      	str	r1, [sp, #0]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f010 0f01 	tst.w	r0, #1
 800bd6c:	bf14      	ite	ne
 800bd6e:	801a      	strhne	r2, [r3, #0]
 800bd70:	601a      	streq	r2, [r3, #0]
 800bd72:	e6f2      	b.n	800bb5a <__ssvfiscanf_r+0x4e>
 800bd74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bd76:	4621      	mov	r1, r4
 800bd78:	4630      	mov	r0, r6
 800bd7a:	4798      	blx	r3
 800bd7c:	2800      	cmp	r0, #0
 800bd7e:	d0b6      	beq.n	800bcee <__ssvfiscanf_r+0x1e2>
 800bd80:	e79c      	b.n	800bcbc <__ssvfiscanf_r+0x1b0>
 800bd82:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bd84:	3201      	adds	r2, #1
 800bd86:	9245      	str	r2, [sp, #276]	; 0x114
 800bd88:	6862      	ldr	r2, [r4, #4]
 800bd8a:	3a01      	subs	r2, #1
 800bd8c:	2a00      	cmp	r2, #0
 800bd8e:	6062      	str	r2, [r4, #4]
 800bd90:	dd02      	ble.n	800bd98 <__ssvfiscanf_r+0x28c>
 800bd92:	3301      	adds	r3, #1
 800bd94:	6023      	str	r3, [r4, #0]
 800bd96:	e7ad      	b.n	800bcf4 <__ssvfiscanf_r+0x1e8>
 800bd98:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	4798      	blx	r3
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d0a7      	beq.n	800bcf4 <__ssvfiscanf_r+0x1e8>
 800bda4:	e78a      	b.n	800bcbc <__ssvfiscanf_r+0x1b0>
 800bda6:	2b04      	cmp	r3, #4
 800bda8:	dc0e      	bgt.n	800bdc8 <__ssvfiscanf_r+0x2bc>
 800bdaa:	466b      	mov	r3, sp
 800bdac:	4622      	mov	r2, r4
 800bdae:	a941      	add	r1, sp, #260	; 0x104
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	f000 f9d7 	bl	800c164 <_scanf_i>
 800bdb6:	e7ab      	b.n	800bd10 <__ssvfiscanf_r+0x204>
 800bdb8:	0800ba59 	.word	0x0800ba59
 800bdbc:	0800bad3 	.word	0x0800bad3
 800bdc0:	0800c941 	.word	0x0800c941
 800bdc4:	0800cd12 	.word	0x0800cd12
 800bdc8:	4b0b      	ldr	r3, [pc, #44]	; (800bdf8 <__ssvfiscanf_r+0x2ec>)
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	f43f aec5 	beq.w	800bb5a <__ssvfiscanf_r+0x4e>
 800bdd0:	466b      	mov	r3, sp
 800bdd2:	4622      	mov	r2, r4
 800bdd4:	a941      	add	r1, sp, #260	; 0x104
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	f7fc f96e 	bl	80080b8 <_scanf_float>
 800bddc:	e798      	b.n	800bd10 <__ssvfiscanf_r+0x204>
 800bdde:	89a3      	ldrh	r3, [r4, #12]
 800bde0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800bde4:	bf18      	it	ne
 800bde6:	f04f 30ff 	movne.w	r0, #4294967295
 800bdea:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800bdee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdf2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800bdf4:	e7f9      	b.n	800bdea <__ssvfiscanf_r+0x2de>
 800bdf6:	bf00      	nop
 800bdf8:	080080b9 	.word	0x080080b9

0800bdfc <__sfputc_r>:
 800bdfc:	6893      	ldr	r3, [r2, #8]
 800bdfe:	3b01      	subs	r3, #1
 800be00:	2b00      	cmp	r3, #0
 800be02:	b410      	push	{r4}
 800be04:	6093      	str	r3, [r2, #8]
 800be06:	da08      	bge.n	800be1a <__sfputc_r+0x1e>
 800be08:	6994      	ldr	r4, [r2, #24]
 800be0a:	42a3      	cmp	r3, r4
 800be0c:	db01      	blt.n	800be12 <__sfputc_r+0x16>
 800be0e:	290a      	cmp	r1, #10
 800be10:	d103      	bne.n	800be1a <__sfputc_r+0x1e>
 800be12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be16:	f7fd bacb 	b.w	80093b0 <__swbuf_r>
 800be1a:	6813      	ldr	r3, [r2, #0]
 800be1c:	1c58      	adds	r0, r3, #1
 800be1e:	6010      	str	r0, [r2, #0]
 800be20:	7019      	strb	r1, [r3, #0]
 800be22:	4608      	mov	r0, r1
 800be24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be28:	4770      	bx	lr

0800be2a <__sfputs_r>:
 800be2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2c:	4606      	mov	r6, r0
 800be2e:	460f      	mov	r7, r1
 800be30:	4614      	mov	r4, r2
 800be32:	18d5      	adds	r5, r2, r3
 800be34:	42ac      	cmp	r4, r5
 800be36:	d101      	bne.n	800be3c <__sfputs_r+0x12>
 800be38:	2000      	movs	r0, #0
 800be3a:	e007      	b.n	800be4c <__sfputs_r+0x22>
 800be3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be40:	463a      	mov	r2, r7
 800be42:	4630      	mov	r0, r6
 800be44:	f7ff ffda 	bl	800bdfc <__sfputc_r>
 800be48:	1c43      	adds	r3, r0, #1
 800be4a:	d1f3      	bne.n	800be34 <__sfputs_r+0xa>
 800be4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be50 <_vfiprintf_r>:
 800be50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be54:	460d      	mov	r5, r1
 800be56:	b09d      	sub	sp, #116	; 0x74
 800be58:	4614      	mov	r4, r2
 800be5a:	4698      	mov	r8, r3
 800be5c:	4606      	mov	r6, r0
 800be5e:	b118      	cbz	r0, 800be68 <_vfiprintf_r+0x18>
 800be60:	6983      	ldr	r3, [r0, #24]
 800be62:	b90b      	cbnz	r3, 800be68 <_vfiprintf_r+0x18>
 800be64:	f7fe fb1c 	bl	800a4a0 <__sinit>
 800be68:	4b89      	ldr	r3, [pc, #548]	; (800c090 <_vfiprintf_r+0x240>)
 800be6a:	429d      	cmp	r5, r3
 800be6c:	d11b      	bne.n	800bea6 <_vfiprintf_r+0x56>
 800be6e:	6875      	ldr	r5, [r6, #4]
 800be70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be72:	07d9      	lsls	r1, r3, #31
 800be74:	d405      	bmi.n	800be82 <_vfiprintf_r+0x32>
 800be76:	89ab      	ldrh	r3, [r5, #12]
 800be78:	059a      	lsls	r2, r3, #22
 800be7a:	d402      	bmi.n	800be82 <_vfiprintf_r+0x32>
 800be7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be7e:	f7fe ff20 	bl	800acc2 <__retarget_lock_acquire_recursive>
 800be82:	89ab      	ldrh	r3, [r5, #12]
 800be84:	071b      	lsls	r3, r3, #28
 800be86:	d501      	bpl.n	800be8c <_vfiprintf_r+0x3c>
 800be88:	692b      	ldr	r3, [r5, #16]
 800be8a:	b9eb      	cbnz	r3, 800bec8 <_vfiprintf_r+0x78>
 800be8c:	4629      	mov	r1, r5
 800be8e:	4630      	mov	r0, r6
 800be90:	f7fd faf2 	bl	8009478 <__swsetup_r>
 800be94:	b1c0      	cbz	r0, 800bec8 <_vfiprintf_r+0x78>
 800be96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be98:	07dc      	lsls	r4, r3, #31
 800be9a:	d50e      	bpl.n	800beba <_vfiprintf_r+0x6a>
 800be9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bea0:	b01d      	add	sp, #116	; 0x74
 800bea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea6:	4b7b      	ldr	r3, [pc, #492]	; (800c094 <_vfiprintf_r+0x244>)
 800bea8:	429d      	cmp	r5, r3
 800beaa:	d101      	bne.n	800beb0 <_vfiprintf_r+0x60>
 800beac:	68b5      	ldr	r5, [r6, #8]
 800beae:	e7df      	b.n	800be70 <_vfiprintf_r+0x20>
 800beb0:	4b79      	ldr	r3, [pc, #484]	; (800c098 <_vfiprintf_r+0x248>)
 800beb2:	429d      	cmp	r5, r3
 800beb4:	bf08      	it	eq
 800beb6:	68f5      	ldreq	r5, [r6, #12]
 800beb8:	e7da      	b.n	800be70 <_vfiprintf_r+0x20>
 800beba:	89ab      	ldrh	r3, [r5, #12]
 800bebc:	0598      	lsls	r0, r3, #22
 800bebe:	d4ed      	bmi.n	800be9c <_vfiprintf_r+0x4c>
 800bec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bec2:	f7fe feff 	bl	800acc4 <__retarget_lock_release_recursive>
 800bec6:	e7e9      	b.n	800be9c <_vfiprintf_r+0x4c>
 800bec8:	2300      	movs	r3, #0
 800beca:	9309      	str	r3, [sp, #36]	; 0x24
 800becc:	2320      	movs	r3, #32
 800bece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bed2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bed6:	2330      	movs	r3, #48	; 0x30
 800bed8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c09c <_vfiprintf_r+0x24c>
 800bedc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bee0:	f04f 0901 	mov.w	r9, #1
 800bee4:	4623      	mov	r3, r4
 800bee6:	469a      	mov	sl, r3
 800bee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beec:	b10a      	cbz	r2, 800bef2 <_vfiprintf_r+0xa2>
 800beee:	2a25      	cmp	r2, #37	; 0x25
 800bef0:	d1f9      	bne.n	800bee6 <_vfiprintf_r+0x96>
 800bef2:	ebba 0b04 	subs.w	fp, sl, r4
 800bef6:	d00b      	beq.n	800bf10 <_vfiprintf_r+0xc0>
 800bef8:	465b      	mov	r3, fp
 800befa:	4622      	mov	r2, r4
 800befc:	4629      	mov	r1, r5
 800befe:	4630      	mov	r0, r6
 800bf00:	f7ff ff93 	bl	800be2a <__sfputs_r>
 800bf04:	3001      	adds	r0, #1
 800bf06:	f000 80aa 	beq.w	800c05e <_vfiprintf_r+0x20e>
 800bf0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf0c:	445a      	add	r2, fp
 800bf0e:	9209      	str	r2, [sp, #36]	; 0x24
 800bf10:	f89a 3000 	ldrb.w	r3, [sl]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	f000 80a2 	beq.w	800c05e <_vfiprintf_r+0x20e>
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf24:	f10a 0a01 	add.w	sl, sl, #1
 800bf28:	9304      	str	r3, [sp, #16]
 800bf2a:	9307      	str	r3, [sp, #28]
 800bf2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf30:	931a      	str	r3, [sp, #104]	; 0x68
 800bf32:	4654      	mov	r4, sl
 800bf34:	2205      	movs	r2, #5
 800bf36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf3a:	4858      	ldr	r0, [pc, #352]	; (800c09c <_vfiprintf_r+0x24c>)
 800bf3c:	f7f4 f950 	bl	80001e0 <memchr>
 800bf40:	9a04      	ldr	r2, [sp, #16]
 800bf42:	b9d8      	cbnz	r0, 800bf7c <_vfiprintf_r+0x12c>
 800bf44:	06d1      	lsls	r1, r2, #27
 800bf46:	bf44      	itt	mi
 800bf48:	2320      	movmi	r3, #32
 800bf4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf4e:	0713      	lsls	r3, r2, #28
 800bf50:	bf44      	itt	mi
 800bf52:	232b      	movmi	r3, #43	; 0x2b
 800bf54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf58:	f89a 3000 	ldrb.w	r3, [sl]
 800bf5c:	2b2a      	cmp	r3, #42	; 0x2a
 800bf5e:	d015      	beq.n	800bf8c <_vfiprintf_r+0x13c>
 800bf60:	9a07      	ldr	r2, [sp, #28]
 800bf62:	4654      	mov	r4, sl
 800bf64:	2000      	movs	r0, #0
 800bf66:	f04f 0c0a 	mov.w	ip, #10
 800bf6a:	4621      	mov	r1, r4
 800bf6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf70:	3b30      	subs	r3, #48	; 0x30
 800bf72:	2b09      	cmp	r3, #9
 800bf74:	d94e      	bls.n	800c014 <_vfiprintf_r+0x1c4>
 800bf76:	b1b0      	cbz	r0, 800bfa6 <_vfiprintf_r+0x156>
 800bf78:	9207      	str	r2, [sp, #28]
 800bf7a:	e014      	b.n	800bfa6 <_vfiprintf_r+0x156>
 800bf7c:	eba0 0308 	sub.w	r3, r0, r8
 800bf80:	fa09 f303 	lsl.w	r3, r9, r3
 800bf84:	4313      	orrs	r3, r2
 800bf86:	9304      	str	r3, [sp, #16]
 800bf88:	46a2      	mov	sl, r4
 800bf8a:	e7d2      	b.n	800bf32 <_vfiprintf_r+0xe2>
 800bf8c:	9b03      	ldr	r3, [sp, #12]
 800bf8e:	1d19      	adds	r1, r3, #4
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	9103      	str	r1, [sp, #12]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	bfbb      	ittet	lt
 800bf98:	425b      	neglt	r3, r3
 800bf9a:	f042 0202 	orrlt.w	r2, r2, #2
 800bf9e:	9307      	strge	r3, [sp, #28]
 800bfa0:	9307      	strlt	r3, [sp, #28]
 800bfa2:	bfb8      	it	lt
 800bfa4:	9204      	strlt	r2, [sp, #16]
 800bfa6:	7823      	ldrb	r3, [r4, #0]
 800bfa8:	2b2e      	cmp	r3, #46	; 0x2e
 800bfaa:	d10c      	bne.n	800bfc6 <_vfiprintf_r+0x176>
 800bfac:	7863      	ldrb	r3, [r4, #1]
 800bfae:	2b2a      	cmp	r3, #42	; 0x2a
 800bfb0:	d135      	bne.n	800c01e <_vfiprintf_r+0x1ce>
 800bfb2:	9b03      	ldr	r3, [sp, #12]
 800bfb4:	1d1a      	adds	r2, r3, #4
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	9203      	str	r2, [sp, #12]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	bfb8      	it	lt
 800bfbe:	f04f 33ff 	movlt.w	r3, #4294967295
 800bfc2:	3402      	adds	r4, #2
 800bfc4:	9305      	str	r3, [sp, #20]
 800bfc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c0ac <_vfiprintf_r+0x25c>
 800bfca:	7821      	ldrb	r1, [r4, #0]
 800bfcc:	2203      	movs	r2, #3
 800bfce:	4650      	mov	r0, sl
 800bfd0:	f7f4 f906 	bl	80001e0 <memchr>
 800bfd4:	b140      	cbz	r0, 800bfe8 <_vfiprintf_r+0x198>
 800bfd6:	2340      	movs	r3, #64	; 0x40
 800bfd8:	eba0 000a 	sub.w	r0, r0, sl
 800bfdc:	fa03 f000 	lsl.w	r0, r3, r0
 800bfe0:	9b04      	ldr	r3, [sp, #16]
 800bfe2:	4303      	orrs	r3, r0
 800bfe4:	3401      	adds	r4, #1
 800bfe6:	9304      	str	r3, [sp, #16]
 800bfe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfec:	482c      	ldr	r0, [pc, #176]	; (800c0a0 <_vfiprintf_r+0x250>)
 800bfee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bff2:	2206      	movs	r2, #6
 800bff4:	f7f4 f8f4 	bl	80001e0 <memchr>
 800bff8:	2800      	cmp	r0, #0
 800bffa:	d03f      	beq.n	800c07c <_vfiprintf_r+0x22c>
 800bffc:	4b29      	ldr	r3, [pc, #164]	; (800c0a4 <_vfiprintf_r+0x254>)
 800bffe:	bb1b      	cbnz	r3, 800c048 <_vfiprintf_r+0x1f8>
 800c000:	9b03      	ldr	r3, [sp, #12]
 800c002:	3307      	adds	r3, #7
 800c004:	f023 0307 	bic.w	r3, r3, #7
 800c008:	3308      	adds	r3, #8
 800c00a:	9303      	str	r3, [sp, #12]
 800c00c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c00e:	443b      	add	r3, r7
 800c010:	9309      	str	r3, [sp, #36]	; 0x24
 800c012:	e767      	b.n	800bee4 <_vfiprintf_r+0x94>
 800c014:	fb0c 3202 	mla	r2, ip, r2, r3
 800c018:	460c      	mov	r4, r1
 800c01a:	2001      	movs	r0, #1
 800c01c:	e7a5      	b.n	800bf6a <_vfiprintf_r+0x11a>
 800c01e:	2300      	movs	r3, #0
 800c020:	3401      	adds	r4, #1
 800c022:	9305      	str	r3, [sp, #20]
 800c024:	4619      	mov	r1, r3
 800c026:	f04f 0c0a 	mov.w	ip, #10
 800c02a:	4620      	mov	r0, r4
 800c02c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c030:	3a30      	subs	r2, #48	; 0x30
 800c032:	2a09      	cmp	r2, #9
 800c034:	d903      	bls.n	800c03e <_vfiprintf_r+0x1ee>
 800c036:	2b00      	cmp	r3, #0
 800c038:	d0c5      	beq.n	800bfc6 <_vfiprintf_r+0x176>
 800c03a:	9105      	str	r1, [sp, #20]
 800c03c:	e7c3      	b.n	800bfc6 <_vfiprintf_r+0x176>
 800c03e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c042:	4604      	mov	r4, r0
 800c044:	2301      	movs	r3, #1
 800c046:	e7f0      	b.n	800c02a <_vfiprintf_r+0x1da>
 800c048:	ab03      	add	r3, sp, #12
 800c04a:	9300      	str	r3, [sp, #0]
 800c04c:	462a      	mov	r2, r5
 800c04e:	4b16      	ldr	r3, [pc, #88]	; (800c0a8 <_vfiprintf_r+0x258>)
 800c050:	a904      	add	r1, sp, #16
 800c052:	4630      	mov	r0, r6
 800c054:	f7fb fc66 	bl	8007924 <_printf_float>
 800c058:	4607      	mov	r7, r0
 800c05a:	1c78      	adds	r0, r7, #1
 800c05c:	d1d6      	bne.n	800c00c <_vfiprintf_r+0x1bc>
 800c05e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c060:	07d9      	lsls	r1, r3, #31
 800c062:	d405      	bmi.n	800c070 <_vfiprintf_r+0x220>
 800c064:	89ab      	ldrh	r3, [r5, #12]
 800c066:	059a      	lsls	r2, r3, #22
 800c068:	d402      	bmi.n	800c070 <_vfiprintf_r+0x220>
 800c06a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c06c:	f7fe fe2a 	bl	800acc4 <__retarget_lock_release_recursive>
 800c070:	89ab      	ldrh	r3, [r5, #12]
 800c072:	065b      	lsls	r3, r3, #25
 800c074:	f53f af12 	bmi.w	800be9c <_vfiprintf_r+0x4c>
 800c078:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c07a:	e711      	b.n	800bea0 <_vfiprintf_r+0x50>
 800c07c:	ab03      	add	r3, sp, #12
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	462a      	mov	r2, r5
 800c082:	4b09      	ldr	r3, [pc, #36]	; (800c0a8 <_vfiprintf_r+0x258>)
 800c084:	a904      	add	r1, sp, #16
 800c086:	4630      	mov	r0, r6
 800c088:	f7fb fef0 	bl	8007e6c <_printf_i>
 800c08c:	e7e4      	b.n	800c058 <_vfiprintf_r+0x208>
 800c08e:	bf00      	nop
 800c090:	0800caf4 	.word	0x0800caf4
 800c094:	0800cb14 	.word	0x0800cb14
 800c098:	0800cad4 	.word	0x0800cad4
 800c09c:	0800cd0c 	.word	0x0800cd0c
 800c0a0:	0800cd16 	.word	0x0800cd16
 800c0a4:	08007925 	.word	0x08007925
 800c0a8:	0800be2b 	.word	0x0800be2b
 800c0ac:	0800cd12 	.word	0x0800cd12

0800c0b0 <_scanf_chars>:
 800c0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0b4:	4615      	mov	r5, r2
 800c0b6:	688a      	ldr	r2, [r1, #8]
 800c0b8:	4680      	mov	r8, r0
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	b932      	cbnz	r2, 800c0cc <_scanf_chars+0x1c>
 800c0be:	698a      	ldr	r2, [r1, #24]
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	bf0c      	ite	eq
 800c0c4:	2201      	moveq	r2, #1
 800c0c6:	f04f 32ff 	movne.w	r2, #4294967295
 800c0ca:	608a      	str	r2, [r1, #8]
 800c0cc:	6822      	ldr	r2, [r4, #0]
 800c0ce:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c160 <_scanf_chars+0xb0>
 800c0d2:	06d1      	lsls	r1, r2, #27
 800c0d4:	bf5f      	itttt	pl
 800c0d6:	681a      	ldrpl	r2, [r3, #0]
 800c0d8:	1d11      	addpl	r1, r2, #4
 800c0da:	6019      	strpl	r1, [r3, #0]
 800c0dc:	6816      	ldrpl	r6, [r2, #0]
 800c0de:	2700      	movs	r7, #0
 800c0e0:	69a0      	ldr	r0, [r4, #24]
 800c0e2:	b188      	cbz	r0, 800c108 <_scanf_chars+0x58>
 800c0e4:	2801      	cmp	r0, #1
 800c0e6:	d107      	bne.n	800c0f8 <_scanf_chars+0x48>
 800c0e8:	682a      	ldr	r2, [r5, #0]
 800c0ea:	7811      	ldrb	r1, [r2, #0]
 800c0ec:	6962      	ldr	r2, [r4, #20]
 800c0ee:	5c52      	ldrb	r2, [r2, r1]
 800c0f0:	b952      	cbnz	r2, 800c108 <_scanf_chars+0x58>
 800c0f2:	2f00      	cmp	r7, #0
 800c0f4:	d031      	beq.n	800c15a <_scanf_chars+0xaa>
 800c0f6:	e022      	b.n	800c13e <_scanf_chars+0x8e>
 800c0f8:	2802      	cmp	r0, #2
 800c0fa:	d120      	bne.n	800c13e <_scanf_chars+0x8e>
 800c0fc:	682b      	ldr	r3, [r5, #0]
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c104:	071b      	lsls	r3, r3, #28
 800c106:	d41a      	bmi.n	800c13e <_scanf_chars+0x8e>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	06da      	lsls	r2, r3, #27
 800c10c:	bf5e      	ittt	pl
 800c10e:	682b      	ldrpl	r3, [r5, #0]
 800c110:	781b      	ldrbpl	r3, [r3, #0]
 800c112:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c116:	682a      	ldr	r2, [r5, #0]
 800c118:	686b      	ldr	r3, [r5, #4]
 800c11a:	3201      	adds	r2, #1
 800c11c:	602a      	str	r2, [r5, #0]
 800c11e:	68a2      	ldr	r2, [r4, #8]
 800c120:	3b01      	subs	r3, #1
 800c122:	3a01      	subs	r2, #1
 800c124:	606b      	str	r3, [r5, #4]
 800c126:	3701      	adds	r7, #1
 800c128:	60a2      	str	r2, [r4, #8]
 800c12a:	b142      	cbz	r2, 800c13e <_scanf_chars+0x8e>
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	dcd7      	bgt.n	800c0e0 <_scanf_chars+0x30>
 800c130:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c134:	4629      	mov	r1, r5
 800c136:	4640      	mov	r0, r8
 800c138:	4798      	blx	r3
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d0d0      	beq.n	800c0e0 <_scanf_chars+0x30>
 800c13e:	6823      	ldr	r3, [r4, #0]
 800c140:	f013 0310 	ands.w	r3, r3, #16
 800c144:	d105      	bne.n	800c152 <_scanf_chars+0xa2>
 800c146:	68e2      	ldr	r2, [r4, #12]
 800c148:	3201      	adds	r2, #1
 800c14a:	60e2      	str	r2, [r4, #12]
 800c14c:	69a2      	ldr	r2, [r4, #24]
 800c14e:	b102      	cbz	r2, 800c152 <_scanf_chars+0xa2>
 800c150:	7033      	strb	r3, [r6, #0]
 800c152:	6923      	ldr	r3, [r4, #16]
 800c154:	443b      	add	r3, r7
 800c156:	6123      	str	r3, [r4, #16]
 800c158:	2000      	movs	r0, #0
 800c15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15e:	bf00      	nop
 800c160:	0800c941 	.word	0x0800c941

0800c164 <_scanf_i>:
 800c164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c168:	4698      	mov	r8, r3
 800c16a:	4b76      	ldr	r3, [pc, #472]	; (800c344 <_scanf_i+0x1e0>)
 800c16c:	460c      	mov	r4, r1
 800c16e:	4682      	mov	sl, r0
 800c170:	4616      	mov	r6, r2
 800c172:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c176:	b087      	sub	sp, #28
 800c178:	ab03      	add	r3, sp, #12
 800c17a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c17e:	4b72      	ldr	r3, [pc, #456]	; (800c348 <_scanf_i+0x1e4>)
 800c180:	69a1      	ldr	r1, [r4, #24]
 800c182:	4a72      	ldr	r2, [pc, #456]	; (800c34c <_scanf_i+0x1e8>)
 800c184:	2903      	cmp	r1, #3
 800c186:	bf18      	it	ne
 800c188:	461a      	movne	r2, r3
 800c18a:	68a3      	ldr	r3, [r4, #8]
 800c18c:	9201      	str	r2, [sp, #4]
 800c18e:	1e5a      	subs	r2, r3, #1
 800c190:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c194:	bf88      	it	hi
 800c196:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c19a:	4627      	mov	r7, r4
 800c19c:	bf82      	ittt	hi
 800c19e:	eb03 0905 	addhi.w	r9, r3, r5
 800c1a2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c1a6:	60a3      	strhi	r3, [r4, #8]
 800c1a8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c1ac:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c1b0:	bf98      	it	ls
 800c1b2:	f04f 0900 	movls.w	r9, #0
 800c1b6:	6023      	str	r3, [r4, #0]
 800c1b8:	463d      	mov	r5, r7
 800c1ba:	f04f 0b00 	mov.w	fp, #0
 800c1be:	6831      	ldr	r1, [r6, #0]
 800c1c0:	ab03      	add	r3, sp, #12
 800c1c2:	7809      	ldrb	r1, [r1, #0]
 800c1c4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c1c8:	2202      	movs	r2, #2
 800c1ca:	f7f4 f809 	bl	80001e0 <memchr>
 800c1ce:	b328      	cbz	r0, 800c21c <_scanf_i+0xb8>
 800c1d0:	f1bb 0f01 	cmp.w	fp, #1
 800c1d4:	d159      	bne.n	800c28a <_scanf_i+0x126>
 800c1d6:	6862      	ldr	r2, [r4, #4]
 800c1d8:	b92a      	cbnz	r2, 800c1e6 <_scanf_i+0x82>
 800c1da:	6822      	ldr	r2, [r4, #0]
 800c1dc:	2308      	movs	r3, #8
 800c1de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c1e2:	6063      	str	r3, [r4, #4]
 800c1e4:	6022      	str	r2, [r4, #0]
 800c1e6:	6822      	ldr	r2, [r4, #0]
 800c1e8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c1ec:	6022      	str	r2, [r4, #0]
 800c1ee:	68a2      	ldr	r2, [r4, #8]
 800c1f0:	1e51      	subs	r1, r2, #1
 800c1f2:	60a1      	str	r1, [r4, #8]
 800c1f4:	b192      	cbz	r2, 800c21c <_scanf_i+0xb8>
 800c1f6:	6832      	ldr	r2, [r6, #0]
 800c1f8:	1c51      	adds	r1, r2, #1
 800c1fa:	6031      	str	r1, [r6, #0]
 800c1fc:	7812      	ldrb	r2, [r2, #0]
 800c1fe:	f805 2b01 	strb.w	r2, [r5], #1
 800c202:	6872      	ldr	r2, [r6, #4]
 800c204:	3a01      	subs	r2, #1
 800c206:	2a00      	cmp	r2, #0
 800c208:	6072      	str	r2, [r6, #4]
 800c20a:	dc07      	bgt.n	800c21c <_scanf_i+0xb8>
 800c20c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c210:	4631      	mov	r1, r6
 800c212:	4650      	mov	r0, sl
 800c214:	4790      	blx	r2
 800c216:	2800      	cmp	r0, #0
 800c218:	f040 8085 	bne.w	800c326 <_scanf_i+0x1c2>
 800c21c:	f10b 0b01 	add.w	fp, fp, #1
 800c220:	f1bb 0f03 	cmp.w	fp, #3
 800c224:	d1cb      	bne.n	800c1be <_scanf_i+0x5a>
 800c226:	6863      	ldr	r3, [r4, #4]
 800c228:	b90b      	cbnz	r3, 800c22e <_scanf_i+0xca>
 800c22a:	230a      	movs	r3, #10
 800c22c:	6063      	str	r3, [r4, #4]
 800c22e:	6863      	ldr	r3, [r4, #4]
 800c230:	4947      	ldr	r1, [pc, #284]	; (800c350 <_scanf_i+0x1ec>)
 800c232:	6960      	ldr	r0, [r4, #20]
 800c234:	1ac9      	subs	r1, r1, r3
 800c236:	f000 f8a7 	bl	800c388 <__sccl>
 800c23a:	f04f 0b00 	mov.w	fp, #0
 800c23e:	68a3      	ldr	r3, [r4, #8]
 800c240:	6822      	ldr	r2, [r4, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d03d      	beq.n	800c2c2 <_scanf_i+0x15e>
 800c246:	6831      	ldr	r1, [r6, #0]
 800c248:	6960      	ldr	r0, [r4, #20]
 800c24a:	f891 c000 	ldrb.w	ip, [r1]
 800c24e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c252:	2800      	cmp	r0, #0
 800c254:	d035      	beq.n	800c2c2 <_scanf_i+0x15e>
 800c256:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c25a:	d124      	bne.n	800c2a6 <_scanf_i+0x142>
 800c25c:	0510      	lsls	r0, r2, #20
 800c25e:	d522      	bpl.n	800c2a6 <_scanf_i+0x142>
 800c260:	f10b 0b01 	add.w	fp, fp, #1
 800c264:	f1b9 0f00 	cmp.w	r9, #0
 800c268:	d003      	beq.n	800c272 <_scanf_i+0x10e>
 800c26a:	3301      	adds	r3, #1
 800c26c:	f109 39ff 	add.w	r9, r9, #4294967295
 800c270:	60a3      	str	r3, [r4, #8]
 800c272:	6873      	ldr	r3, [r6, #4]
 800c274:	3b01      	subs	r3, #1
 800c276:	2b00      	cmp	r3, #0
 800c278:	6073      	str	r3, [r6, #4]
 800c27a:	dd1b      	ble.n	800c2b4 <_scanf_i+0x150>
 800c27c:	6833      	ldr	r3, [r6, #0]
 800c27e:	3301      	adds	r3, #1
 800c280:	6033      	str	r3, [r6, #0]
 800c282:	68a3      	ldr	r3, [r4, #8]
 800c284:	3b01      	subs	r3, #1
 800c286:	60a3      	str	r3, [r4, #8]
 800c288:	e7d9      	b.n	800c23e <_scanf_i+0xda>
 800c28a:	f1bb 0f02 	cmp.w	fp, #2
 800c28e:	d1ae      	bne.n	800c1ee <_scanf_i+0x8a>
 800c290:	6822      	ldr	r2, [r4, #0]
 800c292:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c296:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c29a:	d1bf      	bne.n	800c21c <_scanf_i+0xb8>
 800c29c:	2310      	movs	r3, #16
 800c29e:	6063      	str	r3, [r4, #4]
 800c2a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c2a4:	e7a2      	b.n	800c1ec <_scanf_i+0x88>
 800c2a6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c2aa:	6022      	str	r2, [r4, #0]
 800c2ac:	780b      	ldrb	r3, [r1, #0]
 800c2ae:	f805 3b01 	strb.w	r3, [r5], #1
 800c2b2:	e7de      	b.n	800c272 <_scanf_i+0x10e>
 800c2b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c2b8:	4631      	mov	r1, r6
 800c2ba:	4650      	mov	r0, sl
 800c2bc:	4798      	blx	r3
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	d0df      	beq.n	800c282 <_scanf_i+0x11e>
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	05db      	lsls	r3, r3, #23
 800c2c6:	d50d      	bpl.n	800c2e4 <_scanf_i+0x180>
 800c2c8:	42bd      	cmp	r5, r7
 800c2ca:	d909      	bls.n	800c2e0 <_scanf_i+0x17c>
 800c2cc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c2d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c2d4:	4632      	mov	r2, r6
 800c2d6:	4650      	mov	r0, sl
 800c2d8:	4798      	blx	r3
 800c2da:	f105 39ff 	add.w	r9, r5, #4294967295
 800c2de:	464d      	mov	r5, r9
 800c2e0:	42bd      	cmp	r5, r7
 800c2e2:	d02d      	beq.n	800c340 <_scanf_i+0x1dc>
 800c2e4:	6822      	ldr	r2, [r4, #0]
 800c2e6:	f012 0210 	ands.w	r2, r2, #16
 800c2ea:	d113      	bne.n	800c314 <_scanf_i+0x1b0>
 800c2ec:	702a      	strb	r2, [r5, #0]
 800c2ee:	6863      	ldr	r3, [r4, #4]
 800c2f0:	9e01      	ldr	r6, [sp, #4]
 800c2f2:	4639      	mov	r1, r7
 800c2f4:	4650      	mov	r0, sl
 800c2f6:	47b0      	blx	r6
 800c2f8:	6821      	ldr	r1, [r4, #0]
 800c2fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c2fe:	f011 0f20 	tst.w	r1, #32
 800c302:	d013      	beq.n	800c32c <_scanf_i+0x1c8>
 800c304:	1d1a      	adds	r2, r3, #4
 800c306:	f8c8 2000 	str.w	r2, [r8]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	6018      	str	r0, [r3, #0]
 800c30e:	68e3      	ldr	r3, [r4, #12]
 800c310:	3301      	adds	r3, #1
 800c312:	60e3      	str	r3, [r4, #12]
 800c314:	1bed      	subs	r5, r5, r7
 800c316:	44ab      	add	fp, r5
 800c318:	6925      	ldr	r5, [r4, #16]
 800c31a:	445d      	add	r5, fp
 800c31c:	6125      	str	r5, [r4, #16]
 800c31e:	2000      	movs	r0, #0
 800c320:	b007      	add	sp, #28
 800c322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c326:	f04f 0b00 	mov.w	fp, #0
 800c32a:	e7ca      	b.n	800c2c2 <_scanf_i+0x15e>
 800c32c:	1d1a      	adds	r2, r3, #4
 800c32e:	f8c8 2000 	str.w	r2, [r8]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f011 0f01 	tst.w	r1, #1
 800c338:	bf14      	ite	ne
 800c33a:	8018      	strhne	r0, [r3, #0]
 800c33c:	6018      	streq	r0, [r3, #0]
 800c33e:	e7e6      	b.n	800c30e <_scanf_i+0x1aa>
 800c340:	2001      	movs	r0, #1
 800c342:	e7ed      	b.n	800c320 <_scanf_i+0x1bc>
 800c344:	0800c860 	.word	0x0800c860
 800c348:	0800c505 	.word	0x0800c505
 800c34c:	080093ad 	.word	0x080093ad
 800c350:	0800cd36 	.word	0x0800cd36

0800c354 <_read_r>:
 800c354:	b538      	push	{r3, r4, r5, lr}
 800c356:	4d07      	ldr	r5, [pc, #28]	; (800c374 <_read_r+0x20>)
 800c358:	4604      	mov	r4, r0
 800c35a:	4608      	mov	r0, r1
 800c35c:	4611      	mov	r1, r2
 800c35e:	2200      	movs	r2, #0
 800c360:	602a      	str	r2, [r5, #0]
 800c362:	461a      	mov	r2, r3
 800c364:	f7f5 f998 	bl	8001698 <_read>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_read_r+0x1e>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_read_r+0x1e>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	200007c8 	.word	0x200007c8

0800c378 <nan>:
 800c378:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c380 <nan+0x8>
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	00000000 	.word	0x00000000
 800c384:	7ff80000 	.word	0x7ff80000

0800c388 <__sccl>:
 800c388:	b570      	push	{r4, r5, r6, lr}
 800c38a:	780b      	ldrb	r3, [r1, #0]
 800c38c:	4604      	mov	r4, r0
 800c38e:	2b5e      	cmp	r3, #94	; 0x5e
 800c390:	bf0b      	itete	eq
 800c392:	784b      	ldrbeq	r3, [r1, #1]
 800c394:	1c48      	addne	r0, r1, #1
 800c396:	1c88      	addeq	r0, r1, #2
 800c398:	2200      	movne	r2, #0
 800c39a:	bf08      	it	eq
 800c39c:	2201      	moveq	r2, #1
 800c39e:	1e61      	subs	r1, r4, #1
 800c3a0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c3a4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c3a8:	42a9      	cmp	r1, r5
 800c3aa:	d1fb      	bne.n	800c3a4 <__sccl+0x1c>
 800c3ac:	b90b      	cbnz	r3, 800c3b2 <__sccl+0x2a>
 800c3ae:	3801      	subs	r0, #1
 800c3b0:	bd70      	pop	{r4, r5, r6, pc}
 800c3b2:	f082 0201 	eor.w	r2, r2, #1
 800c3b6:	54e2      	strb	r2, [r4, r3]
 800c3b8:	4605      	mov	r5, r0
 800c3ba:	4628      	mov	r0, r5
 800c3bc:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c3c0:	292d      	cmp	r1, #45	; 0x2d
 800c3c2:	d006      	beq.n	800c3d2 <__sccl+0x4a>
 800c3c4:	295d      	cmp	r1, #93	; 0x5d
 800c3c6:	d0f3      	beq.n	800c3b0 <__sccl+0x28>
 800c3c8:	b909      	cbnz	r1, 800c3ce <__sccl+0x46>
 800c3ca:	4628      	mov	r0, r5
 800c3cc:	e7f0      	b.n	800c3b0 <__sccl+0x28>
 800c3ce:	460b      	mov	r3, r1
 800c3d0:	e7f1      	b.n	800c3b6 <__sccl+0x2e>
 800c3d2:	786e      	ldrb	r6, [r5, #1]
 800c3d4:	2e5d      	cmp	r6, #93	; 0x5d
 800c3d6:	d0fa      	beq.n	800c3ce <__sccl+0x46>
 800c3d8:	42b3      	cmp	r3, r6
 800c3da:	dcf8      	bgt.n	800c3ce <__sccl+0x46>
 800c3dc:	3502      	adds	r5, #2
 800c3de:	4619      	mov	r1, r3
 800c3e0:	3101      	adds	r1, #1
 800c3e2:	428e      	cmp	r6, r1
 800c3e4:	5462      	strb	r2, [r4, r1]
 800c3e6:	dcfb      	bgt.n	800c3e0 <__sccl+0x58>
 800c3e8:	1af1      	subs	r1, r6, r3
 800c3ea:	3901      	subs	r1, #1
 800c3ec:	1c58      	adds	r0, r3, #1
 800c3ee:	42b3      	cmp	r3, r6
 800c3f0:	bfa8      	it	ge
 800c3f2:	2100      	movge	r1, #0
 800c3f4:	1843      	adds	r3, r0, r1
 800c3f6:	e7e0      	b.n	800c3ba <__sccl+0x32>

0800c3f8 <strncmp>:
 800c3f8:	b510      	push	{r4, lr}
 800c3fa:	b17a      	cbz	r2, 800c41c <strncmp+0x24>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	3901      	subs	r1, #1
 800c400:	1884      	adds	r4, r0, r2
 800c402:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c406:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c40a:	4290      	cmp	r0, r2
 800c40c:	d101      	bne.n	800c412 <strncmp+0x1a>
 800c40e:	42a3      	cmp	r3, r4
 800c410:	d101      	bne.n	800c416 <strncmp+0x1e>
 800c412:	1a80      	subs	r0, r0, r2
 800c414:	bd10      	pop	{r4, pc}
 800c416:	2800      	cmp	r0, #0
 800c418:	d1f3      	bne.n	800c402 <strncmp+0xa>
 800c41a:	e7fa      	b.n	800c412 <strncmp+0x1a>
 800c41c:	4610      	mov	r0, r2
 800c41e:	e7f9      	b.n	800c414 <strncmp+0x1c>

0800c420 <_strtoul_l.constprop.0>:
 800c420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c424:	4f36      	ldr	r7, [pc, #216]	; (800c500 <_strtoul_l.constprop.0+0xe0>)
 800c426:	4686      	mov	lr, r0
 800c428:	460d      	mov	r5, r1
 800c42a:	4628      	mov	r0, r5
 800c42c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c430:	5de6      	ldrb	r6, [r4, r7]
 800c432:	f016 0608 	ands.w	r6, r6, #8
 800c436:	d1f8      	bne.n	800c42a <_strtoul_l.constprop.0+0xa>
 800c438:	2c2d      	cmp	r4, #45	; 0x2d
 800c43a:	d12f      	bne.n	800c49c <_strtoul_l.constprop.0+0x7c>
 800c43c:	782c      	ldrb	r4, [r5, #0]
 800c43e:	2601      	movs	r6, #1
 800c440:	1c85      	adds	r5, r0, #2
 800c442:	2b00      	cmp	r3, #0
 800c444:	d057      	beq.n	800c4f6 <_strtoul_l.constprop.0+0xd6>
 800c446:	2b10      	cmp	r3, #16
 800c448:	d109      	bne.n	800c45e <_strtoul_l.constprop.0+0x3e>
 800c44a:	2c30      	cmp	r4, #48	; 0x30
 800c44c:	d107      	bne.n	800c45e <_strtoul_l.constprop.0+0x3e>
 800c44e:	7828      	ldrb	r0, [r5, #0]
 800c450:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c454:	2858      	cmp	r0, #88	; 0x58
 800c456:	d149      	bne.n	800c4ec <_strtoul_l.constprop.0+0xcc>
 800c458:	786c      	ldrb	r4, [r5, #1]
 800c45a:	2310      	movs	r3, #16
 800c45c:	3502      	adds	r5, #2
 800c45e:	f04f 38ff 	mov.w	r8, #4294967295
 800c462:	2700      	movs	r7, #0
 800c464:	fbb8 f8f3 	udiv	r8, r8, r3
 800c468:	fb03 f908 	mul.w	r9, r3, r8
 800c46c:	ea6f 0909 	mvn.w	r9, r9
 800c470:	4638      	mov	r0, r7
 800c472:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c476:	f1bc 0f09 	cmp.w	ip, #9
 800c47a:	d814      	bhi.n	800c4a6 <_strtoul_l.constprop.0+0x86>
 800c47c:	4664      	mov	r4, ip
 800c47e:	42a3      	cmp	r3, r4
 800c480:	dd22      	ble.n	800c4c8 <_strtoul_l.constprop.0+0xa8>
 800c482:	2f00      	cmp	r7, #0
 800c484:	db1d      	blt.n	800c4c2 <_strtoul_l.constprop.0+0xa2>
 800c486:	4580      	cmp	r8, r0
 800c488:	d31b      	bcc.n	800c4c2 <_strtoul_l.constprop.0+0xa2>
 800c48a:	d101      	bne.n	800c490 <_strtoul_l.constprop.0+0x70>
 800c48c:	45a1      	cmp	r9, r4
 800c48e:	db18      	blt.n	800c4c2 <_strtoul_l.constprop.0+0xa2>
 800c490:	fb00 4003 	mla	r0, r0, r3, r4
 800c494:	2701      	movs	r7, #1
 800c496:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c49a:	e7ea      	b.n	800c472 <_strtoul_l.constprop.0+0x52>
 800c49c:	2c2b      	cmp	r4, #43	; 0x2b
 800c49e:	bf04      	itt	eq
 800c4a0:	782c      	ldrbeq	r4, [r5, #0]
 800c4a2:	1c85      	addeq	r5, r0, #2
 800c4a4:	e7cd      	b.n	800c442 <_strtoul_l.constprop.0+0x22>
 800c4a6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c4aa:	f1bc 0f19 	cmp.w	ip, #25
 800c4ae:	d801      	bhi.n	800c4b4 <_strtoul_l.constprop.0+0x94>
 800c4b0:	3c37      	subs	r4, #55	; 0x37
 800c4b2:	e7e4      	b.n	800c47e <_strtoul_l.constprop.0+0x5e>
 800c4b4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c4b8:	f1bc 0f19 	cmp.w	ip, #25
 800c4bc:	d804      	bhi.n	800c4c8 <_strtoul_l.constprop.0+0xa8>
 800c4be:	3c57      	subs	r4, #87	; 0x57
 800c4c0:	e7dd      	b.n	800c47e <_strtoul_l.constprop.0+0x5e>
 800c4c2:	f04f 37ff 	mov.w	r7, #4294967295
 800c4c6:	e7e6      	b.n	800c496 <_strtoul_l.constprop.0+0x76>
 800c4c8:	2f00      	cmp	r7, #0
 800c4ca:	da07      	bge.n	800c4dc <_strtoul_l.constprop.0+0xbc>
 800c4cc:	2322      	movs	r3, #34	; 0x22
 800c4ce:	f8ce 3000 	str.w	r3, [lr]
 800c4d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d6:	b932      	cbnz	r2, 800c4e6 <_strtoul_l.constprop.0+0xc6>
 800c4d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4dc:	b106      	cbz	r6, 800c4e0 <_strtoul_l.constprop.0+0xc0>
 800c4de:	4240      	negs	r0, r0
 800c4e0:	2a00      	cmp	r2, #0
 800c4e2:	d0f9      	beq.n	800c4d8 <_strtoul_l.constprop.0+0xb8>
 800c4e4:	b107      	cbz	r7, 800c4e8 <_strtoul_l.constprop.0+0xc8>
 800c4e6:	1e69      	subs	r1, r5, #1
 800c4e8:	6011      	str	r1, [r2, #0]
 800c4ea:	e7f5      	b.n	800c4d8 <_strtoul_l.constprop.0+0xb8>
 800c4ec:	2430      	movs	r4, #48	; 0x30
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d1b5      	bne.n	800c45e <_strtoul_l.constprop.0+0x3e>
 800c4f2:	2308      	movs	r3, #8
 800c4f4:	e7b3      	b.n	800c45e <_strtoul_l.constprop.0+0x3e>
 800c4f6:	2c30      	cmp	r4, #48	; 0x30
 800c4f8:	d0a9      	beq.n	800c44e <_strtoul_l.constprop.0+0x2e>
 800c4fa:	230a      	movs	r3, #10
 800c4fc:	e7af      	b.n	800c45e <_strtoul_l.constprop.0+0x3e>
 800c4fe:	bf00      	nop
 800c500:	0800c941 	.word	0x0800c941

0800c504 <_strtoul_r>:
 800c504:	f7ff bf8c 	b.w	800c420 <_strtoul_l.constprop.0>

0800c508 <__submore>:
 800c508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c50c:	460c      	mov	r4, r1
 800c50e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c510:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c514:	4299      	cmp	r1, r3
 800c516:	d11d      	bne.n	800c554 <__submore+0x4c>
 800c518:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c51c:	f7fb f8ee 	bl	80076fc <_malloc_r>
 800c520:	b918      	cbnz	r0, 800c52a <__submore+0x22>
 800c522:	f04f 30ff 	mov.w	r0, #4294967295
 800c526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c52e:	63a3      	str	r3, [r4, #56]	; 0x38
 800c530:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c534:	6360      	str	r0, [r4, #52]	; 0x34
 800c536:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c53a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c53e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c542:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c546:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c54a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c54e:	6020      	str	r0, [r4, #0]
 800c550:	2000      	movs	r0, #0
 800c552:	e7e8      	b.n	800c526 <__submore+0x1e>
 800c554:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c556:	0077      	lsls	r7, r6, #1
 800c558:	463a      	mov	r2, r7
 800c55a:	f000 f889 	bl	800c670 <_realloc_r>
 800c55e:	4605      	mov	r5, r0
 800c560:	2800      	cmp	r0, #0
 800c562:	d0de      	beq.n	800c522 <__submore+0x1a>
 800c564:	eb00 0806 	add.w	r8, r0, r6
 800c568:	4601      	mov	r1, r0
 800c56a:	4632      	mov	r2, r6
 800c56c:	4640      	mov	r0, r8
 800c56e:	f7fb f843 	bl	80075f8 <memcpy>
 800c572:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c576:	f8c4 8000 	str.w	r8, [r4]
 800c57a:	e7e9      	b.n	800c550 <__submore+0x48>

0800c57c <__ascii_wctomb>:
 800c57c:	b149      	cbz	r1, 800c592 <__ascii_wctomb+0x16>
 800c57e:	2aff      	cmp	r2, #255	; 0xff
 800c580:	bf85      	ittet	hi
 800c582:	238a      	movhi	r3, #138	; 0x8a
 800c584:	6003      	strhi	r3, [r0, #0]
 800c586:	700a      	strbls	r2, [r1, #0]
 800c588:	f04f 30ff 	movhi.w	r0, #4294967295
 800c58c:	bf98      	it	ls
 800c58e:	2001      	movls	r0, #1
 800c590:	4770      	bx	lr
 800c592:	4608      	mov	r0, r1
 800c594:	4770      	bx	lr
	...

0800c598 <__assert_func>:
 800c598:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c59a:	4614      	mov	r4, r2
 800c59c:	461a      	mov	r2, r3
 800c59e:	4b09      	ldr	r3, [pc, #36]	; (800c5c4 <__assert_func+0x2c>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	4605      	mov	r5, r0
 800c5a4:	68d8      	ldr	r0, [r3, #12]
 800c5a6:	b14c      	cbz	r4, 800c5bc <__assert_func+0x24>
 800c5a8:	4b07      	ldr	r3, [pc, #28]	; (800c5c8 <__assert_func+0x30>)
 800c5aa:	9100      	str	r1, [sp, #0]
 800c5ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c5b0:	4906      	ldr	r1, [pc, #24]	; (800c5cc <__assert_func+0x34>)
 800c5b2:	462b      	mov	r3, r5
 800c5b4:	f000 f80e 	bl	800c5d4 <fiprintf>
 800c5b8:	f000 f889 	bl	800c6ce <abort>
 800c5bc:	4b04      	ldr	r3, [pc, #16]	; (800c5d0 <__assert_func+0x38>)
 800c5be:	461c      	mov	r4, r3
 800c5c0:	e7f3      	b.n	800c5aa <__assert_func+0x12>
 800c5c2:	bf00      	nop
 800c5c4:	2000000c 	.word	0x2000000c
 800c5c8:	0800cd38 	.word	0x0800cd38
 800c5cc:	0800cd45 	.word	0x0800cd45
 800c5d0:	0800cd73 	.word	0x0800cd73

0800c5d4 <fiprintf>:
 800c5d4:	b40e      	push	{r1, r2, r3}
 800c5d6:	b503      	push	{r0, r1, lr}
 800c5d8:	4601      	mov	r1, r0
 800c5da:	ab03      	add	r3, sp, #12
 800c5dc:	4805      	ldr	r0, [pc, #20]	; (800c5f4 <fiprintf+0x20>)
 800c5de:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5e2:	6800      	ldr	r0, [r0, #0]
 800c5e4:	9301      	str	r3, [sp, #4]
 800c5e6:	f7ff fc33 	bl	800be50 <_vfiprintf_r>
 800c5ea:	b002      	add	sp, #8
 800c5ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5f0:	b003      	add	sp, #12
 800c5f2:	4770      	bx	lr
 800c5f4:	2000000c 	.word	0x2000000c

0800c5f8 <_fstat_r>:
 800c5f8:	b538      	push	{r3, r4, r5, lr}
 800c5fa:	4d07      	ldr	r5, [pc, #28]	; (800c618 <_fstat_r+0x20>)
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	4604      	mov	r4, r0
 800c600:	4608      	mov	r0, r1
 800c602:	4611      	mov	r1, r2
 800c604:	602b      	str	r3, [r5, #0]
 800c606:	f7f5 f88c 	bl	8001722 <_fstat>
 800c60a:	1c43      	adds	r3, r0, #1
 800c60c:	d102      	bne.n	800c614 <_fstat_r+0x1c>
 800c60e:	682b      	ldr	r3, [r5, #0]
 800c610:	b103      	cbz	r3, 800c614 <_fstat_r+0x1c>
 800c612:	6023      	str	r3, [r4, #0]
 800c614:	bd38      	pop	{r3, r4, r5, pc}
 800c616:	bf00      	nop
 800c618:	200007c8 	.word	0x200007c8

0800c61c <_isatty_r>:
 800c61c:	b538      	push	{r3, r4, r5, lr}
 800c61e:	4d06      	ldr	r5, [pc, #24]	; (800c638 <_isatty_r+0x1c>)
 800c620:	2300      	movs	r3, #0
 800c622:	4604      	mov	r4, r0
 800c624:	4608      	mov	r0, r1
 800c626:	602b      	str	r3, [r5, #0]
 800c628:	f7f5 f88b 	bl	8001742 <_isatty>
 800c62c:	1c43      	adds	r3, r0, #1
 800c62e:	d102      	bne.n	800c636 <_isatty_r+0x1a>
 800c630:	682b      	ldr	r3, [r5, #0]
 800c632:	b103      	cbz	r3, 800c636 <_isatty_r+0x1a>
 800c634:	6023      	str	r3, [r4, #0]
 800c636:	bd38      	pop	{r3, r4, r5, pc}
 800c638:	200007c8 	.word	0x200007c8

0800c63c <memmove>:
 800c63c:	4288      	cmp	r0, r1
 800c63e:	b510      	push	{r4, lr}
 800c640:	eb01 0402 	add.w	r4, r1, r2
 800c644:	d902      	bls.n	800c64c <memmove+0x10>
 800c646:	4284      	cmp	r4, r0
 800c648:	4623      	mov	r3, r4
 800c64a:	d807      	bhi.n	800c65c <memmove+0x20>
 800c64c:	1e43      	subs	r3, r0, #1
 800c64e:	42a1      	cmp	r1, r4
 800c650:	d008      	beq.n	800c664 <memmove+0x28>
 800c652:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c65a:	e7f8      	b.n	800c64e <memmove+0x12>
 800c65c:	4402      	add	r2, r0
 800c65e:	4601      	mov	r1, r0
 800c660:	428a      	cmp	r2, r1
 800c662:	d100      	bne.n	800c666 <memmove+0x2a>
 800c664:	bd10      	pop	{r4, pc}
 800c666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c66a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c66e:	e7f7      	b.n	800c660 <memmove+0x24>

0800c670 <_realloc_r>:
 800c670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c674:	4680      	mov	r8, r0
 800c676:	4614      	mov	r4, r2
 800c678:	460e      	mov	r6, r1
 800c67a:	b921      	cbnz	r1, 800c686 <_realloc_r+0x16>
 800c67c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c680:	4611      	mov	r1, r2
 800c682:	f7fb b83b 	b.w	80076fc <_malloc_r>
 800c686:	b92a      	cbnz	r2, 800c694 <_realloc_r+0x24>
 800c688:	f7fa ffcc 	bl	8007624 <_free_r>
 800c68c:	4625      	mov	r5, r4
 800c68e:	4628      	mov	r0, r5
 800c690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c694:	f000 f822 	bl	800c6dc <_malloc_usable_size_r>
 800c698:	4284      	cmp	r4, r0
 800c69a:	4607      	mov	r7, r0
 800c69c:	d802      	bhi.n	800c6a4 <_realloc_r+0x34>
 800c69e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6a2:	d812      	bhi.n	800c6ca <_realloc_r+0x5a>
 800c6a4:	4621      	mov	r1, r4
 800c6a6:	4640      	mov	r0, r8
 800c6a8:	f7fb f828 	bl	80076fc <_malloc_r>
 800c6ac:	4605      	mov	r5, r0
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	d0ed      	beq.n	800c68e <_realloc_r+0x1e>
 800c6b2:	42bc      	cmp	r4, r7
 800c6b4:	4622      	mov	r2, r4
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	bf28      	it	cs
 800c6ba:	463a      	movcs	r2, r7
 800c6bc:	f7fa ff9c 	bl	80075f8 <memcpy>
 800c6c0:	4631      	mov	r1, r6
 800c6c2:	4640      	mov	r0, r8
 800c6c4:	f7fa ffae 	bl	8007624 <_free_r>
 800c6c8:	e7e1      	b.n	800c68e <_realloc_r+0x1e>
 800c6ca:	4635      	mov	r5, r6
 800c6cc:	e7df      	b.n	800c68e <_realloc_r+0x1e>

0800c6ce <abort>:
 800c6ce:	b508      	push	{r3, lr}
 800c6d0:	2006      	movs	r0, #6
 800c6d2:	f000 f833 	bl	800c73c <raise>
 800c6d6:	2001      	movs	r0, #1
 800c6d8:	f7f4 ffd4 	bl	8001684 <_exit>

0800c6dc <_malloc_usable_size_r>:
 800c6dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6e0:	1f18      	subs	r0, r3, #4
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	bfbc      	itt	lt
 800c6e6:	580b      	ldrlt	r3, [r1, r0]
 800c6e8:	18c0      	addlt	r0, r0, r3
 800c6ea:	4770      	bx	lr

0800c6ec <_raise_r>:
 800c6ec:	291f      	cmp	r1, #31
 800c6ee:	b538      	push	{r3, r4, r5, lr}
 800c6f0:	4604      	mov	r4, r0
 800c6f2:	460d      	mov	r5, r1
 800c6f4:	d904      	bls.n	800c700 <_raise_r+0x14>
 800c6f6:	2316      	movs	r3, #22
 800c6f8:	6003      	str	r3, [r0, #0]
 800c6fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c6fe:	bd38      	pop	{r3, r4, r5, pc}
 800c700:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c702:	b112      	cbz	r2, 800c70a <_raise_r+0x1e>
 800c704:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c708:	b94b      	cbnz	r3, 800c71e <_raise_r+0x32>
 800c70a:	4620      	mov	r0, r4
 800c70c:	f000 f830 	bl	800c770 <_getpid_r>
 800c710:	462a      	mov	r2, r5
 800c712:	4601      	mov	r1, r0
 800c714:	4620      	mov	r0, r4
 800c716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c71a:	f000 b817 	b.w	800c74c <_kill_r>
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d00a      	beq.n	800c738 <_raise_r+0x4c>
 800c722:	1c59      	adds	r1, r3, #1
 800c724:	d103      	bne.n	800c72e <_raise_r+0x42>
 800c726:	2316      	movs	r3, #22
 800c728:	6003      	str	r3, [r0, #0]
 800c72a:	2001      	movs	r0, #1
 800c72c:	e7e7      	b.n	800c6fe <_raise_r+0x12>
 800c72e:	2400      	movs	r4, #0
 800c730:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c734:	4628      	mov	r0, r5
 800c736:	4798      	blx	r3
 800c738:	2000      	movs	r0, #0
 800c73a:	e7e0      	b.n	800c6fe <_raise_r+0x12>

0800c73c <raise>:
 800c73c:	4b02      	ldr	r3, [pc, #8]	; (800c748 <raise+0xc>)
 800c73e:	4601      	mov	r1, r0
 800c740:	6818      	ldr	r0, [r3, #0]
 800c742:	f7ff bfd3 	b.w	800c6ec <_raise_r>
 800c746:	bf00      	nop
 800c748:	2000000c 	.word	0x2000000c

0800c74c <_kill_r>:
 800c74c:	b538      	push	{r3, r4, r5, lr}
 800c74e:	4d07      	ldr	r5, [pc, #28]	; (800c76c <_kill_r+0x20>)
 800c750:	2300      	movs	r3, #0
 800c752:	4604      	mov	r4, r0
 800c754:	4608      	mov	r0, r1
 800c756:	4611      	mov	r1, r2
 800c758:	602b      	str	r3, [r5, #0]
 800c75a:	f7f4 ff83 	bl	8001664 <_kill>
 800c75e:	1c43      	adds	r3, r0, #1
 800c760:	d102      	bne.n	800c768 <_kill_r+0x1c>
 800c762:	682b      	ldr	r3, [r5, #0]
 800c764:	b103      	cbz	r3, 800c768 <_kill_r+0x1c>
 800c766:	6023      	str	r3, [r4, #0]
 800c768:	bd38      	pop	{r3, r4, r5, pc}
 800c76a:	bf00      	nop
 800c76c:	200007c8 	.word	0x200007c8

0800c770 <_getpid_r>:
 800c770:	f7f4 bf70 	b.w	8001654 <_getpid>

0800c774 <_init>:
 800c774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c776:	bf00      	nop
 800c778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c77a:	bc08      	pop	{r3}
 800c77c:	469e      	mov	lr, r3
 800c77e:	4770      	bx	lr

0800c780 <_fini>:
 800c780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c782:	bf00      	nop
 800c784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c786:	bc08      	pop	{r3}
 800c788:	469e      	mov	lr, r3
 800c78a:	4770      	bx	lr
