
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -23.65

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.10

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.10

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency core/ibuf.buf__data[11]$_DFFE_PP_/CK ^
  -0.37 target latency frontend/fq._T_2_0_data[7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.07 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.69    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.21    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.00    0.12 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   88.63    0.07    0.11    0.23 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.00    0.23 ^ clkbuf_6_0_0_clock_regs/A (CLKBUF_X3)
    13   32.60    0.03    0.07    0.31 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_0_0_clock_regs (net)
                  0.03    0.00    0.31 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
     2    3.34    0.01    0.09    0.40 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
                                         dcache/_T_945[3] (net)
                  0.01    0.00    0.40 v dcache/_5732_/B (MUX2_X2)
     1    7.77    0.01    0.05    0.44 v dcache/_5732_/Z (MUX2_X2)
                                         dcache/_T_983[3] (net)
                  0.02    0.00    0.44 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.69    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clock/A (CLKBUF_X3)
     1    1.79    0.01    0.03    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    0.04 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    1.47    0.01    0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    0.07 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.88    0.01    0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         delaynet_2_core_clock (net)
                  0.01    0.00    0.09 ^ delaybuf_2_core_clock/A (CLKBUF_X3)
     1    1.78    0.01    0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
                                         delaynet_3_core_clock (net)
                  0.01    0.00    0.12 ^ delaybuf_3_core_clock/A (CLKBUF_X3)
     1    1.64    0.01    0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
                                         delaynet_4_core_clock (net)
                  0.01    0.00    0.14 ^ delaybuf_4_core_clock/A (CLKBUF_X3)
     1    1.86    0.01    0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
                                         delaynet_5_core_clock (net)
                  0.01    0.00    0.17 ^ delaybuf_5_core_clock/A (CLKBUF_X3)
     1    1.64    0.01    0.03    0.19 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
                                         delaynet_6_core_clock (net)
                  0.01    0.00    0.19 ^ delaybuf_6_core_clock/A (CLKBUF_X3)
     2   27.36    0.02    0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
                                         clknet_0_clock (net)
                  0.02    0.00    0.24 ^ clkbuf_1_0__f_clock/A (CLKBUF_X3)
     1   44.72    0.03    0.06    0.30 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clock (net)
                  0.06    0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
                          0.00    0.32   clock reconvergence pessimism
                          0.05    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core/div/remainder[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.69    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.21    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.00    0.12 ^ clkbuf_2_1_0_clock_regs/A (CLKBUF_X3)
    16   93.81    0.07    0.11    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clock_regs (net)
                  0.07    0.00    0.24 ^ clkbuf_6_16_0_clock_regs/A (CLKBUF_X3)
     9   31.39    0.03    0.07    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_16_0_clock_regs (net)
                  0.03    0.00    0.31 ^ clkbuf_leaf_656_clock_regs/A (CLKBUF_X3)
     7    8.17    0.01    0.04    0.35 ^ clkbuf_leaf_656_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_656_clock_regs (net)
                  0.01    0.00    0.35 ^ core/div/remainder[7]$_DFFE_PP_/CK (DFF_X1)
     6    9.19    0.02    0.11    0.46 ^ core/div/remainder[7]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[7] (net)
                  0.02    0.00    0.46 ^ rebuffer24/A (BUF_X1)
     2    2.55    0.01    0.03    0.48 ^ rebuffer24/Z (BUF_X1)
                                         net403 (net)
                  0.01    0.00    0.48 ^ rebuffer18/A (BUF_X1)
     2    4.16    0.01    0.03    0.51 ^ rebuffer18/Z (BUF_X1)
                                         net397 (net)
                  0.01    0.00    0.51 ^ core/div/_3287_/A1 (NAND2_X1)
     1    3.04    0.01    0.02    0.53 v core/div/_3287_/ZN (NAND2_X1)
                                         core/div/_1987_[0] (net)
                  0.01    0.00    0.53 v core/div/_4873_/CI (FA_X1)
     1    3.91    0.02    0.09    0.62 v core/div/_4873_/S (FA_X1)
                                         core/div/_1988_[0] (net)
                  0.02    0.00    0.62 v core/div/_4874_/B (FA_X1)
     1    3.56    0.01    0.13    0.75 ^ core/div/_4874_/S (FA_X1)
                                         core/div/_1991_[0] (net)
                  0.01    0.00    0.75 ^ core/div/_3399_/A (INV_X2)
     1    4.31    0.01    0.01    0.76 v core/div/_3399_/ZN (INV_X2)
                                         core/div/_2001_[0] (net)
                  0.01    0.00    0.76 v core/div/_4877_/B (FA_X1)
     1    3.23    0.01    0.12    0.88 ^ core/div/_4877_/S (FA_X1)
                                         core/div/_2003_[0] (net)
                  0.01    0.00    0.88 ^ core/div/_4884_/CI (FA_X1)
     1    2.03    0.02    0.09    0.97 v core/div/_4884_/S (FA_X1)
                                         core/div/_2033_[0] (net)
                  0.02    0.00    0.97 v core/div/_3293_/A (INV_X1)
     1    3.10    0.01    0.02    0.99 ^ core/div/_3293_/ZN (INV_X1)
                                         core/div/_2060_[0] (net)
                  0.01    0.00    0.99 ^ core/div/_4891_/CI (FA_X1)
     1    3.22    0.02    0.09    1.08 v core/div/_4891_/S (FA_X1)
                                         core/div/_2062_[0] (net)
                  0.02    0.00    1.08 v core/div/_3570_/A (INV_X2)
     1    3.75    0.01    0.02    1.10 ^ core/div/_3570_/ZN (INV_X2)
                                         core/div/_2673_[0] (net)
                  0.01    0.00    1.10 ^ core/div/_5057_/B (HA_X1)
     2    5.75    0.04    0.06    1.16 ^ core/div/_5057_/S (HA_X1)
                                         core/div/_2675_[0] (net)
                  0.04    0.00    1.16 ^ place7599/A (BUF_X2)
     2    2.67    0.01    0.03    1.19 ^ place7599/Z (BUF_X2)
                                         net7599 (net)
                  0.01    0.00    1.19 ^ core/div/_4388_/A1 (AND3_X2)
     3    4.86    0.01    0.04    1.23 ^ core/div/_4388_/ZN (AND3_X2)
                                         core/div/_0963_ (net)
                  0.01    0.00    1.23 ^ core/div/_4455_/A3 (AND4_X2)
     2    6.79    0.02    0.06    1.29 ^ core/div/_4455_/ZN (AND4_X2)
                                         core/div/_1025_ (net)
                  0.02    0.00    1.29 ^ core/div/_4457_/A4 (NAND4_X2)
     1    3.50    0.02    0.03    1.32 v core/div/_4457_/ZN (NAND4_X2)
                                         core/div/_1027_ (net)
                  0.02    0.00    1.32 v core/div/_4458_/A1 (NAND3_X2)
     2    9.52    0.02    0.03    1.35 ^ core/div/_4458_/ZN (NAND3_X2)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.35 ^ core/div/_4595_/A2 (AND2_X4)
     1    6.82    0.01    0.03    1.39 ^ core/div/_4595_/ZN (AND2_X4)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.39 ^ core/div/_4596_/B2 (OAI21_X4)
     2    6.66    0.01    0.02    1.40 v core/div/_4596_/ZN (OAI21_X4)
                                         core/div/_1156_ (net)
                  0.01    0.00    1.40 v core/div/_4668_/B2 (OAI221_X2)
     2    5.78    0.04    0.06    1.46 ^ core/div/_4668_/ZN (OAI221_X2)
                                         core/div/_1224_ (net)
                  0.04    0.00    1.46 ^ core/div/_4697_/B1 (AOI22_X2)
     1    2.08    0.02    0.03    1.49 v core/div/_4697_/ZN (AOI22_X2)
                                         core/div/_1251_ (net)
                  0.02    0.00    1.49 v core/div/_4698_/S (MUX2_X1)
     1    1.87    0.01    0.05    1.54 ^ core/div/_4698_/Z (MUX2_X1)
                                         core/div/_1252_ (net)
                  0.01    0.00    1.54 ^ core/div/_4701_/A (OAI221_X1)
     1    1.37    0.02    0.03    1.57 v core/div/_4701_/ZN (OAI221_X1)
                                         core/div/_0112_ (net)
                  0.02    0.00    1.57 v core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.57   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   51.69    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.02    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.21    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.00    1.32 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   88.63    0.07    0.11    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.00    1.43 ^ clkbuf_6_4_0_clock_regs/A (CLKBUF_X3)
     9   34.26    0.03    0.07    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_4_0_clock_regs (net)
                  0.03    0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.03    1.47   library setup time
                                  1.47   data required time
-----------------------------------------------------------------------------
                                  1.47   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core/div/remainder[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.69    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.21    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.00    0.12 ^ clkbuf_2_1_0_clock_regs/A (CLKBUF_X3)
    16   93.81    0.07    0.11    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clock_regs (net)
                  0.07    0.00    0.24 ^ clkbuf_6_16_0_clock_regs/A (CLKBUF_X3)
     9   31.39    0.03    0.07    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_16_0_clock_regs (net)
                  0.03    0.00    0.31 ^ clkbuf_leaf_656_clock_regs/A (CLKBUF_X3)
     7    8.17    0.01    0.04    0.35 ^ clkbuf_leaf_656_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_656_clock_regs (net)
                  0.01    0.00    0.35 ^ core/div/remainder[7]$_DFFE_PP_/CK (DFF_X1)
     6    9.19    0.02    0.11    0.46 ^ core/div/remainder[7]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[7] (net)
                  0.02    0.00    0.46 ^ rebuffer24/A (BUF_X1)
     2    2.55    0.01    0.03    0.48 ^ rebuffer24/Z (BUF_X1)
                                         net403 (net)
                  0.01    0.00    0.48 ^ rebuffer18/A (BUF_X1)
     2    4.16    0.01    0.03    0.51 ^ rebuffer18/Z (BUF_X1)
                                         net397 (net)
                  0.01    0.00    0.51 ^ core/div/_3287_/A1 (NAND2_X1)
     1    3.04    0.01    0.02    0.53 v core/div/_3287_/ZN (NAND2_X1)
                                         core/div/_1987_[0] (net)
                  0.01    0.00    0.53 v core/div/_4873_/CI (FA_X1)
     1    3.91    0.02    0.09    0.62 v core/div/_4873_/S (FA_X1)
                                         core/div/_1988_[0] (net)
                  0.02    0.00    0.62 v core/div/_4874_/B (FA_X1)
     1    3.56    0.01    0.13    0.75 ^ core/div/_4874_/S (FA_X1)
                                         core/div/_1991_[0] (net)
                  0.01    0.00    0.75 ^ core/div/_3399_/A (INV_X2)
     1    4.31    0.01    0.01    0.76 v core/div/_3399_/ZN (INV_X2)
                                         core/div/_2001_[0] (net)
                  0.01    0.00    0.76 v core/div/_4877_/B (FA_X1)
     1    3.23    0.01    0.12    0.88 ^ core/div/_4877_/S (FA_X1)
                                         core/div/_2003_[0] (net)
                  0.01    0.00    0.88 ^ core/div/_4884_/CI (FA_X1)
     1    2.03    0.02    0.09    0.97 v core/div/_4884_/S (FA_X1)
                                         core/div/_2033_[0] (net)
                  0.02    0.00    0.97 v core/div/_3293_/A (INV_X1)
     1    3.10    0.01    0.02    0.99 ^ core/div/_3293_/ZN (INV_X1)
                                         core/div/_2060_[0] (net)
                  0.01    0.00    0.99 ^ core/div/_4891_/CI (FA_X1)
     1    3.22    0.02    0.09    1.08 v core/div/_4891_/S (FA_X1)
                                         core/div/_2062_[0] (net)
                  0.02    0.00    1.08 v core/div/_3570_/A (INV_X2)
     1    3.75    0.01    0.02    1.10 ^ core/div/_3570_/ZN (INV_X2)
                                         core/div/_2673_[0] (net)
                  0.01    0.00    1.10 ^ core/div/_5057_/B (HA_X1)
     2    5.75    0.04    0.06    1.16 ^ core/div/_5057_/S (HA_X1)
                                         core/div/_2675_[0] (net)
                  0.04    0.00    1.16 ^ place7599/A (BUF_X2)
     2    2.67    0.01    0.03    1.19 ^ place7599/Z (BUF_X2)
                                         net7599 (net)
                  0.01    0.00    1.19 ^ core/div/_4388_/A1 (AND3_X2)
     3    4.86    0.01    0.04    1.23 ^ core/div/_4388_/ZN (AND3_X2)
                                         core/div/_0963_ (net)
                  0.01    0.00    1.23 ^ core/div/_4455_/A3 (AND4_X2)
     2    6.79    0.02    0.06    1.29 ^ core/div/_4455_/ZN (AND4_X2)
                                         core/div/_1025_ (net)
                  0.02    0.00    1.29 ^ core/div/_4457_/A4 (NAND4_X2)
     1    3.50    0.02    0.03    1.32 v core/div/_4457_/ZN (NAND4_X2)
                                         core/div/_1027_ (net)
                  0.02    0.00    1.32 v core/div/_4458_/A1 (NAND3_X2)
     2    9.52    0.02    0.03    1.35 ^ core/div/_4458_/ZN (NAND3_X2)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.35 ^ core/div/_4595_/A2 (AND2_X4)
     1    6.82    0.01    0.03    1.39 ^ core/div/_4595_/ZN (AND2_X4)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.39 ^ core/div/_4596_/B2 (OAI21_X4)
     2    6.66    0.01    0.02    1.40 v core/div/_4596_/ZN (OAI21_X4)
                                         core/div/_1156_ (net)
                  0.01    0.00    1.40 v core/div/_4668_/B2 (OAI221_X2)
     2    5.78    0.04    0.06    1.46 ^ core/div/_4668_/ZN (OAI221_X2)
                                         core/div/_1224_ (net)
                  0.04    0.00    1.46 ^ core/div/_4697_/B1 (AOI22_X2)
     1    2.08    0.02    0.03    1.49 v core/div/_4697_/ZN (AOI22_X2)
                                         core/div/_1251_ (net)
                  0.02    0.00    1.49 v core/div/_4698_/S (MUX2_X1)
     1    1.87    0.01    0.05    1.54 ^ core/div/_4698_/Z (MUX2_X1)
                                         core/div/_1252_ (net)
                  0.01    0.00    1.54 ^ core/div/_4701_/A (OAI221_X1)
     1    1.37    0.02    0.03    1.57 v core/div/_4701_/ZN (OAI221_X1)
                                         core/div/_0112_ (net)
                  0.02    0.00    1.57 v core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.57   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   51.69    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.02    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.21    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.00    1.32 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   88.63    0.07    0.11    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.00    1.43 ^ clkbuf_6_4_0_clock_regs/A (CLKBUF_X3)
     9   34.26    0.03    0.07    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_4_0_clock_regs (net)
                  0.03    0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.03    1.47   library setup time
                                  1.47   data required time
-----------------------------------------------------------------------------
                                  1.47   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08394637703895569

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4228

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
2.138986110687256

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1863

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 424

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core/div/remainder[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.12    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
   0.08    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
   0.04    0.35 ^ clkbuf_leaf_656_clock_regs/Z (CLKBUF_X3)
   0.00    0.35 ^ core/div/remainder[7]$_DFFE_PP_/CK (DFF_X1)
   0.11    0.46 ^ core/div/remainder[7]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.48 ^ rebuffer24/Z (BUF_X1)
   0.03    0.51 ^ rebuffer18/Z (BUF_X1)
   0.02    0.53 v core/div/_3287_/ZN (NAND2_X1)
   0.09    0.62 v core/div/_4873_/S (FA_X1)
   0.13    0.75 ^ core/div/_4874_/S (FA_X1)
   0.01    0.76 v core/div/_3399_/ZN (INV_X2)
   0.12    0.88 ^ core/div/_4877_/S (FA_X1)
   0.09    0.97 v core/div/_4884_/S (FA_X1)
   0.02    0.99 ^ core/div/_3293_/ZN (INV_X1)
   0.09    1.08 v core/div/_4891_/S (FA_X1)
   0.02    1.10 ^ core/div/_3570_/ZN (INV_X2)
   0.07    1.16 ^ core/div/_5057_/S (HA_X1)
   0.03    1.19 ^ place7599/Z (BUF_X2)
   0.04    1.23 ^ core/div/_4388_/ZN (AND3_X2)
   0.06    1.29 ^ core/div/_4455_/ZN (AND4_X2)
   0.03    1.32 v core/div/_4457_/ZN (NAND4_X2)
   0.03    1.35 ^ core/div/_4458_/ZN (NAND3_X2)
   0.03    1.39 ^ core/div/_4595_/ZN (AND2_X4)
   0.02    1.40 v core/div/_4596_/ZN (OAI21_X4)
   0.06    1.46 ^ core/div/_4668_/ZN (OAI221_X2)
   0.03    1.49 v core/div/_4697_/ZN (AOI22_X2)
   0.05    1.54 ^ core/div/_4698_/Z (MUX2_X1)
   0.03    1.57 v core/div/_4701_/ZN (OAI221_X1)
   0.00    1.57 v core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
           1.57   data arrival time

   1.20    1.20   clock core_clock (rise edge)
   0.00    1.20   clock source latency
   0.00    1.20 ^ clock (in)
   0.04    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.12    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
   0.08    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
   0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.51   clock reconvergence pessimism
  -0.03    1.47   library setup time
           1.47   data required time
---------------------------------------------------------
           1.47   data required time
          -1.57   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.12    0.23 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
   0.08    0.31 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
   0.00    0.31 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.40 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
   0.05    0.44 v dcache/_5732_/Z (MUX2_X2)
   0.00    0.44 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
           0.44   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
   0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
   0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
   0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
   0.03    0.19 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
   0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
   0.06    0.30 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
   0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
   0.00    0.32   clock reconvergence pessimism
   0.05    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.44   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.5735

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0995

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-6.323483

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-02   4.40e-03   3.10e-04   3.54e-02  30.2%
Combinational          2.76e-02   3.06e-02   8.39e-04   5.90e-02  50.3%
Clock                  8.73e-03   1.01e-02   4.20e-05   1.89e-02  16.1%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   3.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.07e-02   4.51e-02   1.35e-03   1.17e-01 100.0%
                          60.3%      38.5%       1.2%
