Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:36:06 -0000
Received: from icoremail.net (unknown [209.85.210.174])
	by mail-app4 (Coremail) with SMTP id cS_KCgD3_zPnOvNb1u3aAQ--.34818S3;
	Tue, 20 Nov 2018 06:36:24 +0800 (CST)
Received: from mail-pf1-f174.google.com (unknown [209.85.210.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHLkrlOvNbGZJaAA--.4759S3;
	Tue, 20 Nov 2018 06:36:21 +0800 (CST)
Received: by mail-pf1-f174.google.com with SMTP id w73so6207857pfk.10
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 14:36:21 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:sender:precedence
         :list-id;
        bh=Ux2pyNmxIyOzqMlFWi5eeemz5ezqgnqrVxGbZXBCCNo=;
        b=W+7eOf7lurQd15C34HOtd/TKh2M1rkaGJQrNIiwi+FDHwVYdmiQBAxwJWhDgPDOiBP
         +cwNIVSxNvmAfNX5DmXXM99FCo9s9TfKpqDp5+Fm01uSk96PGiVqMt32v4vwjxmDHQC8
         fKik5Ig3CIAfoYJ9ZqUvTPaiNdF37kLkDh6IVxs6kGWrAQbYXZYjHQz2JAT7oQHEYqTb
         BqvsPyDSChWvCsoPbliXtuugrLZ7vfAl03DVYW6TtqOImE4fo2xhManbrQJZEcrrMaY+
         wywCQcWaHFFNebmNSRRBejhl8Ez6OWqN/oGzxvGB9dk+n3xdun+kC8wiRY6J5QXZNnQb
         pyqg==
X-Gm-Message-State: AGRZ1gLW17QgSDDeABvHeW4FrHjAdnoFCHQWib6pokJ4Rl7/evbhNy7E
	fx5QucOCTS/yUvk/QKYWzx3HWwAz8fd/VKnvBOMUPOhA7l3fvVs=
X-Received: by 2002:a63:9402:: with SMTP id m2mr21094744pge.93.1542666980946;
        Mon, 19 Nov 2018 14:36:20 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp3273009pju;
        Mon, 19 Nov 2018 14:36:20 -0800 (PST)
X-Google-Smtp-Source: AJdET5fqt5rlb/PSkvnG/1XFYfa8df3T4FdnqyTePxomgRyuFEw4ikMxb3tTZHppAZhCHwXStMe2
X-Received: by 2002:a17:902:b18c:: with SMTP id s12-v6mr23746515plr.16.1542666980182;
        Mon, 19 Nov 2018 14:36:20 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542666980; cv=none;
        d=google.com; s=arc-20160816;
        b=sNTI+tRJFFrhark4JwRvirv2JramLsOnDQ1Vea3ILsLypJ1GrgRUalslaAqBL5W9aV
         w0tsFkYEkQSsWufO/+OU8TYJtVBEa+FJRgHtiM1pBNpbFehE4N4gyjBpkVkCNZ3aWV0L
         pzbSBy2q3Fy0GxZ8tKwvAosPRF12b88uT6ok6n4QzzjtYzjOzDBrJqZhbSH+0JuB7LDA
         FvLkbOr7ggMFVCkgszU1tLtULHNOeKMGBjdtdydgxIF58lJPPGfusd4miCy6xO/j3f2E
         sI3zYSU9uKnejcENogTLKJt3mzs7g1Pn4N+GuX84ndqQt2G6+yiXbMPrqb9+7+fEP0em
         NFxw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dkim-signature;
        bh=Ux2pyNmxIyOzqMlFWi5eeemz5ezqgnqrVxGbZXBCCNo=;
        b=bwZ0L3L1Y0HsT17fA7uBwuP9XlOQkt9o78NKw/xdCZ9PMUq9IfY54JXrA+1ovMaFtG
         Q9bRxajjCDAN7H8Vzk06OnfPPPEYHFyCQd7egLmJxDaq/Zbzlw1hUtxvJDQVUD/r85Gu
         9S2r+C4y0a/FsUp2V6QL8hsRl6PGmDjH1+TBP2arSaPIOpkEiFfZ8zzpyoX6oMEwQs/i
         8VrR9TcFU0AzQLBwVKjxIHbX1Ezm2A8mJQZUbLcEFKaz+e5f/OJLqn5iJYk0kInJJ9Tw
         09ge+ceLVPwXCU5XFXLjwW3gbL++T/G3QAMoD6UlWRpvJSYgqgkdDyHpJdnDfBI6nK/N
         OphA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=oZxjchV3;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v5si27693156ply.74.2018.11.19.14.36.06;
        Mon, 19 Nov 2018 14:36:20 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731572AbeKTJBa (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 04:01:30 -0500
Received: from mail-lf1-f68.google.com ([209.85.167.68]:47031 "EHLO
        mail-lf1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730290AbeKTJB3 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 04:01:29 -0500
Received: by mail-lf1-f68.google.com with SMTP id f23so22514193lfc.13;
        Mon, 19 Nov 2018 14:35:37 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=Ux2pyNmxIyOzqMlFWi5eeemz5ezqgnqrVxGbZXBCCNo=;
        b=oZxjchV3LcKsZBnS/wWX9ylcuytp6IL23VyaamsIESQK56ZcV+2UVPTP87EpNdtDe1
         KeGnqmGZm9tvTPpzMY8seOt4agDMQjkCjgZdVwTyYGovX1rdMYmTHMUu7whOnmQUQUh0
         2CFHUNItYt1OgQjV6OznpFO07uMMQuRFRSETwQf2FC+M+raTtKOgLn1IdPiMVJmPvskc
         3pM+Ij8+UuRRFxP0rEngwNwhStR+L2iuJ7JiSzz5HbWEgJvyELAaHbD/TlZkIX/x9a7O
         sbav9BXA0K2TfEeS6Blb5l7Gy+VhlkuZPO53jcaoq+bkKEPSk+y4DJaYa8NHQS9am0ww
         wm8A==
X-Received: by 2002:a19:c995:: with SMTP id z143mr10066804lff.79.1542666936015;
        Mon, 19 Nov 2018 14:35:36 -0800 (PST)
Received: from [192.168.2.145] (ppp91-76-171-181.pppoe.mtu-net.ru. [91.76.171.181])
        by smtp.googlemail.com with ESMTPSA id o72sm5948197lfg.33.2018.11.19.14.35.35
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Mon, 19 Nov 2018 14:35:35 -0800 (PST)
Subject: Re: [PATCH v1 4/4] ARM: tegra: Clear EMC interrupts on resume from
 LP1 on Tegra30+
To: Jon Hunter <jonathanh@nvidia.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
Cc: linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-5-digetx@gmail.com>
 <9c085248-41df-c8be-294d-6bf8b95c1085@nvidia.com>
From: Dmitry Osipenko <digetx@gmail.com>
Message-ID: <60898d23-63a1-caf5-8fd4-2bbd7bb6aaab@gmail.com>
Date: Tue, 20 Nov 2018 01:35:34 +0300
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <9c085248-41df-c8be-294d-6bf8b95c1085@nvidia.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHLkrlOvNbGZJaAA--.4759S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF18ZF1rAF1UZF18Wr1UAwb_yoW8Kw48pF
	WUua4Utrs8JF47G34IqFs5Za45Ca13Xr4ak34Fg34UAw4DXryxWr1jgFW5uFZ5WrWkA34I
	qrZ5ta43W3yqv3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmYb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkFs20E
	Y4vE44CYbxCE4x80FwCY02Avz4vEIxC_ZwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI
	8IcVAFwI0_Gr0_Xr1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280
	aVAFwI0_GcCE3s1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr4
	1l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1l
	x2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14
	v26r126r1DMIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIev
	Ja73UjIFyTuYvjxUg1E_DUUUU

On 20.11.2018 1:00, Jon Hunter wrote:
> 
> On 30/08/2018 19:54, Dmitry Osipenko wrote:
>> Two interrupts are raised on resume from LP1 on Tegra30+: first is the
>> clock change completed interrupt which is set after updating timing
>> configuration, second is DLL alarm interrupt which is set when DLL
>> starts re-calibration after being reset. Clear these two interrupts
>> in the end of exiting from the self-refresh mode for consistency, that
>> will also allow to not receive spurious interrupts in the EMC driver
>> after resume from suspend.
>>
>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>> ---
>>  arch/arm/mach-tegra/sleep-tegra30.S | 7 +++++++
>>  1 file changed, 7 insertions(+)
>>
>> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
>> index 828f6c37afde..78c6e9fb56e7 100644
>> --- a/arch/arm/mach-tegra/sleep-tegra30.S
>> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
>> @@ -26,6 +26,7 @@
>>  #include "irammap.h"
>>  #include "sleep.h"
>>  
>> +#define EMC_INTSTATUS			0x0
>>  #define EMC_CFG				0xc
>>  #define EMC_ADR_CFG			0x10
>>  #define EMC_TIMING_CONTROL		0x28
>> @@ -44,6 +45,9 @@
>>  #define EMC_XM2VTTGENPADCTRL		0x310
>>  #define EMC_XM2VTTGENPADCTRL2		0x314
>>  
>> +#define EMC_CLKCHANGE_COMPLETE_INT	(1 << 4)
>> +#define EMC_DLL_ALARM_INT		(1 << 7)
>> +
>>  #define MC_EMEM_ARB_CFG			0x90
>>  
>>  #define PMC_CTRL			0x0
>> @@ -539,6 +543,9 @@ zcal_done:
>>  
>>  	emc_timing_update r1, r0
>>  
>> +	mov	r1, #(EMC_CLKCHANGE_COMPLETE_INT | EMC_DLL_ALARM_INT)
>> +	str	r1, [r0, #EMC_INTSTATUS]	@ clear interrupts
>> +
>>  	/* Tegra114 had dual EMC channel, now config the other one */
>>  	cmp	r10, #TEGRA114
>>  	bne	__no_dual_emc_chanl
>>
> 
> Where are these interrupts enabled? I did not see where they are
> enabled. I see that the Tegra24 EMC driver does poll these, but it did
> not look like they were enabled. If they are enabled, I wondering if
> they should be masked on entering self-refresh?

EMC interrupt is not enabled on Tegra124. IIRC, it doesn't use the interrupt at all in the driver. Indeed, T124 EMC driver polls the interrupt status, but it clears the status before starting to poll. Probably I was just thinking about to write T30 EMC driver at that time and to utilize the interrupt.. 

Seems it should be okay to drop this patch for now, but maybe then we will have to return to it sometime later. Up to you to decide.
