---
title: "Multi-Core Processor Project"
subtitle: "Computer Architecture 2024-2025"
author:
- "Shaked Shemesh 209420108"
- "Matan Greenvald 207234287"
- "Oz Sternberg 206559015"
documentclass: article
geometry: margin=4cm
fontsize: 11pt
---

The multi-core processor simulator is a software model that emulates a parallel computing system through a detailed instruction-level simulation. At its core, the implementation creates a cycle-accurate representation of a multi-core processor by maintaining separate state for each core, including registers, program counters, and cache. The simulator implements a 5-stage pipeline for instruction processing, simulates inter-core communication through a shared bus interface, manages cache coherency using the MESI protocol, and tracks detailed performance metrics.

The bus serves as the central communication mechanism between cores, enabling coordinated memory access, cache coherency management, arbitration of core interactions, and synchronized state updates. The round-robin arbitration mechanism ensures fair access to the shared bus. When a core needs to perform a memory operation or coordinate cache state, it requests bus access. The bus controller manages these requests, allowing cores to share memory contents, invalidate or update cache lines, and synchronize their view of the shared memory state.

## **Features**
There are multiple pre compilation features available which can be enabled through uncommenting the various defines in the sim_source.h file.

-OPTIMIZATION_ON - An optimization for running only certain part of the core's code when we only want to check how it would react to a transaction on the bus. This is defined by default.

-RR_OPT - The code supports two implementations of the RR arbitrator, one which checks every CC if a core with gnt require a transaction, if it does not we do not check other cores, advance the CC and set the next core for gnt. This is the default implementation used. Another implementation is available in which if a core does not require a transaction we will continue to check if there are other cores which do require so.

-ALLOW_PARTIAL_ARGUMENTS - By default the code accepts only zero arguments or 27 arguments, if no arguments are given we will use default files in the same directory. By enabling this define we also support a case when only the inputs file are provided and default naming will be used for the output files.

-LINUX_MODE - The code support compilation on linux systems through gcc compiler (no other compilers have been tested but might work). This can be enabled either by uncommenting this define or simply by using the attached makefile which already defines this by default.

-DEBUG_ON - When defined provides detailed prints for the state of the pipe in each core, for debug purposes.

## **Part A - Core Implementation**

The core component is responsible for executing instructions while maintaining cache coherency with other cores in the system. Each core contains a 5-stage pipeline, local cache, and interfaces with a shared bus. The core must manage its internal state while participating in the cache coherency protocol.

The core receives inputs through the bus interface and memory system, processes instructions through its pipeline, and maintains cache coherency through the MESI protocol.

### Constants Defined in the Core's Header File
```c
#define NUM_OF_BLOCKS  64      Number of cache blocks
#define DSRAM_DEPTH    256     Depth of data cache
#define DSRAM_WIDTH    32      Width of cache entries in bits
#define BLOCK_SIZE     4       Size of cache block in words
#define NUM_OF_REGS    16      Number of registers
#define ADDR_WIDTH     20      Address width in bits
#define SET_WIDTH      6       Width of set index
#define TAG_WIDTH      12      Width of tag
#define OFFSET_WIDTH   2       Width of block offset
```

The constants are defined based on the architectural specifications of the multi-core processor, such as the size of caches, the number of registers, and the bit-width of addresses and cache components.



### **Core Functions**

The core component is responsible for executing instructions while maintaining cache coherency with other cores in the system. Each core contains a 5-stage pipeline, local cache, and interfaces with a shared bus. The core manages its internal state while participating in the cache coherency protocol.

The core receives inputs through the bus interface and memory system, processes instructions through its pipeline, and maintains cache coherency through the MESI protocol.

#### 1. Core Main Function Overview

##### `bus_cmd_s core(int core_id, int gnt, bus_cmd_s bus_cmd, int progress_clk, int clk, const char *output_files[], unsigned int mem[NUM_CORES][MEM_FILE_SIZE])`\

###### Function Description:

- Central function managing the entire core's operation

- Implements a complete 5-stage pipeline (Fetch, Decode, Execute, Memory, Writeback)

- Handles complex instruction processing and pipeline management

- Manages core-specific state, including:

    - Program Counter (PC)

    - Registers

    - Busy Register Tracking

    - Cache Operations

- Coordinates with other cores through bus interface

- Handles pipeline stalls and hazard resolution

- Manages trace file generation and performance statistics


###### Key Responsibilities:

- Fetch Stage:

    - Retrieves next instruction from memory

    - Manages program counter progression

- Decode Stage:

    - Parses instruction components

    - Detects and handles data hazards

    - Manages register busy states

    - Resolves branch instructions

- Execute Stage:

    - Performs arithmetic and logical operations

    - Calculates memory addresses

- Memory Stage:

    - Handles cache access

    - Manages memory read/write operations

    - Coordinates cache coherency

- Writeback Stage:

    - Updates register file

    - Clears busy states

    - Tracks instruction completion


###### Termination Conditions:

- Handles core halting

- Generates final statistics and output files

- Coordinates global system shutdown when all cores complete


###### Parameters:

- `core_id`: Unique identifier for the core

- `gnt`: Bus grant signal

- `bus_cmd`: Current bus command

- `progress_clk`: Clock progression indicator

- `clk`: Current clock cycle

- `output_files[]`: Array of output file names

- `mem[][]`: Main memory array


###### Returns:

- Bus command structure for system-wide coordination


#### 2. Pipeline Processing Functions


##### `instrc decode_line(const int line_dec, int registers[], int pc)` \

###### Function Description:

- Decodes a 32-bit instruction into its components

- Extracts opcode (bits 31-24)

- Extracts register fields rd (bits 23-20), rs (bits 19-16), rt (bits 15-12)

- Extracts immediate value (bits 11-0)

- Sets I-type flag if immediate value is used


###### Parameters:

- `line_dec`: 32-bit instruction to decode

- `registers[]`: Current register state

- `pc`: Program counter


###### Returns:

- Fully decoded instruction structure






##### `int execute_op(const instrc instrc, int registers[])`\

###### Function Description:

- Executes the decoded instruction

- Performs arithmetic, logical, or control operations

- Uses values from registers array

- Processes immediate values when required


###### Parameters:

- `instrc`: Decoded instruction structure

- `registers[]`: Current register state


###### Returns:

- Computation result






##### `const char* opcode_to_string(opcode_t opcode)`\

###### Function Description:

- Converts opcode to string representation

- Supports all implemented instructions

- Used in trace generation

###### Parameters:

- `opcode`: Opcode to convert

###### Returns:

- String representation of the opcode





#### 3. Pipeline Control Functions


##### `void progress_reg(register_line_s *reg)`\

###### Function Description:

- Updates pipeline registers between stages

- Copies instruction from D to Q registers

- Updates PC and data values

- Advances the pipeline state

###### Parameters:

- `reg`: Pointer to register line structure






##### `void stall_reg(register_line_s *reg)`\

###### Function Description:

- Handles pipeline stalls

- Preserves current instruction in pipeline stage

- Maintains PC and data values

- Used when pipeline needs to wait

###### Parameters:

- `reg`: Pointer to register line structure






#### 4. Memory and Cache Functions


##### `cache_query_rsp_s cache_query(int dsram[][BLOCK_SIZE], tsram_entry tsram[], int addr, opcode_t op, int data, int progress_clk)`\

###### Function Description:

- Queries the cache for a specific address

- Determines hitmiss status

- Manages cache states according to MESI protocol

###### Parameters:

- `dsram[][]`: Data cache array

- `tsram[]`: Tag store array

- `addr`: Memory address to query

- `op`: Operation type

- `data`: Data associated with operation

- `progress_clk`: Current clock cycle

###### Returns:

- Cache query response







##### `mem_rsp_s handle_mem(int dsram[][BLOCK_SIZE], tsram_entry tsram[], int addr, opcode_t op, int data, int progress_clk, cache_state_t* cache_state, core_state_t* core_state, bus_cmd_s bus, int gnt)`\

###### Function Description:

- Manages memory operations

- Coordinates between cache and bus interface

- Maintains coherency

- Handles memory requests

###### Parameters:

- `dsram[][]`: Data cache array

- `tsram[]`: Tag store array

- `addr`: Memory address

- `op`: Operation type

- `data`: Data associated with operation

- `progress_clk`: Current clock cycle

- `cache_state`: Pointer to cache state

- `core_state`: Pointer to core state

- `bus`: Bus command structure

- `gnt`: Grant signal

###### Returns:

- Memory operation response






#### 5. Register Management Functions


##### `int get_reg_val(int reg, int registers[], int imm)`\

###### Function Description:

- Retrieves register values

- Returns 0 if register is $zero (reg 0)

- Returns immediate value if register is $imm (reg 1)

- Returns register value for all other registers

###### Parameters:

- `reg`: Register number

- `registers[]`: Current register state

- `imm`: Immediate value

###### Returns:

- Register or immediate value




## **Part B - Cache Coherency**

The cache coherency mechanism implements the MESI protocol to maintain data consistency across all cores' caches. It manages the state transitions of cache lines and coordinates data sharing between cores through the bus interface.

### Cache States
```c
typedef enum {
    Invalid   = 0,     Line contains invalid data
    Shared    = 1,     Line shared across multiple caches
    Exclusive = 2,     Line exclusive to this cache
    Modified  = 3      Line modified in this cache
} mesi_state_t;
```

### **Cache Operation Functions**

#### `bus_routine_rsp_s bus_routine()`\

###### Function Description:

- Handles the bus protocol implementation for cache coherency

- Manages state transitions and data transfers between caches

###### Returns:

- Bus routine response structure





### **Cache State Management**

The cache coherency system tracks each cache line's state and manages transitions based on local and remote operations. When a core requests data, the system ensures proper state transitions and data transfers according to the MESI protocol.



## **Part C - Bus Interface**

The bus interface manages communication between cores and main memory, implementing the coherency protocol and arbitrating access to shared resources. It handles various types of bus commands and ensures proper data transfer between components.

### **Bus Operation**

The bus operates through a state machine that manages different types of transactions. It uses round-robin arbitration to grant bus access fairly among cores and coordinates data transfers between caches and main memory.

### **Constants Defined in the Bus Interface**
```c
typedef enum {
    kNoCmd,      No command
    kBusRd,      Bus read
    kBusRdX,     Bus read exclusive
    kFlush,      Cache flush
    kHalt        Halt operation
} bus_cmd_t;

typedef enum {
    kBusAvailable,     Bus is free
    kBusWaitMem,       Waiting for memory
    kBusFlush,         Flushing data
    kWaitCoreFlush     Waiting for core flush
} bus_state_t;
```

These enums define the possible bus commands and states, enabling proper coordination of memory operations and cache coherency.

### **Bus Interface Functions**

#### `int round_robin_arbitrator()`\

###### Function Description:

- Implements fair bus access among cores

- Rotates priority in a round-robin fashion

###### Returns:

- ID of the next core to receive bus access






#### `bus_cmd_s cores(bus_cmd_s bus_req, int priority_for_gnt, int gnt, int gnt_core_id, int progress_clk, int clk)`\

###### Function Description:

- Manages bus requests from all cores

- Coordinates access

- Maintains coherency protocol requirements

###### Parameters:

- Multiple parameters related to bus request and core state

###### Returns:

- Bus command structure





### Round Robin Arbitration Options

```c
#ifdef RR_OPT
    int i = 0;
    while (bus_req.bus_cmd == kNoCmd && i < 4)
    {
        gnt_core_id = round_robin_arbitrator();
        bus_req = cores(bus_req, priority, gnt, gnt_core_id,
        progress_clock, clk, output_files, mem_files);
        i++;
    }
#else
    gnt_core_id = round_robin_arbitrator();
#endif
```

Functionality:

- `RR_OPT` (Round Robin Option) provides an enhanced bus arbitration mechanism

- When defined, the arbitration process attempts to find a core with a bus command up to 4 times

- When undefined, uses a simple round-robin arbitration



## Part D - File Operations and IO Handling

### Input File Handling with Flexible Arguments

The project introduces a preprocessor directive to enhance input file handling flexibility:

#### ALLOW_PARTIAL_ARGUMENTS Directive

```c
#ifdef ALLOW_PARTIAL_ARGUMENTS
     We allow for including only the input files
     If one input file is missing, we will use the default naming
    if (argc < 6)
    {
        printf("Only %d input files provided instead of 5,
        using default naming for input output files", argc - 1);
    }
     If one output file name is missing, we will use the default naming
    else if (argc < 28)
    {
        printf("Only %d arguments provided instead of 27, using default
        naming for output filesn", argc - 1);
    }
    const char input_files = argc < 6 ? default_input_files : (const char )&argv[1];
    const char output_files = argc < 28 ? default_output_files : (const char )&argv[6];
#else
    if(argc < 28 && argc > 1) {
        printf("Error: Number of input files does not match the requirement.
        Expected 27 but got %dn", argc - 1);
        return 1;
    }
    const char input_files = argc < 28 ? default_input_files : (const char )&argv[1];
    const char output_files = argc < 28 ? default_output_files : (const char )&argv[6];
#endif
```

Functionality:


- `ALLOW_PARTIAL_ARGUMENTS` enables more flexible command-line argument handling

- When defined, the program can:

    - Accept fewer than 5 input files

    - Use default naming for missing input or output files

- When undefined, the program requires exactly 27 arguments

- Provides informative messages about missing arguments


### Memory Loading Functions

#### `int load_mem_files(unsigned int mem_files[][], char *file_names[])`\

###### Function Description:

- Loads instruction memory for multiple cores

- Reads hex-formatted instructions for each core from specified files

- Initializes instruction memory for each core

- Handles file reading errors and end-of-file conditions

###### Parameters:

- `mem_files[][]`: 2D array to store loaded memory contents

- `file_names[]`: Array of file names to load

###### Returns:

- Success (1) or failure (0) status of memory loading process







#### `int load_main_mem(const char *file_name, int lines[])`\

###### Function Description:

- Loads initial main memory state from a specified file

- Reads hex values from input file (typically memin.txt)

- Populates main memory array with read values

- Provides comprehensive error handling for file operations

###### Parameters:

- `file_name`: Path to the input memory file

- `lines[]`: Array to store loaded memory contents

###### Returns:

- Success (1) or failure (0) status of main memory loading






### Memory State Storage Functions

#### `void store_mem_to_file(const char *file_name, int mem_array[], int mem_array_size)`\

###### Function Description:

- Saves final memory state to a specified output file

- Writes memory contents in hexadecimal format

- Implements comprehensive error handling for file writing

- Ensures complete memory state preservation

###### Parameters:

- `file_name`: Path for the output memory file

- `mem_array[]`: Array containing memory contents

- `mem_array_size`: Size of the memory array






#### `void store_dsram_to_file(int core_id, int array[][], const char *output_files[])`\

###### Function Description:

- Creates and writes data cache contents for a specific core

- Generates dsramN.txt file for each core

- Organizes cache contents by blocks and words

- Outputs cache data in hexadecimal format

- Handles potential file creation and writing errors

###### Parameters:

- `core_id`: Identifier of the core

- `array[][]`: 2D array of cache data

- `output_files[]`: Array of output file names





#### `void store_tsram_to_file(int core_id, tsram_entry tsram[], const char *output_files[])`\

###### Function Description:

- Creates and writes tag store contents for a specific core

- Generates tsramN.txt file for each core

- Combines cache state and tag information

- Outputs tag store data in hexadecimal format

- Handles potential file creation and writing errors

###### Parameters:

- `core_id`: Identifier of the core

- `tsram[]`: Array of tag store entries

- `output_files[]`: Array of output file names





#### `void store_regs_to_file(int core_id, int regs[NUM_OF_REGS], const char *output_files[])`\

###### Function Description:

- Saves register states for a specific core

- Writes registers R2-R15 in hexadecimal format

- Creates per-core register output files

- Handles file creation and writing errors

###### Parameters:

- `core_id`: Identifier of the core

- `regs[NUM_OF_REGS]`: Array of register values

- `output_files[]`: Array of output file names





#### `void store_stats_to_file(int core_id, int clk, int instc, int rhit, int whit, int rmis, int wmis, int dec_stall, int mem_stall, const char *output_files[])`\

###### Function Description:

- Records and saves performance statistics for a specific core

- Captures execution cycle count

- Stores cache hitmiss statistics

- Records pipeline stall information

- Creates statistical output files for each core

###### Parameters:

- `core_id`: Identifier of the core

- `clk`: Total execution cycles

- `instc`: Instruction count

- `rhit`: Read hit count

- `whit`: Write hit count

- `rmis`: Read miss count

- `wmis`: Write miss count

- `dec_stall`: Decode stage stall count

- `mem_stall`: Memory stage stall count

- `output_files[]`: Array of output file names




### Trace and Debug Functions

#### `void append_trace_line(FILE *file, int clk, int fetch, instrc decode, instrc exec, instrc mem, instrc wb, int registers[])`\

###### Function Description:

- Records detailed pipeline execution state

- Logs instruction states in each pipeline stage

- Captures PC values in hexadecimal format

- Tracks register values

- Handles pipeline stall scenarios

###### Parameters:

- `file`: File pointer for trace output

- `clk`: Current clock cycle

- `fetch`: Fetch stage instruction

- `decode`: Decode stage instruction

- `exec`: Execute stage instruction

- `mem`: Memory stage instruction

- `wb`: Writeback stage instruction

- `registers[]`: Current register values






#### `FILE create_trace_files(const char *output_files[])`\

###### Function Description:

- Initializes trace file infrastructure

- Creates trace files for each core

- Manages file pointer allocation

- Implements error checking for file creation

###### Parameters:

- `output_files[]`: Array of trace file names

###### Returns:

- Array of file pointers







#### `void append_bus_trace_line(const char* file_name, int cycle, int bus_origid, int bus_cmd, int bus_addr, int bus_data, int bus_shared)`\

###### Function Description:

- Records detailed bus transaction information

- Logs bus command details

- Captures timing and transaction specifics

- Enables comprehensive bus operation tracing

###### Parameters:

- `file_name`: Trace file name

- `cycle`: Current clock cycle

- `bus_origid`: Origin core ID

- `bus_cmd`: Bus command type

- `bus_addr`: Transaction memory address

- `bus_data`: Transaction data

- `bus_shared`: Shared status flag



## Part E - Assembly Programs

The test programs demonstrate different aspects of the multi-core system's capabilities. Three programs were implemented to test various features of the architecture.

### 1. Synchronized Counter Program

This program implements a synchronized counting mechanism across four cores, demonstrating cache coherency and inter-core synchronization.

```assembly
# Initialize registers
add $r3, $zero, $imm, N    # Core ID = N (0-3)
add $r6, $zero, $imm, 128  # Loop bound
add $r2, $zero, $imm, 0    # Loop counter = 0

start:
    lw $r4, $zero, $zero, 0     # Check turn
    mul $R7, $R2, $imm, 4
    sub $R5, $R4, $R7, 0
    bne $imm, $r3, $r5, start  # Wait if not turn
```

The program coordinates core execution through a shared memory location, ensuring ordered access and demonstrating cache coherency protocol operation.

### 2. Serial Vector Addition

This program performs vector addition sequentially on one core while others remain idle, serving as a baseline for parallel implementation comparison.

```assembly
add $r14, $zero, $imm, 1024   # Number of iterations
add $r2, $zero, $zero         # First vector base
mul $r3, $r15, $imm, 4        # Second vector base
mul $r4, $r15, $imm, 8        # Result vector base

LOOP:                         # Main processing loop
    lw $r5-$r8, $r2, $zero-3    # Load first vector
    lw $r9-$r12, $r3, $zero-3   # Load second vector
    add $r5-$r8, $r5-$r8, $r9-$r12
    sw $r5-$r8, $r4, $zero-3    # Store results
```

The program demonstrates basic memory operations and cache usage patterns in a single-core context.

### 3. Parallel Vector Addition

This program implements parallel vector addition across all cores, demonstrating efficient multi-core utilization and memory system performance.

Memory organization across cores:
```
Core 0: 0     -> 4096  -> 8192    # First vector -> Second vector -> Result
Core 1: 1024  -> 5120  -> 9216
Core 2: 2048  -> 6144  -> 10240
Core 3: 3072  -> 7168  -> 11264
```

Each core operates on its own data segment, demonstrating:
- Parallel processing capabilities
- Cache coherency during parallel execution
- Memory system performance under multi-core load
- Efficient workload distribution

