#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014f4ca82ce0 .scope module, "uart_tx_controller" "uart_tx_controller" 2 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /INPUT 1 "i_Tx_Ready";
    .port_info 4 /OUTPUT 1 "o_Tx_Done";
    .port_info 5 /OUTPUT 1 "o_Tx_Active";
    .port_info 6 /OUTPUT 1 "o_Tx_Data";
P_0000014f4ca693e0 .param/l "UART_TX_DATA" 1 2 31, C4<010>;
P_0000014f4ca69418 .param/l "UART_TX_IDLE" 1 2 29, C4<000>;
P_0000014f4ca69450 .param/l "UART_TX_START" 1 2 30, C4<001>;
P_0000014f4ca69488 .param/l "UART_TX_STOP" 1 2 32, C4<011>;
L_0000014f4ca692c0 .functor BUFZ 1, v0000014f4ca6b530_0, C4<0>, C4<0>, C4<0>;
L_0000014f4ca6b710 .functor BUFZ 1, v0000014f4ca6b5d0_0, C4<0>, C4<0>, C4<0>;
L_0000014f4ca6b780 .functor BUFZ 1, v0000014f4ca6b490_0, C4<0>, C4<0>, C4<0>;
o0000014f4cabbfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014f4ca835d0_0 .net "clk", 0 0, o0000014f4cabbfb8;  0 drivers
o0000014f4cabbfe8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000014f4ca69220_0 .net "i_Tx_Byte", 7 0, o0000014f4cabbfe8;  0 drivers
o0000014f4cabc018 .functor BUFZ 1, C4<z>; HiZ drive
v0000014f4ca82e70_0 .net "i_Tx_Ready", 0 0, o0000014f4cabc018;  0 drivers
v0000014f4ca82f10_0 .net "o_Tx_Active", 0 0, L_0000014f4ca6b780;  1 drivers
v0000014f4ca82fb0_0 .net "o_Tx_Data", 0 0, L_0000014f4ca692c0;  1 drivers
v0000014f4ca83050_0 .net "o_Tx_Done", 0 0, L_0000014f4ca6b710;  1 drivers
v0000014f4ca830f0_0 .var "r_Bit_Index", 2 0;
v0000014f4ca6b3f0_0 .var "r_State", 2 0;
v0000014f4ca6b490_0 .var "r_Tx_Active", 0 0;
v0000014f4ca6b530_0 .var "r_Tx_Data", 0 0;
v0000014f4ca6b5d0_0 .var "r_Tx_Done", 0 0;
o0000014f4cabc1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014f4ca6b670_0 .net "reset_n", 0 0, o0000014f4cabc1c8;  0 drivers
E_0000014f4caa5680/0 .event negedge, v0000014f4ca6b670_0;
E_0000014f4caa5680/1 .event posedge, v0000014f4ca835d0_0;
E_0000014f4caa5680 .event/or E_0000014f4caa5680/0, E_0000014f4caa5680/1;
    .scope S_0000014f4ca82ce0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f4ca6b3f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f4ca830f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f4ca6b530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f4ca6b5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f4ca6b490_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000014f4ca82ce0;
T_1 ;
    %wait E_0000014f4caa5680;
    %load/vec4 v0000014f4ca6b670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca830f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f4ca6b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b490_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014f4ca6b3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f4ca6b530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca830f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b490_0, 0;
    %load/vec4 v0000014f4ca82e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f4ca6b490_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b530_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000014f4ca69220_0;
    %load/vec4 v0000014f4ca830f0_0;
    %part/u 1;
    %assign/vec4 v0000014f4ca6b530_0, 0;
    %load/vec4 v0000014f4ca830f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000014f4ca830f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014f4ca830f0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca830f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f4ca6b530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f4ca6b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f4ca6b490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f4ca6b3f0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "uart_Tx_controller.v";
