// Seed: 3053180286
module module_0;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri  id_3
);
  reg id_5, id_6, id_7, id_8;
  if (id_0) wire id_9;
  else string id_10 = "", id_11, id_12;
  wire id_13;
  id_14 :
  assert property (@(posedge 1'b0 or 1) 1)
  else;
  wire id_15;
  initial id_8 <= 1;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  module_0();
endmodule
