// Seed: 3617722700
module module_0 (
    input wand id_0,
    output wor id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri id_5
);
  tri1 id_7 = id_0;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    input uwire id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6
);
  uwire id_8;
  logic [7:0] id_9;
  assign id_8 = 1 == id_9[1'b0 : 1];
  module_0(
      id_3, id_0, id_4, id_3, id_5, id_4
  );
endmodule
