Loading plugins phase: Elapsed time ==> 0s.296ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -d CY8C4247LQI-BL483 -s C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.020ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RobotBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
======================================================================

======================================================================
Compiling:  RobotBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
======================================================================

======================================================================
Compiling:  RobotBLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 20 19:22:18 2019


======================================================================
Compiling:  RobotBLE.v
Program  :   vpp
Options  :    -yv2 -q10 RobotBLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 20 19:22:18 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RobotBLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RobotBLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 20 19:22:19 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RobotBLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 20 19:22:20 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_30
	\BLE:Net_55\
	\BLE_PWM:PWMUDB:km_run\
	\BLE_PWM:PWMUDB:ctrl_cmpmode2_2\
	\BLE_PWM:PWMUDB:ctrl_cmpmode2_1\
	\BLE_PWM:PWMUDB:ctrl_cmpmode2_0\
	\BLE_PWM:PWMUDB:ctrl_cmpmode1_2\
	\BLE_PWM:PWMUDB:ctrl_cmpmode1_1\
	\BLE_PWM:PWMUDB:ctrl_cmpmode1_0\
	\BLE_PWM:PWMUDB:capt_rising\
	\BLE_PWM:PWMUDB:capt_falling\
	\BLE_PWM:PWMUDB:trig_rise\
	\BLE_PWM:PWMUDB:trig_fall\
	\BLE_PWM:PWMUDB:sc_kill\
	\BLE_PWM:PWMUDB:min_kill\
	\BLE_PWM:PWMUDB:db_tc\
	\BLE_PWM:PWMUDB:dith_sel\
	\BLE_PWM:PWMUDB:compare2\
	Net_48
	Net_49
	Net_50
	\BLE_PWM:PWMUDB:MODULE_1:b_31\
	\BLE_PWM:PWMUDB:MODULE_1:b_30\
	\BLE_PWM:PWMUDB:MODULE_1:b_29\
	\BLE_PWM:PWMUDB:MODULE_1:b_28\
	\BLE_PWM:PWMUDB:MODULE_1:b_27\
	\BLE_PWM:PWMUDB:MODULE_1:b_26\
	\BLE_PWM:PWMUDB:MODULE_1:b_25\
	\BLE_PWM:PWMUDB:MODULE_1:b_24\
	\BLE_PWM:PWMUDB:MODULE_1:b_23\
	\BLE_PWM:PWMUDB:MODULE_1:b_22\
	\BLE_PWM:PWMUDB:MODULE_1:b_21\
	\BLE_PWM:PWMUDB:MODULE_1:b_20\
	\BLE_PWM:PWMUDB:MODULE_1:b_19\
	\BLE_PWM:PWMUDB:MODULE_1:b_18\
	\BLE_PWM:PWMUDB:MODULE_1:b_17\
	\BLE_PWM:PWMUDB:MODULE_1:b_16\
	\BLE_PWM:PWMUDB:MODULE_1:b_15\
	\BLE_PWM:PWMUDB:MODULE_1:b_14\
	\BLE_PWM:PWMUDB:MODULE_1:b_13\
	\BLE_PWM:PWMUDB:MODULE_1:b_12\
	\BLE_PWM:PWMUDB:MODULE_1:b_11\
	\BLE_PWM:PWMUDB:MODULE_1:b_10\
	\BLE_PWM:PWMUDB:MODULE_1:b_9\
	\BLE_PWM:PWMUDB:MODULE_1:b_8\
	\BLE_PWM:PWMUDB:MODULE_1:b_7\
	\BLE_PWM:PWMUDB:MODULE_1:b_6\
	\BLE_PWM:PWMUDB:MODULE_1:b_5\
	\BLE_PWM:PWMUDB:MODULE_1:b_4\
	\BLE_PWM:PWMUDB:MODULE_1:b_3\
	\BLE_PWM:PWMUDB:MODULE_1:b_2\
	\BLE_PWM:PWMUDB:MODULE_1:b_1\
	\BLE_PWM:PWMUDB:MODULE_1:b_0\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BLE_PWM:Net_139\
	\BLE_PWM:Net_138\
	\BLE_PWM:Net_183\
	\BLE_PWM:Net_181\
	Net_246
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\

    Synthesized names
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 151 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RIGHT_MOTOR:Net_66\ to \RIGHT_MOTOR:Net_75\
Aliasing \RIGHT_MOTOR:Net_82\ to \RIGHT_MOTOR:Net_75\
Aliasing \RIGHT_MOTOR:Net_72\ to \RIGHT_MOTOR:Net_75\
Aliasing tmpOE__Linea_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing zero to \RIGHT_MOTOR:Net_75\
Aliasing one to \RIGHT_MOTOR:Net_69\
Aliasing \BLE_PWM:Net_180\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:hwCapture\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:Net_178\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:trig_out\ to \RIGHT_MOTOR:Net_69\
Aliasing \BLE_PWM:PWMUDB:runmode_enable\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:Net_179\ to \RIGHT_MOTOR:Net_69\
Aliasing \BLE_PWM:PWMUDB:ltch_kill_reg\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:ltch_kill_reg\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:km_tc\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:min_kill_reg\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:min_kill_reg\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:final_kill\ to \RIGHT_MOTOR:Net_69\
Aliasing \BLE_PWM:PWMUDB:dith_count_1\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:dith_count_1\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:dith_count_0\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:dith_count_0\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:status_6\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:status_4\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:cmp2\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:cmp1_status_reg\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:cmp1_status_reg\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:cmp2_status_reg\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:cmp2_status_reg\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:final_kill_reg\\R\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:final_kill_reg\\S\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:cs_addr_0\ to \BLE_PWM:PWMUDB:runmode_enable\\R\
Aliasing \BLE_PWM:PWMUDB:pwm1_i\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:pwm2_i\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \RIGHT_MOTOR:Net_75\
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \RIGHT_MOTOR:Net_69\
Aliasing Net_46 to \RIGHT_MOTOR:Net_75\
Aliasing tmpOE__blue_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__ENA_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__ENB_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__IN1_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__IN2_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__IN3_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__IN4_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__green_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing \ROOMBA_PWM:Net_81\ to \BLE_PWM:Net_68\
Aliasing \ROOMBA_PWM:Net_75\ to \RIGHT_MOTOR:Net_75\
Aliasing \ROOMBA_PWM:Net_69\ to \RIGHT_MOTOR:Net_69\
Aliasing \ROOMBA_PWM:Net_66\ to \RIGHT_MOTOR:Net_75\
Aliasing \ROOMBA_PWM:Net_82\ to \RIGHT_MOTOR:Net_75\
Aliasing \ROOMBA_PWM:Net_72\ to \RIGHT_MOTOR:Net_75\
Aliasing \Timer_sensor:Net_69\ to \RIGHT_MOTOR:Net_69\
Aliasing \Timer_sensor:Net_66\ to \Timer_sensor:Net_75\
Aliasing \Timer_sensor:Net_82\ to \Timer_sensor:Net_75\
Aliasing \Timer_sensor:Net_72\ to \Timer_sensor:Net_75\
Aliasing tmpOE__Echo_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__Trigger_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing \SPIM:BSPIM:pol_supprt\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:tx_status_5\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:rx_status_3\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:rx_status_2\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:rx_status_1\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:rx_status_0\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:Net_289\ to \RIGHT_MOTOR:Net_75\
Aliasing tmpOE__MISO_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__DIN_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__CLK_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing tmpOE__CS_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing \LEFT_MOTOR:Net_81\ to \RIGHT_MOTOR:Net_81\
Aliasing \LEFT_MOTOR:Net_75\ to \RIGHT_MOTOR:Net_75\
Aliasing \LEFT_MOTOR:Net_69\ to \RIGHT_MOTOR:Net_69\
Aliasing \LEFT_MOTOR:Net_66\ to \RIGHT_MOTOR:Net_75\
Aliasing \LEFT_MOTOR:Net_82\ to \RIGHT_MOTOR:Net_75\
Aliasing \LEFT_MOTOR:Net_72\ to \RIGHT_MOTOR:Net_75\
Aliasing tmpOE__Seg_net_0 to \RIGHT_MOTOR:Net_69\
Aliasing \BLE_PWM:PWMUDB:prevCompare1\\D\ to \BLE_PWM:PWMUDB:pwm_temp\
Aliasing \BLE_PWM:PWMUDB:tc_i_reg\\D\ to \BLE_PWM:PWMUDB:status_2\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to \RIGHT_MOTOR:Net_75\
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Removing Lhs of wire \RIGHT_MOTOR:Net_81\[1] = Net_29[13]
Removing Lhs of wire \RIGHT_MOTOR:Net_66\[4] = \RIGHT_MOTOR:Net_75\[2]
Removing Lhs of wire \RIGHT_MOTOR:Net_82\[5] = \RIGHT_MOTOR:Net_75\[2]
Removing Lhs of wire \RIGHT_MOTOR:Net_72\[6] = \RIGHT_MOTOR:Net_75\[2]
Removing Rhs of wire tmpOE__Linea_net_0[15] = \RIGHT_MOTOR:Net_69\[3]
Removing Rhs of wire zero[16] = \RIGHT_MOTOR:Net_75\[2]
Removing Lhs of wire one[20] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:Net_68\[34] = Net_62[362]
Removing Lhs of wire \BLE_PWM:PWMUDB:ctrl_enable\[45] = \BLE_PWM:PWMUDB:control_7\[37]
Removing Lhs of wire \BLE_PWM:Net_180\[53] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:hwCapture\[56] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:hwEnable\[57] = \BLE_PWM:PWMUDB:control_7\[37]
Removing Lhs of wire \BLE_PWM:Net_178\[59] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:trig_out\[62] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:runmode_enable\\R\[64] = \BLE_PWM:Net_186\[65]
Removing Lhs of wire \BLE_PWM:Net_186\[65] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:runmode_enable\\S\[66] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:final_enable\[67] = \BLE_PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \BLE_PWM:Net_179\[70] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:ltch_kill_reg\\R\[72] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:ltch_kill_reg\\S\[73] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:km_tc\[74] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:min_kill_reg\\R\[75] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:min_kill_reg\\S\[76] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:final_kill\[79] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[82] = \BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[321]
Removing Lhs of wire \BLE_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[84] = \BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[322]
Removing Lhs of wire \BLE_PWM:PWMUDB:dith_count_1\\R\[85] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:dith_count_1\\S\[86] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:dith_count_0\\R\[87] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:dith_count_0\\S\[88] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:status_6\[91] = zero[16]
Removing Rhs of wire \BLE_PWM:PWMUDB:status_5\[92] = \BLE_PWM:PWMUDB:final_kill_reg\[106]
Removing Lhs of wire \BLE_PWM:PWMUDB:status_4\[93] = zero[16]
Removing Rhs of wire \BLE_PWM:PWMUDB:status_3\[94] = \BLE_PWM:PWMUDB:fifo_full\[113]
Removing Rhs of wire \BLE_PWM:PWMUDB:status_1\[96] = \BLE_PWM:PWMUDB:cmp2_status_reg\[105]
Removing Rhs of wire \BLE_PWM:PWMUDB:status_0\[97] = \BLE_PWM:PWMUDB:cmp1_status_reg\[104]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp2_status\[102] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp2\[103] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp1_status_reg\\R\[107] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp1_status_reg\\S\[108] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp2_status_reg\\R\[109] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp2_status_reg\\S\[110] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:final_kill_reg\\R\[111] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:final_kill_reg\\S\[112] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:cs_addr_2\[114] = \BLE_PWM:PWMUDB:tc_i\[69]
Removing Lhs of wire \BLE_PWM:PWMUDB:cs_addr_1\[115] = \BLE_PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \BLE_PWM:PWMUDB:cs_addr_0\[116] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:compare1\[149] = \BLE_PWM:PWMUDB:cmp1_less\[120]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm1_i\[154] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm2_i\[156] = zero[16]
Removing Rhs of wire Net_64[159] = \BLE_PWM:PWMUDB:pwm_i_reg\[151]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm_temp\[162] = \BLE_PWM:PWMUDB:cmp1\[100]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[203] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[204] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[205] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[206] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[207] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[208] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[209] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[210] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[211] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[212] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[213] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[214] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[215] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[216] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[217] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[218] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[219] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[220] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[221] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[222] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[223] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[224] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[225] = \BLE_PWM:PWMUDB:MODIN1_1\[226]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODIN1_1\[226] = \BLE_PWM:PWMUDB:dith_count_1\[81]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[227] = \BLE_PWM:PWMUDB:MODIN1_0\[228]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODIN1_0\[228] = \BLE_PWM:PWMUDB:dith_count_0\[83]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[360] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[361] = tmpOE__Linea_net_0[15]
Removing Lhs of wire Net_46[368] = zero[16]
Removing Lhs of wire tmpOE__blue_net_0[372] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__ENA_net_0[378] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__ENB_net_0[385] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__IN1_net_0[391] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__IN2_net_0[397] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__IN3_net_0[403] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__IN4_net_0[409] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__green_net_0[415] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \ROOMBA_PWM:Net_81\[422] = Net_62[362]
Removing Lhs of wire \ROOMBA_PWM:Net_75\[423] = zero[16]
Removing Lhs of wire \ROOMBA_PWM:Net_69\[424] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \ROOMBA_PWM:Net_66\[425] = zero[16]
Removing Lhs of wire \ROOMBA_PWM:Net_82\[426] = zero[16]
Removing Lhs of wire \ROOMBA_PWM:Net_72\[427] = zero[16]
Removing Lhs of wire \Timer_sensor:Net_81\[434] = Net_206[447]
Removing Lhs of wire \Timer_sensor:Net_75\[435] = Net_193[446]
Removing Lhs of wire \Timer_sensor:Net_69\[436] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \Timer_sensor:Net_66\[437] = Net_193[446]
Removing Lhs of wire \Timer_sensor:Net_82\[438] = Net_193[446]
Removing Lhs of wire \Timer_sensor:Net_72\[439] = Net_193[446]
Removing Lhs of wire tmpOE__Echo_net_0[449] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__Trigger_net_0[455] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \SPIM:Net_276\[461] = Net_213[462]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[467] = \SPIM:BSPIM:dpcounter_one\[468]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[469] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[470] = \SPIM:Net_244\[471]
Removing Lhs of wire \SPIM:Net_244\[471] = Net_212[612]
Removing Rhs of wire Net_209[475] = \SPIM:BSPIM:mosi_reg\[476]
Removing Rhs of wire \SPIM:BSPIM:mosi_from_dp\[482] = \SPIM:BSPIM:mosi_from_dpL\[595]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[498] = \SPIM:BSPIM:dpMOSI_fifo_empty\[499]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[500] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[501]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[502] = \SPIM:BSPIM:load_rx_data\[467]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[504] = \SPIM:BSPIM:dpMISO_fifo_full\[505]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[506] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[507]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[509] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[510] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[511] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[512] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[513] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[514] = zero[16]
Removing Lhs of wire \SPIM:Net_273\[524] = zero[16]
Removing Lhs of wire \SPIM:Net_289\[614] = zero[16]
Removing Lhs of wire tmpOE__MISO_net_0[617] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__DIN_net_0[622] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__CLK_net_0[628] = tmpOE__Linea_net_0[15]
Removing Lhs of wire tmpOE__CS_net_0[634] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \LEFT_MOTOR:Net_81\[640] = Net_29[13]
Removing Lhs of wire \LEFT_MOTOR:Net_75\[641] = zero[16]
Removing Lhs of wire \LEFT_MOTOR:Net_69\[642] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \LEFT_MOTOR:Net_66\[643] = zero[16]
Removing Lhs of wire \LEFT_MOTOR:Net_82\[644] = zero[16]
Removing Lhs of wire \LEFT_MOTOR:Net_72\[645] = zero[16]
Removing Lhs of wire tmpOE__Seg_net_0[652] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:prevCapture\\D\[658] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:trig_last\\D\[659] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:prevCompare1\\D\[665] = \BLE_PWM:PWMUDB:cmp1\[100]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp1_status_reg\\D\[666] = \BLE_PWM:PWMUDB:cmp1_status\[101]
Removing Lhs of wire \BLE_PWM:PWMUDB:cmp2_status_reg\\D\[667] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm_i_reg\\D\[669] = \BLE_PWM:PWMUDB:pwm_i\[152]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm1_i_reg\\D\[670] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:pwm2_i_reg\\D\[671] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:tc_i_reg\\D\[672] = \BLE_PWM:PWMUDB:status_2\[95]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[673] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[679] = zero[16]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[681] = \SPIM:BSPIM:load_rx_data\[467]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[682] = \SPIM:BSPIM:mosi_from_dp\[482]

------------------------------------------------------
Aliased 0 equations, 148 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Linea_net_0' (cost = 0):
tmpOE__Linea_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:cmp1\' (cost = 0):
\BLE_PWM:PWMUDB:cmp1\ <= (\BLE_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLE_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \BLE_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLE_PWM:PWMUDB:dith_count_1\ and \BLE_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \BLE_PWM:PWMUDB:dith_count_0\ and \BLE_PWM:PWMUDB:dith_count_1\)
	OR (not \BLE_PWM:PWMUDB:dith_count_1\ and \BLE_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BLE_PWM:PWMUDB:final_capture\ to zero
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLE_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Linea_net_0
Aliasing \BLE_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Linea_net_0
Aliasing \BLE_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \BLE_PWM:PWMUDB:final_capture\[118] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[331] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[341] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[351] = zero[16]
Removing Lhs of wire \BLE_PWM:PWMUDB:min_kill_reg\\D\[657] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:runmode_enable\\D\[660] = \BLE_PWM:PWMUDB:control_7\[37]
Removing Lhs of wire \BLE_PWM:PWMUDB:ltch_kill_reg\\D\[662] = tmpOE__Linea_net_0[15]
Removing Lhs of wire \BLE_PWM:PWMUDB:final_kill_reg\\D\[668] = zero[16]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.757ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 20 May 2019 19:22:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -d CY8C4247LQI-BL483 RobotBLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLE_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \BLE_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLE_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLE_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BLE_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BLE_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLE_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_213_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_3'. Signal=Net_206_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_29_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_29_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_62_ff10
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_62_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BLE_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Linea(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea(0)__PA ,
            pad => Linea(0)_PAD );
        Properties:
        {
        }

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            pin_input => Net_64 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENA(0)__PA ,
            pin_input => Net_229 ,
            pad => ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENB(0)__PA ,
            pin_input => Net_132 ,
            pad => ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1(0)__PA ,
            pad => IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2(0)__PA ,
            pad => IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN3(0)__PA ,
            pad => IN3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN4(0)__PA ,
            pad => IN4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => green(0)__PA ,
            pin_input => Net_179 ,
            pad => green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_193 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_212 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIN(0)__PA ,
            pin_input => Net_209 ,
            pad => DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK(0)__PA ,
            pin_input => Net_210 ,
            pad => CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(0)__PA ,
            pin_input => Net_211 ,
            pad => CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\BLE_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:runmode_enable\ * \BLE_PWM:PWMUDB:tc_i\
        );
        Output = \BLE_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\BLE_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:control_7\
        );
        Output = \BLE_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\BLE_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = \BLE_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BLE_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLE_PWM:PWMUDB:prevCompare1\ * \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = \BLE_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:runmode_enable\ * \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)

    MacroCell: Name=Net_209, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_209 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_209 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_211, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_211
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_211
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_211
        );
        Output = Net_211 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_210, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_210
        );
        Output = Net_210 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BLE_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_62_digital ,
            cs_addr_2 => \BLE_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLE_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \BLE_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \BLE_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BLE_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_213_digital ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_212 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_213_digital ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_212 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
            chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BLE_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_62_digital ,
            status_3 => \BLE_PWM:PWMUDB:status_3\ ,
            status_2 => \BLE_PWM:PWMUDB:status_2\ ,
            status_0 => \BLE_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_213_digital ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_217 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_213_digital ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_215 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\BLE_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_62_digital ,
            control_7 => \BLE_PWM:PWMUDB:control_7\ ,
            control_6 => \BLE_PWM:PWMUDB:control_6\ ,
            control_5 => \BLE_PWM:PWMUDB:control_5\ ,
            control_4 => \BLE_PWM:PWMUDB:control_4\ ,
            control_3 => \BLE_PWM:PWMUDB:control_3\ ,
            control_2 => \BLE_PWM:PWMUDB:control_2\ ,
            control_1 => \BLE_PWM:PWMUDB:control_1\ ,
            control_0 => \BLE_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_213_digital ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_197 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_215 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   20 :   18 :   38 : 52.63 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   18 :   14 :   32 : 56.25 %
  Unique P-terms              :   38 :   26 :   64 : 59.38 %
  Total P-terms               :   43 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.172ms
Tech Mapping phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Linea(0)                            : [IOP=(0)][IoId=(0)]                
blue(0)                             : [IOP=(3)][IoId=(7)]                
ENA(0)                              : [IOP=(3)][IoId=(0)]                
ENB(0)                              : [IOP=(2)][IoId=(0)]                
IN1(0)                              : [IOP=(2)][IoId=(1)]                
IN2(0)                              : [IOP=(3)][IoId=(1)]                
IN3(0)                              : [IOP=(2)][IoId=(2)]                
IN4(0)                              : [IOP=(3)][IoId=(2)]                
green(0)                            : [IOP=(3)][IoId=(6)]                
Echo(0)                             : [IOP=(1)][IoId=(0)]                
Trigger(0)                          : [IOP=(1)][IoId=(1)]                
MISO(0)                             : [IOP=(1)][IoId=(7)]                
DIN(0)                              : [IOP=(0)][IoId=(5)]                
CLK(0)                              : [IOP=(0)][IoId=(2)]                
CS(0)                               : [IOP=(0)][IoId=(4)]                
Seg(0)                              : [IOP=(0)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   
\ROOMBA_PWM:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,3)]               
\LEFT_MOTOR:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,0)]               
\RIGHT_MOTOR:cy_m0s8_tcpwm_1\       : TCPWM_[FFB(TCPWM,1)]               
\Timer_sensor:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,2)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1880953s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.536ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0011861 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.83
                   Pterms :            6.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_213_digital ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_212 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
        chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_213_digital ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_217 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:runmode_enable\ * \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLE_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = \BLE_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLE_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLE_PWM:PWMUDB:prevCompare1\ * \BLE_PWM:PWMUDB:cmp1_less\
        );
        Output = \BLE_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLE_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:control_7\
        );
        Output = \BLE_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_213_digital ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_215 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_209, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_209 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_209 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_213_digital ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_212 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_213_digital ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_210, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_210
        );
        Output = Net_210 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_211, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_213_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_211
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_211
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_211
        );
        Output = Net_211 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLE_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLE_PWM:PWMUDB:runmode_enable\ * \BLE_PWM:PWMUDB:tc_i\
        );
        Output = \BLE_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLE_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_62_digital ,
        cs_addr_2 => \BLE_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLE_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \BLE_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \BLE_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BLE_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BLE_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_62_digital ,
        status_3 => \BLE_PWM:PWMUDB:status_3\ ,
        status_2 => \BLE_PWM:PWMUDB:status_2\ ,
        status_0 => \BLE_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLE_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_62_digital ,
        control_7 => \BLE_PWM:PWMUDB:control_7\ ,
        control_6 => \BLE_PWM:PWMUDB:control_6\ ,
        control_5 => \BLE_PWM:PWMUDB:control_5\ ,
        control_4 => \BLE_PWM:PWMUDB:control_4\ ,
        control_3 => \BLE_PWM:PWMUDB:control_3\ ,
        control_2 => \BLE_PWM:PWMUDB:control_2\ ,
        control_1 => \BLE_PWM:PWMUDB:control_1\ ,
        control_0 => \BLE_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_215 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_197 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Linea(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea(0)__PA ,
        pad => Linea(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK(0)__PA ,
        pin_input => Net_210 ,
        pad => CLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(0)__PA ,
        pin_input => Net_211 ,
        pad => CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIN(0)__PA ,
        pin_input => Net_209 ,
        pad => DIN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_193 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_212 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENB(0)__PA ,
        pin_input => Net_132 ,
        pad => ENB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1(0)__PA ,
        pad => IN1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN3(0)__PA ,
        pad => IN3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENA(0)__PA ,
        pin_input => Net_229 ,
        pad => ENA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2(0)__PA ,
        pad => IN2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN4(0)__PA ,
        pad => IN4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => green(0)__PA ,
        pin_input => Net_179 ,
        pad => green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        pin_input => Net_64 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_7 => Net_206_ff7 ,
            ff_div_8 => Net_29_ff8 ,
            ff_div_9 => Net_29_ff9 ,
            ff_div_10 => Net_62_ff10 ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_sensor:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_206_ff7 ,
            capture => Net_193 ,
            count => tmpOE__Linea_net_0 ,
            reload => Net_193 ,
            stop => Net_193 ,
            start => Net_193 ,
            tr_underflow => Net_199 ,
            tr_overflow => Net_198 ,
            tr_compare_match => Net_200 ,
            line => Net_201 ,
            line_compl => Net_202 ,
            interrupt => Net_197 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\RIGHT_MOTOR:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_29_ff9 ,
            capture => zero ,
            count => tmpOE__Linea_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_239 ,
            tr_overflow => Net_238 ,
            tr_compare_match => Net_240 ,
            line => Net_132 ,
            line_compl => Net_241 ,
            interrupt => Net_237 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\LEFT_MOTOR:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_29_ff8 ,
            capture => zero ,
            count => tmpOE__Linea_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_227 ,
            tr_overflow => Net_226 ,
            tr_compare_match => Net_228 ,
            line => Net_229 ,
            line_compl => Net_230 ,
            interrupt => Net_225 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\ROOMBA_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_62_ff10 ,
            capture => zero ,
            count => tmpOE__Linea_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_187 ,
            tr_overflow => Net_186 ,
            tr_compare_match => Net_188 ,
            line => Net_179 ,
            line_compl => Net_190 ,
            interrupt => Net_185 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_213_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_62_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_31 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Linea(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     Seg(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     CLK(0) | In(Net_210)
     |   4 |     * |      NONE |         CMOS_OUT |      CS(0) | In(Net_211)
     |   5 |     * |      NONE |         CMOS_OUT |     DIN(0) | In(Net_209)
-----+-----+-------+-----------+------------------+------------+------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Echo(0) | FB(Net_193)
     |   1 |     * |      NONE |         CMOS_OUT | Trigger(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    MISO(0) | FB(Net_212)
-----+-----+-------+-----------+------------------+------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     ENB(0) | In(Net_132)
     |   1 |     * |      NONE |         CMOS_OUT |     IN1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     IN3(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     ENA(0) | In(Net_229)
     |   1 |     * |      NONE |         CMOS_OUT |     IN2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     IN4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   green(0) | In(Net_179)
     |   7 |     * |      NONE |         CMOS_OUT |    blue(0) | In(Net_64)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.094ms
Digital Placement phase: Elapsed time ==> 1s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/128k/route_arch-rrg.cydata" --vh2-path "RobotBLE_r.vh2" --pcf-path "RobotBLE.pco" --des-name "RobotBLE" --dsf-path "RobotBLE.dsf" --sdc-path "RobotBLE.sdc" --lib-path "RobotBLE_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RobotBLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.425ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.345ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.346ms
API generation phase: Elapsed time ==> 2s.818ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.011ms
