[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder|Adder>io_Cout",
    "sources":[
      "~Adder|Adder>io_A",
      "~Adder|Adder>io_B",
      "~Adder|Adder>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder|Adder>io_Sum",
    "sources":[
      "~Adder|Adder>io_A",
      "~Adder|Adder>io_B",
      "~Adder|Adder>io_Cin"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/examples/Adder"
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"Adder"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Adder"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/examples/Adder"
  }
]