# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../control_unit.vhd" \
"../../../../../demux_1_2.vhd" \
"../../../../../mux_2_1.vhd" \
"../../../../../omega_network.vhd" \
"../../../../../switch.vhd" \
"../../../../../omega_network_tb.vhd" \

# Do not sort compile order
nosort
