## The Intel IA-64 Architecture and Itanium Processor

> ## Intel IA-64 体系结构和 Itanium 处理器

This section is an overview of the Intel IA-64 architecture, the most advanced VLIW-style processor, and its implementation in the Itanium processor.

> 本节是 Intel IA-64 体系结构，最先进的 VLIW 风格处理器及其在 ITANIUM 处理器中的实现的概述。

### The Intel IA-64 Instruction Set Architecture

> ###英特尔 IA-64 指令集体系结构

The IA-64 is a RISC-style, register-register instruction set, but with many novel features designed to support compiler-based exploitation of ILP. Our focus here is on the unique aspects of the IA-64 ISA. Most of these aspects have been dis- cussed already in this appendix, including predication, compiler-based parallelism detection, and support for memory reference speculation.

> IA-64 是 RISC 风格的注册注册指令集，但具有许多新颖的功能，旨在支持基于编译器的 ILP 的利用。我们的重点是 IA-64 ISA 的独特方面。这些方面大多数已经在本附录中引起了讨论，包括谓词，基于编译器的并行性检测以及对内存参考推测的支持。

When they announced the IA-64 architecture, HP and Intel introduced the term EPIC (Explicitly Parallel Instruction Computer) to distinguish this new architec- tural approach from the earlier VLIW architectures and from other RISC architec- tures. Although VLIW and EPIC architectures share many features, the EPIC approach includes several concepts that extend the earlier VLIW approach. These extensions fall into two main areas:

> 当他们宣布 IA-64 体系结构时，HP 和 Intel 引入了 Epic 一词（明确的并行指令计算机），以将这种新的体系清单与早期的 VLIW 架构和其他 RISC Architectures 区分开。尽管 VLIW 和 EPIC 体系结构具有许多功能，但 Epic 方法包括了一些扩展了早期 VLIW 方法的概念。这些扩展属于两个主要领域：

1. EPIC has greater flexibility in indicating parallelism among instructions and in instruction formats. Rather than relying on a fixed instruction format where all operations in the instruction must be capable of being executed in parallel and where the format is completely rigid, EPIC uses explicit indicators of possible instruction dependence as well as a variety of instruction formats. This EPIC approach can express parallelism more flexibly than the more rigid VLIW method and can reduce the increases in code size caused by the typically inflex- ible VLIW instruction format.

> 1. EPIC 在指示指示和指令格式之间的并行性方面具有更大的灵活性。Epic 不是依靠固定的指令格式，即指令中的所有操作必须能够并行执行并且格式完全是刚性的，而是使用明确的指示指示指示依赖性以及各种说明格式。这种史诗般的方法可以比更刚性的 VLIW 方法更灵活地表达并行性，并且可以减少典型的 Inflex-Ible-Ible VLIW 指令格式引起的代码大小的增加。

2. EPIC has more extensive support for software speculation than the earlier VLIW schemes that had only minimal support.

> 2. EPIC 比仅具有最小支持的 VLIW 方案更广泛地支持软件投机。

In addition, the IA-64 architecture includes a variety of features to improve perfor- mance, such as register windows and a rotating floating-point register (FPR) stack.

> 此外，IA-64 体系结构还包括各种功能来提高性能，例如寄存器窗口和旋转的浮点寄存器（For）堆栈。

##### _The IA-64 Register Model_

> ##### _ IA-64 寄存器模型_

The components of the IA-64 register state are

> IA-64 寄存器状态的组件是

- 128 64-bit general-purpose registers, which as we will see shortly are actually 65 bits wide

> -128 64 位通用登记册，正如我们不久后所看到的，实际上是 65 位宽

- 128 82-bit floating-point registers, which provide two extra exponent bits over the standard 80-bit IEEE format

> -128 82 位浮点寄存器，在标准的 80 位 IEEE 格式上提供两个额外的指数位

- 64 1-bit predicate registers

> -64 1 位谓词寄存器

- 8 64-bit branch registers, which are used for indirect branches

> -8 64 位分支寄存器，用于间接分支

- A variety of registers used for system control, memory mapping, performance counters, and communication with the OS

> - 用于系统控制，内存映射，性能计数器以及与 OS 通信的各种寄存器

The integer registers are configured to help accelerate procedure calls using a register stack mechanism similar to that developed in the Berkeley RISC-I proces- sor and used in the SPARC architecture. Registers 0 to 31 are always accessible and are addressed as 0 to 31. Registers 32 to 128 are used as a register stack, and each procedure is allocated a set of registers (from 0 to 96) for its use. The new register stack frame is created for a called procedure by renaming the registers in hardware; a special register called the current frame pointer (CFM) points to the set of registers to be used by a given procedure. The frame consists of two parts: the local area and the output area. The local area is used for local storage, while the output area is used to pass values to any called procedure. The alloc instruc- tion specifies the size of these areas. Only the integer registers have register stack support.

> 整数寄存器配置为使用类似于伯克利 RISC I Process-Sor 中开发的寄存器堆栈机制来帮助加速程序调用，并在 SPARC 体系结构中使用。寄存器 0 至 31 始终可访问，并以 0 到 31 的态度解决。寄存器 32 至 128 用作寄存器堆栈，每个过程都分配了一组寄存器（从 0 到 96）供其使用。新的寄存器堆栈框架是为一种称为过程创建的，通过将寄存器重命名在硬件中；一个称为当前帧指针（CFM）的特殊寄存器指向给定过程要使用的寄存器集。框架由两个部分组成：局部区域和输出区域。局部区域用于本地存储，而输出区域则用于将值传递给任何称为过程。同种仪器指定这些区域的大小。只有整数寄存器具有寄存器堆栈支持。

On a procedure call, the CFM pointer is updated so that R32 of the called pro- cedure points to the first register of the output area of the called procedure. This update enables the parameters of the caller to be passed into the addressable reg- isters of the callee. The callee executes an alloc instruction to allocate both the number of required local registers, which include the output registers of the caller, and the number of output registers needed for parameter passing to a called pro- cedure. Special load and store instructions are available for saving and restoring the register stack, and special hardware (called the _register stack engine_) handles over- flow of the register stack.

> 在一个过程调用中，更新了 CFM 指针，以便将调用程序的 R32 指向所谓的过程的输出区域的第一个寄存器。此更新使呼叫者的参数可以传递到 Callee 的可寻址重分中。CALLEE 执行一项异载指令，以分配所需的本地寄存器的数量，其中包括呼叫者的输出寄存器，以及传递到所谓的 Procedure 所需的输出寄存器数。特殊的负载和商店说明可用于保存和还原寄存器堆栈，而特殊硬件（称为_register stack Engine_）处理寄存器堆栈的过度流程。

In addition to the integer registers, there are three other sets of registers: the floating-point registers, the predicate registers, and the branch registers. The floating-point registers are used for floating-point data, and the branch registers are used to hold branch destination addresses for indirect branches. The predication registers hold predicates, which control the execution of predicated instructions; we describe the predication mechanism later in this section.

> 除了整数寄存器外，还有另外三组寄存器：浮点寄存器，谓词寄存器和分支寄存器。浮点寄存器用于浮点数据，分支寄存器用于保留间接分支的分支目标地址。谓词寄存器持有谓词，该谓词控制了谓词指示的执行；我们将在本节稍后描述鉴定机制。

Both the integer and floating-point registers support register rotation for reg- isters 32 to 128. Register rotation is designed to ease the task of allocating registers in software-pipelined loops, a problem that we discussed in [Section H.3](#scheduling-and-structuring-code-for-parallelism). In addi- tion, when combined with the use of predication, it is possible to avoid the need for unrolling and for separate prologue and epilogue code for a software-pipelined loop. This capability reduces the code expansion incurred to use software pipelin- ing and makes the technique usable for loops with smaller numbers of iterations, where the overheads would traditionally negate many of the advantages.

> 整数和浮点寄存器都支持登记寄存器 32 至 128。寄存器旋转旨在简化在软件封面循环中分配寄存器的任务，我们在[H.3]（＃＃e 节）中讨论了一个问题（＃调度和结构代码 - 平行性）。此外，当结合使用预测时，可以避免进行展开，并需要单独的序言和结语代码，以进行软件流行循环。这种能力降低了使用软件管道启用的代码扩展，并使该技术可用于较小数量的迭代循环，在这种迭代中，开销传统上会否定许多优势。

##### _Instruction Format and Support for Explicit Parallelism_

> ##### _指令格式和支持显式并行性_

The IA-64 architecture is designed to achieve the major benefits of a VLIW approach—implicit parallelism among operations in an instruction and fixed for- matting of the operation fields—while maintaining greater flexibility than a VLIW normally allows. This combination is achieved by relying on the compiler to detect ILP and schedule instructions into parallel instruction slots, but adding flexibility in the formatting of instructions and allowing the compiler to indicate when an instruction cannot be executed in parallel with its successors.

> IA-64 体系结构旨在实现 VLIW 方法的主要好处 - 在说明和固定操作领域的操作中，在操作中进行了不合时宜，同时维持比通常允许的更大的灵活性。通过依靠编译器来检测 ILP 并将指令安排到并行指令插槽中来实现此组合，但是在指令的格式中增加了灵活性，并允许编译器指示何时不能与继任者并行执行指令。

The IA-64 architecture uses two different concepts to achieve the benefits of implicit parallelism and ease of instruction decode. Implicit parallelism is achieved by placing instructions into _instruction groups_, while the fixed formatting of mul- tiple instructions is achieved through the introduction of a concept called a _bundle_, which contains three instructions. Let’s start by defining an instruction group.

> IA-64 体系结构使用两个不同的概念来实现隐式并行性的好处，并易于解码。通过将指令放入_ Instruction groups_来实现隐性并行性，而固定格式的固定格式是通过引入一个称为_bundle_的概念来实现的，该概念包含三个指令。让我们从定义指令组开始。

An instruction group is a sequence of consecutive instructions with no register data dependences among them (there are a few minor exceptions). All the instruc- tions in a group could be executed in parallel, if sufficient hardware resources existed and if any dependences through memory were preserved. An instruction group can be arbitrarily long, but the compiler must _explicitly_ indicate the boundary between one instruction group and another. This boundary is indicated by placing a _stop_ between two instructions that belong to different groups. To understand how stops are indicated, we must first explain how instructions are placed into bundles.

> 指令组是一系列连续指令，它们之间没有寄存器数据依赖（有一些少数例外）。如果存在足够的硬件资源，并且保留了通过内存的任何依赖，则可以并行执行一组中的所有工具。指令组可以任意长，但是编译器必须_ESPLICELLY _表示一个指令组与另一个指令之间的边界。通过在两个属于不同组的指令之间放置一个_STOP_来指示该边界。要了解如何指示停止，我们必须首先解释如何将指示放在捆绑中。

Figure H.6 The five execution unit slots in the IA-64 architecture and what instruc- tions types they may hold are shown. A-type instructions, which correspond to integer ALU instructions, may be placed in either an I-unit or M-unit slot. L + X slots are special, as they occupy two instruction slots; L + X instructions are used to encode 64-bit imme- diates and a few special instructions. L + X instructions are executed either by the I-unit or the B-unit.

> 图 H.6 IA-64 体系结构中的五个执行单元插槽以及它们可能持有的指导类型。与整数 Alu 指令相对应的 A 型指令可以放置在 I-UNIT 或 M-UNIT 插槽中。L + X 插槽很特别，因为它们占据了两个指令插槽。L + X 说明用于编码 64 位的不合格和一些特殊说明。L + X 指令由 I-UNIT 或 B-UNIT 执行。

IA-64 instructions are encoded in bundles, which are 128 bits wide. Each bun- dle consists of a 5-bit template field and three instructions, each 41 bits in length. (Actually, the 41-bit quantities are not truly instructions, since they can only be interpreted in conjunction with the template field. The name _syllable_ is sometimes used for these operations. For simplicity, we will continue to use the term “instruc- tion.”) To simplify the decoding and instruction issue process, the template field of a bundle specifies what types of execution units each instruction in the bundle requires. [Figure H.6](#_bookmark729) shows the five different execution unit types and describes what instruction classes they may hold, together with some examples.

> IA-64 指令用捆绑包编码，宽 128 位。每个面包由一个 5 位模板字段和三个说明组成，每个说明长 41 位。（实际上，41 位的数量不是真正的说明，因为它们只能与模板字段结合解释。有时使用这些操作的名称_syllable_。。”）为了简化解码和指令问题过程，捆绑包的模板字段指定捆绑包中每个指令的执行单元类型。[图 H.6]（#_ bookmark729）显示了五个不同的执行单元类型，并描述了他们可以拥有的指令类别以及一些示例。

The 5-bit template field within each bundle describes _both_ the presence of any stops associated with the bundle and the execution unit type required by each instruction within the bundle. [Figure H.7](#_bookmark730) shows the possible formats that the tem- plate field encodes and the position of any stops it specifies. The bundle formats can specify only a subset of all possible combinations of instruction types and stops. To see how the bundle works, let’s consider an example.

> 每个捆绑包中的 5 位模板字段描述_BOTH _，存在与束相关的任何停止以及捆绑包中每个指令所需的执行单元类型。[图 H.7]（#_ bookmark730）显示了 TEM 板字段编码的可能格式以及其指定的任何停止的位置。束格式只能指定指令类型和停止所有可能组合的子集。要查看捆绑包的工作原理，让我们考虑一个例子。

Example Unroll the array increment example, xi = xi + s, seven times and place the instructions into bundles, first ignoring pipeline latencies (to minimize the number of bundles) and then scheduling the code to minimize stalls. In scheduling the code assume one bundle executes per clock and that any stalls cause the entire bundle to be stalled. Use the pipeline latencies from Figure 3.2. Use MIPS instruction mne- monics for simplicity.

> 示例展开数组增量示例，xi = xi + s，七次，将指令放入捆绑中，首先忽略管道潜伏期（以最小化捆绑数），然后安排代码以最小化失速。在安排代码时，假设一个捆绑包执行每个时钟，并且任何摊位都会导致整个捆绑包停滞不前。使用图 3.2 中的管道潜伏期。为简单起见，请使用 MIPS 指令 mnenics。

![](./media/image739.png)

Figure H.7 The 24 possible template values (8 possible values are reserved) and the instruction slots and stops for each format. Stops are indicated by heavy lines and may appear within and/or at the end of the bundle. For example, template 9 specifies that the instruction slots are M, M, and I (in that order) and that the only stop is between this bun- dle and the next. Template 11 has the same type of instruction slots but also includes a stop after the first slot. The L + X format is used when slot 1 is L and slot 2 is X.

> 图 H.7 24 个可能的模板值（保留 8 个可能的值）以及每种格式的指令插槽和停止。停靠点由重线表示，可能会出现在捆绑包的末端和/或。例如，模板 9 指定指令插槽为 m，m 和 i（按照该顺序），唯一的停止是在此 bun 子和下一个之间。模板 11 具有相同类型的指令插槽，但还包括第一个插槽后的停止。当插槽 1 为 L 时，使用 L + X 格式，插槽 2 为 X。

_Answer_ The two different versions are shown in [Figure H.8](#_bookmark731). Although the latencies are dif- ferent from those in Itanium, the most common bundle, MMF, must be issued by itself in Itanium, just as our example assumes.

> _answer_ [图 H.8]（#_ bookmark731）中显示了两个不同版本。尽管潜伏期与 Itanium 的潜伏期不同，但正如我们的示例所假定的那样，最常见的捆绑包 MMF 必须在 Itanium 中本身发行。

![](./media/image740.png)
![](./media/image756.png)
![](./media/image770.png)

Figure H.8 The IA-64 instructions, including bundle bits and stops, for the unrolled version of xi 5 xi + s, when unrolled seven times and scheduled (a) to minimize the number of instruction bundles and (b) to minimize the number of cycles (assuming that a hazard stalls an entire bundle). Blank entries indicate unused slots, which are encoded as no-ops. The absence of stops indicates that some bundles could be executed in parallel. Minimizing the number of bundles yields 9 bundles versus the 11 needed to minimize the number of cycles. The scheduled version executes in just over half the number of cycles. Version (a) fills 85% of the instruction slots, while (b) fills 70%. The number of empty slots in the scheduled code and the use of bundles may lead to code sizes that are much larger than other RISC architectures. Note that the branch in the last bundle in both sequences depends on the DADD in the same bundle. In the IA-64 instruction set, this sequence would be coded as a setting of a predication register and a branch that would be predicated on that register. Normally, such dependent operations could not occur in the same bundle, but this case is one of the exceptions mentioned earlier.

> 图 H.8 IA-64 指令（包括捆绑钻头和停止）对于 XI 5 XI + S 的展开版本，当时进行了七次张开并安排（a）以最小化指令捆绑数，并且（b）以最小化以最小化。循环数（假设危险停滞了整个捆绑包）。空白条目表示未使用的插槽，这些插槽被编码为无 ops。缺少停止表明可以并行执行一些捆绑包。最小化捆绑包的数量可产生 9 个捆绑包，而不是最小化周期数所需的 11 个捆绑包。预定版本的执行仅为周期数的一半以上。版本（a）填充了 85％的指令插槽，而（b）填充了 70％。计划代码中的空插槽数量和捆绑包的使用可能会导致代码大小比其他 RISC 架构大得多。请注意，两个序列中最后一个捆绑包中的分支取决于同一束中的 dadd。在 IA-64 指令集中，该序列将被编码为谓词寄存器的设置和将基于该寄存器的分支的设置。通常，这种因操作不能在同一捆绑包中发生，但是这种情况是前面提到的例外之一。

##### _Instruction Set Basics_

> ##### _ Instruction Set Basics _

Before turning to the special support for speculation, we briefly discuss the major instruction encodings and survey the instructions in each of the five primary instruction classes (A, I, M, F, and B). Each IA-64 instruction is 41 bits in length. The high-order 4 bits, together with the bundle bits that specify the execution unit slot, are used as the major opcode. (That is, the 4-bit opcode field is reused across the execution field slots, and it is appropriate to think of the opcode as being 4 bits plus the M, F, I, B, L + X designation.) The low-order 6 bits of every instruction are used for specifying the predicate register that guards the instruction (see the next subsection).

> 在转向对投机的特别支持之前，我们简要讨论主要的指令编码并调查五个主要指令类别（A，I，I，M，F 和 B）中的每个说明。每个 IA-64 指令的长度为 41 位。高阶 4 位以及指定执行单元插槽的捆绑位被用作主要操作码。（也就是说，在执行字段插槽中重复使用了 4 位 OpCode 字段，并且可以将 OpCode 视为 4 位加上 M，F，I，I，B，L + X 名称。）每条指令的 6 位用于指定守护指令的谓词寄存器（请参阅下一个小节）。

[Figure H.9](#_bookmark732) summarizes most of the major instruction formats, other than the multimedia instructions, and gives examples of the instructions encoded for each format.

> [图 H.9]（#_ bookmark732）总结了大多数主要的指令格式，除了多媒体指令外，并给出了针对每种格式编码的说明的示例。

##### _Predication and Speculation Support_

> ##### _ predication and 猜测支持_

The IA-64 architecture provides comprehensive support for predication: Nearly every instruction in the IA-64 architecture can be predicated. An instruction is predicated by specifying a predicate register, whose identity is placed in the lower 6 bits of each instruction field. Because nearly all instructions can be predicated, both if conversion and code motion have lower overhead than they would with only limited support for conditional instructions. One consequence of full predi- cation is that a conditional branch is simply a branch with a guarding predicate! Predicate registers are set using compare or test instructions. A compare instruction specifies one of ten different comparison tests and two predicate reg- isters as destinations. The two predicate registers are written either with the result of the comparison (0 or 1) and the complement, or with some logical function that combines the two tests (such as and) and the complement. This capability allow multiple comparisons to be done in one instruction.

> IA-64 体系结构为鉴定提供了全面的支持：IA-64 体系结构中的几乎所有指令都可以鉴定。指令是通过指定谓词寄存器来鉴定的，谓词寄存器的身份放在每个指令字段的下部 6 位。因为几乎所有说明都可以鉴定出来，所以如果转换和代码运动的开销比仅对条件说明有限的支持较低。完整预测的结果之一是，条件分支只是一个带有守卫谓词的分支！使用比较或测试说明设置谓词寄存器。A 比较指示指定了十种不同的比较测试之一，两个谓词重新计算作为目的地。这两个谓词寄存器是在比较（0 或 1）的结果和补体的结果中编写的，或者通过结合两个测试（例如和）和补体的一些逻辑功能。此功能允许在一次指令中进行多个比较。

Speculation support in the IA-64 architecture consists of separate support for control speculation, which deals with deferring exception for speculated instruc- tions, and memory reference speculation, which supports speculation of load instructions.

> IA-64 体系结构中的推测支持包括对控制投机的单独支持，该支持涉及推测指导的延期异常，以及支持负载指令的推测的内存参考投机。

Deferred exception handling for speculative instructions is supported by pro- viding the equivalent of poison bits. For the general-purpose registers (GPRs), these bits are called NaTs (Not a Thing), and this extra bit makes the GPRs effec- tively 65 bits wide. For the FP registers this capability is obtained using a special value, NaTVal (Not a Thing Value); this value is encoded using a significand of 0 and an exponent outside of the IEEE range. Only speculative load instructions generate such values, but all instructions that do not affect memory will cause a NaT or NaTVal to be propagated to the result register. (There are both speculative and non-speculative loads; the latter can only raise immediate exceptions and can- not defer them.) Floating-point exceptions are not handled through this mechanism but instead use floating-point status registers to record exceptions.

> 延期毒品指示的例外处理可以通过相当于毒物位的范围来支持。对于通用登记册（GPRS），这些位称为 NAT（不是一件事情），这额外的位使 GPRS 具有效率的 65 位宽度。对于 FP 寄存器，此功能是使用特殊值 NATVAL（不是事物值）获得的；该值使用 IEEE 范围外的 0 和指数进行编码。只有投机负载指令会产生此类值，但是所有不影响内存的指令都会导致 NAT 或 NATVAL 传播到结果寄存器。（既有投机性和非指定负载；后者只能立即提高异常，并且不能推迟它们。）浮点异常不是通过这种机制来处理的，而是使用浮点状态寄存器来记录异常。

Figure H.9 A summary of some of the instruction formats of the IA-64 ISA. The major opcode bits and the guarding predication register specifier add 10 bits to every instruction. The number of formats indicated for each instruction class in the second column (a total of 111) is a strict interpretation: A different use of a field, even of the same size, is considered a different format. The number of formats that actually have _different field sizes_ is one-third to one-half as large. Some instructions have unused bits that are reserved; we have not included those in this table. Immediate bits include the sign bit. The branch instructions include prediction bits, which are used when the predictor does not have a valid prediction. Only one of the many formats for the multimedia instructions is shown in this table.

> 图 H.9 IA-64 ISA 的某些指令格式的摘要。主要的 OpCode 位和守卫谓词寄存器指定符向每条指令添加 10 位。第二列中每个指令类指示的格式数（总计 111）是一个严格的解释：对字段的不同用途，甚至相同大小，被认为是不同的格式。实际上具有_不同字段尺寸的格式的数量为大的三分之一至一半。一些说明有未使用的零件。我们还没有将这些包含在此表中。立即的位包括符号位。分支指令包括预测位，当预测变量没有有效的预测时使用。该表中显示了多媒体指令的多种格式中的一种。

A deferred exception can be resolved in two different ways. First, if a non- speculative instruction, such as a store, receives a NaT or NaTVal as a source operand, it generates an immediate and unrecoverable exception. Alternatively, a chk.s instruction can be used to detect the presence of NaT or NaTVal and branch to a routine designed by the compiler to recover from the speculative operation. Such a recovery approach makes more sense for memory reference speculation.

> 可以通过两种不同的方式解决递延的异常。首先，如果非投机指令（例如商店）作为源操作数接收 NAT 或 NATVAL，则会生成立即且无法恢复的异常。或者，CHK.S 指令可用于检测 NAT 或 NATVAL 的存在，并分支到由编译器设计的例程中，以从投机操作中恢复。这种恢复方法对于内存参考推测更有意义。

The inability to store the contents of instructions with a NaT or NaTVal set would make it impossible for the OS to save the state of the processor. Thus, IA-64 includes special instructions to save and restore registers that do not cause an exception for a NaT or NaTVal and also save and restore the NaT bits.

> 无法存储使用 NAT 或 NATVAL 集的指令内容将使操作系统不可能保存处理器的状态。因此，IA-64 包括保存和还原寄存器的特殊说明，这些寄存器不会引起 NAT 或 NATVAL 的例外，并保存和还原 NAT 位。

Memory reference support in the IA-64 uses a concept called _advanced loads_. An advanced load is a load that has been speculatively moved above store instruc- tions on which it is potentially dependent. To speculatively perform a load, the ld. a (for advanced load) instruction is used. Executing this instruction creates an entry in a special table, called the _ALAT_. The ALAT stores both the register destination of the load and the address of the accessed memory location. When a store is exe- cuted, an associative lookup against the active ALAT entries is performed. If there is an ALAT entry with the same memory address as the store, the ALAT entry is marked as invalid.

> IA-64 中的内存参考支持使用称为_Advanced Loads_的概念。高级载荷是一种推测上移动的载荷，它可能取决于其可能取决于其。要投机执行负载，LD。A（用于高级负载）指令使用。执行此指令在一个名为_alat_的特殊表中创建一个条目。Alat 既存储负载的寄存器目标，也存储了访问的内存位置的地址。当商店切割商店时，将执行针对活动的 Alat 条目的关联查找。如果有一个与商店相同的内存地址的 Alat 条目，则标记为 Alat 条目为无效。

Before any nonspeculative instruction (i.e., a store) uses the value generated by an advanced load or a value derived from the result of an advanced load, an explicit check is required. The check specifies the destination register of the advanced load. If the ALAT for that register is still valid, the speculation was legal and the only effect of the check is to clear the ALAT entry. If the check fails, the action taken depends on which of two different types of checks was employed. The first type of check is an instruction ld.c, which simply causes the data to be reloaded from memory at that point. An ld.c instruction is used when _only_ the load is advanced. The alternative form of a check, chk.a, specifies the address of a fix-up routine that is used to reexecute the load _and any other_ speculated code that depended on the value of the load.

> 在任何非负责指令（即商店）使用高级负载产生的值或从高级负载结果得出的值之前，需要进行明确检查。该检查指定高级负载的目标寄存器。如果该登记册的 ALAT 仍然有效，则猜测是合法的，支票的唯一效果是清除 ALAT 条目。如果支票失败，则采取的操作取决于采用两种不同类型的支票中的哪个。第一种检查是指令 LD.C，它只是导致数据从内存中重新加载。当_only _加载时，使用 LD.C 指令。CHK.A 的检查的替代形式指定了用于重新执行负载的修复程序的地址_和任何其他依靠负载值的推测代码。

### The Itanium 2 Processor

> ### Itanium 2 处理器

The Itanium 2 processor is the second implementation of the IA-64 architecture. The first version, Itanium 1, became available in 2001 with an 800 MHz clock. The Itanium 2, first delivered in 2003, had a maximum clock rate in 2005 of 1.6 GHz. The two processors are very similar, with some differences in the pipeline structure and greater differences in the memory hierarchies. The Itanium 2 is about four times faster than the Itanium 1. This performance improvement comes from a doubling of the clock rate, a more aggressive memory hierarchy, additional func- tional units that improve instruction throughput, more complete bypassing, a shorter pipeline that reduces some stalls, and a more mature compiler system. Dur- ing roughly the same period that elapsed from the Itanium 1 to Itanium 2, the Pen- tium processors improved by slightly more than a factor of three. The greater improvement for the Itanium is reasonable given the novelty of the architecture and software system versus the more established IA-32 implementations.

> ITANIUM 2 处理器是 IA-64 体系结构的第二个实现。第一版，Itanium 1，于 2001 年以 800 MHz 的时钟发售。ITANIUM 2 于 2003 年首次交付，在 2005 年为 1.6 GHz 的最高时钟速率。这两个处理器非常相似，管道结构的某些差异和内存层次结构的差异更大。ITANIUM 2 比 Itanium 1 快四倍。这种性能的提高来自时钟速度的加倍，更具侵略性的内存层次结构，额外的功能，可改善指导吞吐量，更完整的绕过，更左右的途径，较短的管道，降低了降低的管道一些摊位和一个更成熟的编译器系统。在大约从 ITANIUM 1 到 ITANIUM 2 的同一时期的情况下，Pentium 处理器的改善略高于三倍。鉴于体系结构和软件系统与更具成熟的 IA-32 实现的新颖性，ITANIUM 的更大改进是合理的。

The Itanium 2 can fetch and issue two bundles, or up to six instructions, per clock. The Itanium 2 uses a three-level memory hierarchy all on-chip. The first level uses split instruction and data caches, each 16 KB; floating-point data are not placed in the first-level cache. The second and third levels are unified caches of 256 KB and of 3 MB to 9 MB, respectively.

> ITANIUM 2 每个时钟可以获取并发出两个捆绑包或最多六个说明。ITANIUM 2 使用三级内存层次结构均在片上。第一级使用分式指令和数据缓存，每个级别 16 kb；浮点数据未放置在第一级缓存中。第二和第三级分别为 256 Kb 和 3 MB 至 9 MB 的统一缓存。

##### _Functional Units and Instruction Issue_

> ##### _功能单位和指令问题_

There are 11 functional units in the Itanium 2 processor: two I-units, four M-units (two for loads and two for stores), three B-units, and two F-units. All the functional units are pipelined. [Figure H.10](#_bookmark733) gives the pipeline latencies for some typical instructions. In addition, when a result is bypassed from one unit to another, there is usually at least one additional cycle of delay.

> ITANIUM 2 处理器中有 11 个功能单元：两个 I-Units，四个 M-UNIT（两个用于载荷，两个用于商店），三个 B-Units 和两个 F-Units。所有功能单元均为管道。[图 H.10]（#_ bookmark733）给出了一些典型说明的管道潜伏期。另外，当结果从一个单元绕过另一个单元时，通常至少有一个额外的延迟周期。

Itanium 2 can issue up to six instructions per clock from two bundles. In the worst case, if a bundle is split when it is issued, the hardware could see as few as four instructions: one from the first bundle to be executed and three from the sec- ond bundle. Instructions are allocated to functional units based on the bundle bits, ignoring the presence of no-ops or predicated instructions with untrue predicates. In addition, when issue to a functional unit is blocked because the next instruction to be issued needs an already committed unit, the resulting bundle is split. A split bundle still occupies one of the two bundle slots, even if it has only one instruction remaining.

> Itanium 2 可以从两个捆绑中发出最多六个说明。在最坏的情况下，如果发出捆绑包时，硬件可能只有四个说明：一个从第一个捆绑包中执行，三个是从 sec-ond 捆绑包中的。指令根据束位分配给功能单元，而忽略了具有不真实谓词的 No-ops 或谓词指令的存在。此外，当对功能单元的发出问题被阻止时，因为要发出的下一个指令需要已经承诺的单元，则将捆绑包分开。一个分裂捆绑包仍然占据了两个捆绑插槽之一，即使仅剩下一个指令。

Figure H.10 The latency of some typical instructions on Itanium 2. The latency is defined as the smallest number of intervening instructions between two dependent instructions. Integer load latency assumes a hit in the first-level cache. FP loads always bypass the primary cache, so the latency is equal to the access time of the second-level cache. There are some minor restrictions for some of the functional units, but these pri- marily involve the execution of infrequent instructions.

> 图 H.10 ITANIUM 2 上的某些典型说明的延迟 2.延迟定义为两个因指令之间的最少数量的中间说明。整数负载延迟在第一级高速缓存中遇到命中。FP 加载始终绕过主缓存，因此延迟等于第二级缓存的访问时间。某些功能单元有一些较小的限制，但是这些杂志涉及执行很少的说明。

The Itanium 2 processor uses an eight-stage pipeline divided into four major parts:

> Itanium 2 处理器使用八阶段管道分为四个主要部分：

- _Front-end (stages IPG and Rotate)_—Prefetches up to 32 bytes per clock (two bundles) into a prefetch buffer, which can hold up to eight bundles (24 instruc- tions). Branch prediction is done using a multilevel adaptive predictor like those described in [Chapter 3](#_bookmark93).

> - _front-end（分阶段 IPG 和旋转）_-预摘要每个时钟最多 32 个字节（两个捆绑包）为预取缓冲区，最多可容纳八个束（24 个仪器）。分支预测是使用多级自适应预测指标完成的，如[第 3 章]（#_ bookmark93）中所述的预测。

- _Instruction delivery (stages EXP and REN)_—Distributes up to six instructions to the 11 functional units. Implements register renaming for both rotation and register stacking.

> - _ Instruction 交付（阶段 EXP 和 REN）_-向 11 个功能单元分配多达六个说明。在旋转和寄存器堆叠中实施登记册重命名。

- _Operand delivery (REG)_—Accesses the register file, performs register bypass- ing, accesses and updates a register scoreboard, and checks predicate depen- dences. The scoreboard is used to detect when individual instructions can proceed, so that a stall of one instruction (for example, due to an unpredictable event like a cache miss) in a bundle need not cause the entire bundle to stall. (As we saw in [Figure H.8](#_bookmark731), stalling the entire bundle leads to poor performance unless the instructions are carefully scheduled.)

> - _OPERAND 交付（REG）_-访问寄存器文件，执行寄存器旁路，访问和更新寄存器记分板，并检查谓词依赖。计分板用于检测何时可以进行单个指令，以便在捆绑包中的一个指令的失速（例如，由于无法预测的事件，例如高速缓存失误），不需要导致整个捆绑包的失速。（正如我们在[图 H.8]中看到的那样（#_ bookmark731），除非仔细安排说明，否则整个捆绑包的停滞状态会导致性能差。）

- _Execution (EXE, DET, and WRB)_—Executes instructions through ALUs and load-store units, detects exceptions and posts NaTs, retires instructions, and performs write-back.

> -_execution（EXE，DET 和 WRB）_-通过 Alus 和 Load-base 单位执行指令，检测异常和帖子 NATS，退休指令并执行写作背包。

Both the Itanium 1 and the Itanium 2 have many of the features more com- monly associated with the dynamically scheduled pipelines described in [Chapter 3](#_bookmark93): dynamic branch prediction, register renaming, scoreboarding, a pipeline with a number of stages before execution (to handle instruction alignment, renam- ing, etc.), and several stages following execution to handle exception detection. Although these mechanisms are generally simpler than those in an advanced dynamically scheduled superscalar, the overall effect is that the Itanium proces- sors, which rely much more on compiler technology, seem to be as complex as the dynamically scheduled processors we saw in [Chapter 3](#_bookmark93)!

> ITANIUM 1 和 ITANIUM 2 都具有许多与[第 3 章]中描述的动态计划的管道相关的更多功能（#_ bookmark93）：动态分支预测，寄存器重置，记分牌，计分板，一个具有许多阶段的管道执行之前（处理指令对齐，重命名等），并在执行后几个阶段来处理异常检测。尽管这些机制通常比动态安排的超级标准中的机制简单，但总体效果是，更多地依赖编译器技术的 Itanium Process 似乎与我们在[第 3 章中看到的动态安排处理器一样复杂]（#_ bookmark93）！

One might ask why such features are included in a processor that relies primar- ily on compile time techniques for finding and exploiting parallelism. There are two main motivations. First, dynamic techniques are sometimes significantly bet- ter, and omitting them would hurt performance significantly. The inclusion of dynamic branch prediction is such a case.

> 有人可能会问为什么这些功能被包含在处理器中，该处理器依赖于编译时间技术来查找和利用并行性。有两个主要动机。首先，动态技术有时会大大降低，并且省略它们会严重伤害性能。包括动态分支预测的包含就是这样的情况。

Second, caches are absolutely necessary to achieve high performance, and with caches come cache misses, which are both unpredictable and which in current pro- cessors take a relatively long time. In the early VLIW processors, the entire pro- cessor would freeze when a cache miss occurred, retaining the lockstep parallelism initially specified by the compiler. Such an approach is totally unrealistic in a mod- ern processor where cache misses can cost tens to hundreds of cycles. Allowing some instructions to continue while others are stalled, however, requires the intro- duction of some form of dynamic scheduling, in this case scoreboarding. In addi- tion, if a stall is likely to be long, then antidependences are likely to prevent much progress while waiting for the cache miss; hence, the Itanium implementations also introduce register renaming.

> 其次，缓存对于实现高性能是绝对必要的，并且随着缓存的速度，缓存的遗失是不可预测的，并且在当前的过程中需要相对较长的时间。在早期的 VLIW 处理器中，当缓存失误发生时，整个过程将冻结，并保留编译器最初指定的锁定并行性。这种方法在模式处理器中完全是不现实的，在该处理器中，高速缓存可能会花费数十万个周期。但是，在这种情况下，允许某些说明继续进行，而其他说明则停滞不前，需要进行某种形式的动态调度，在这种情况下为记分板。此外，如果摊位可能长时间，那么在等待缓存错过时，抗抑郁症可能会阻止太大进展。因此，ITANIUM 实施还引入了登记册重命名。

Figure H.11 The performance of four multiple-issue processors for five SPECfp and SPECint benchmarks. The clock rates of the four processors are Itanium 2 at 1.5 GHz, Pentium 4 Extreme Edition at 3.8 GHz, AMD Athlon 64 at 2.8 GHz, and the IBM Power5 at 1.9 GHz.

> 图 H.11 五个 SPECFP 和 Specint 基准的四个多发处理器的性能。这四个处理器的时钟速率是 ITANIUM 2 的 1.5 GHz，Pentium 4 Extreme Edition 的 3.8 GHz，AMD Athlon 64 at 2.8 GHz，IBM Power5 和 1.9 GHz 的 IBM Power5。

##### _Itanium 2 Performance_

> ##### _ Itanium 2 性能_

[Figure H.11](#_bookmark734) shows the performance of a 1.5 GHz Itanium 2 versus a Pentium 4, an AMD Athlon processor, and an IBM Power5 for five SPECint and five SPECfp benchmarks. Overall, the Itanium 2 is slightly slower than the Power5 for the full set of SPEC floating-point benchmarks and about 35% faster than the AMD Athlon or Pentium 4. On SPECint, the Itanium 2 is 15% faster than the Power5, while both the AMD Athlon and Pentium 4 are about 15% faster than the Itanium 2. The Ita- nium 2 and Power5 are much higher power and have larger die sizes. In fact, the Power5 contains two processors, only one of which is active during normal SPEC benchmarks, and still it has less than half the transistor count of the Itanium. If we were to reduce the die size, transistor count, and power of the Power5 by eliminat- ing one of the processors, the Itanium would be by far the largest and highest- power processor.

> [图 H.11]（#_ bookmark734）显示了 1.5 GHz Itanium 2 对 pentium 4，AMD Athlon 处理器的性能和五个 Specint 和五个 SpecFP 基准的 IBM Power5。总体而言，对于全套规格的浮点基准测试，ITANIUM 2 比 Power5 稍慢，比 AMD Athlon 或 Pentium 4 快 35％，在 Spectint 上，Itanium 2 比 Power5 快 15％，而两者都要快。AMD Athlon 和 Pentium 4 的速度比 Itanium 2 快 15％，ITANIUM 2 和 POWER5 的功率要高得多，并且具有较大的模具尺寸。实际上，Power5 包含两个处理器，其中只有一个在正常规格基准期间活跃，并且仍然没有 ITANIUM 晶体管计数的一半。如果我们要通过消除一个处理器来减少耗电尺寸，晶体管计数和功率 5 的功率，那么 ITANIUM 将是迄今为止最大，最高的电源处理器。
