$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Sun Nov 30 20:16:20 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " OPCODE [1:0] $end
$var reg 8 # PRESET [7:0] $end
$var wire 1 $ S [7] $end
$var wire 1 % S [6] $end
$var wire 1 & S [5] $end
$var wire 1 ' S [4] $end
$var wire 1 ( S [3] $end
$var wire 1 ) S [2] $end
$var wire 1 * S [1] $end
$var wire 1 + S [0] $end
$var wire 1 , Z [7] $end
$var wire 1 - Z [6] $end
$var wire 1 . Z [5] $end
$var wire 1 / Z [4] $end
$var wire 1 0 Z [3] $end
$var wire 1 1 Z [2] $end
$var wire 1 2 Z [1] $end
$var wire 1 3 Z [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; S[7]~output_o $end
$var wire 1 < S[6]~output_o $end
$var wire 1 = S[5]~output_o $end
$var wire 1 > S[4]~output_o $end
$var wire 1 ? S[3]~output_o $end
$var wire 1 @ S[2]~output_o $end
$var wire 1 A S[1]~output_o $end
$var wire 1 B S[0]~output_o $end
$var wire 1 C Z[7]~output_o $end
$var wire 1 D Z[6]~output_o $end
$var wire 1 E Z[5]~output_o $end
$var wire 1 F Z[4]~output_o $end
$var wire 1 G Z[3]~output_o $end
$var wire 1 H Z[2]~output_o $end
$var wire 1 I Z[1]~output_o $end
$var wire 1 J Z[0]~output_o $end
$var wire 1 K OPCODE[1]~input_o $end
$var wire 1 L OPCODE[0]~input_o $end
$var wire 1 M inst43~combout $end
$var wire 1 N PRESET[7]~input_o $end
$var wire 1 O inst43~clkctrl_outclk $end
$var wire 1 P inst8~1_combout $end
$var wire 1 Q clk~input_o $end
$var wire 1 R clk~inputclkctrl_outclk $end
$var wire 1 S PRESET[3]~input_o $end
$var wire 1 T inst3~1_combout $end
$var wire 1 U PRESET[0]~input_o $end
$var wire 1 V inst999~1_combout $end
$var wire 1 W inst999~3_combout $end
$var wire 1 X inst999~_emulated_q $end
$var wire 1 Y inst999~2_combout $end
$var wire 1 Z PRESET[1]~input_o $end
$var wire 1 [ inst800~1_combout $end
$var wire 1 \ inst800~3_combout $end
$var wire 1 ] inst800~_emulated_q $end
$var wire 1 ^ inst800~2_combout $end
$var wire 1 _ PRESET[2]~input_o $end
$var wire 1 ` inst2~1_combout $end
$var wire 1 a inst2~5_combout $end
$var wire 1 b inst2~3_combout $end
$var wire 1 c inst2~_emulated_q $end
$var wire 1 d inst2~2_combout $end
$var wire 1 e inst3~7_combout $end
$var wire 1 f inst3~3_combout $end
$var wire 1 g inst3~_emulated_q $end
$var wire 1 h inst3~2_combout $end
$var wire 1 i inst3~5_combout $end
$var wire 1 j inst3~6_combout $end
$var wire 1 k PRESET[5]~input_o $end
$var wire 1 l inst6~1_combout $end
$var wire 1 m PRESET[4]~input_o $end
$var wire 1 n inst4~1_combout $end
$var wire 1 o inst4~5_combout $end
$var wire 1 p inst4~3_combout $end
$var wire 1 q inst4~_emulated_q $end
$var wire 1 r inst4~2_combout $end
$var wire 1 s inst6~5_combout $end
$var wire 1 t inst6~6_combout $end
$var wire 1 u inst6~3_combout $end
$var wire 1 v inst6~_emulated_q $end
$var wire 1 w inst6~2_combout $end
$var wire 1 x PRESET[6]~input_o $end
$var wire 1 y inst7~1_combout $end
$var wire 1 z inst7~5_combout $end
$var wire 1 { inst7~6_combout $end
$var wire 1 | inst7~3_combout $end
$var wire 1 } inst7~_emulated_q $end
$var wire 1 ~ inst7~2_combout $end
$var wire 1 !! inst8~6_combout $end
$var wire 1 "! inst8~7_combout $end
$var wire 1 #! inst8~3_combout $end
$var wire 1 $! inst8~_emulated_q $end
$var wire 1 %! inst8~2_combout $end
$var wire 1 &! inst400 [7] $end
$var wire 1 '! inst400 [6] $end
$var wire 1 (! inst400 [5] $end
$var wire 1 )! inst400 [4] $end
$var wire 1 *! inst400 [3] $end
$var wire 1 +! inst400 [2] $end
$var wire 1 ,! inst400 [1] $end
$var wire 1 -! inst400 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
x4
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
$end
#30000
1!
b10 "
b11 "
1Q
1L
1K
1R
04
1j
1e
1a
1\
1M
1O
1"!
1{
1s
1o
1f
1b
1#!
1|
1u
1p
#60000
0!
0Q
0R
14
#90000
1!
1Q
1R
04
1$!
1}
1v
1q
1g
1c
1]
1X
1%!
1~
1w
1r
1h
1d
1^
1Y
0#!
0|
0{
1z
0u
0s
0p
0"!
0o
0f
0j
0e
0b
0a
0W
1;
1<
1=
1>
1?
1@
1A
1B
1$
1%
1&
1'
1(
1)
1*
1+
1|
1u
1#!
1p
1f
1b
#120000
0!
0Q
0R
14
#150000
1!
1Q
1R
04
0X
0Y
0\
1W
0B
0+
#180000
0!
0Q
0R
14
#210000
1!
1Q
1R
04
0]
1X
0^
1Y
0W
0A
1B
0*
1+
#240000
0!
0Q
0R
14
#270000
1!
1Q
1R
04
0X
0Y
1a
1\
1W
0B
0+
0b
#300000
0!
0Q
0R
14
#330000
1!
1Q
1R
04
0c
1]
1X
0d
1^
1Y
1b
0a
0W
0@
1A
1B
0)
1*
1+
0b
#360000
0!
0Q
0R
14
#390000
1!
1Q
1R
04
0X
0Y
0\
1W
0B
0+
#420000
0!
0Q
0R
14
#430000
b1 "
b0 "
0L
0K
04
1\
0M
0O
0%!
0~
0w
0r
0h
0^
0#!
0|
0z
0u
0p
0f
0\
0;
0<
0=
0>
0?
0A
0$
0%
0&
0'
0(
0*
0$!
0}
0v
0q
0g
0]
#450000
1!
1Q
1R
14
#480000
0!
0Q
0R
04
#510000
1!
1Q
1R
14
#540000
0!
0Q
0R
04
#570000
1!
1Q
1R
14
#600000
0!
0Q
0R
04
#630000
1!
1Q
1R
14
#660000
0!
0Q
0R
04
#690000
1!
1Q
1R
14
#720000
0!
0Q
0R
04
#750000
1!
1Q
1R
14
#780000
0!
0Q
0R
04
#810000
1!
1Q
1R
14
#830000
b1 "
1L
04
1j
1e
1a
1\
1M
1O
1"!
1{
1o
#840000
0!
0Q
0R
14
#870000
1!
1Q
1R
04
#900000
0!
0Q
0R
14
#930000
1!
1Q
1R
04
#960000
0!
0Q
0R
14
#990000
1!
1Q
1R
04
#1000000
