|system_de2
CLOCK_50 => CLOCK_50.IN16
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => _.IN1
KEY[2] => _.IN1
KEY[2] => _.IN1
KEY[2] => _.IN1
SW[0] => ~NO_FANOUT~
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
PS2_CLK <> PS2_Controller:myPS2_Controller.PS2_CLK
PS2_DAT <> PS2_Controller:myPS2_Controller.PS2_DAT
LEDR[0] <= system:mySystem.collisionDetect
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_xy_controller:my_vga_xy_controller.VGA_HS
VGA_VS <= vga_xy_controller:my_vga_xy_controller.VGA_VS
VGA_BLANK <= vga_xy_controller:my_vga_xy_controller.VGA_BLANK
VGA_SYNC <= vga_xy_controller:my_vga_xy_controller.VGA_SYNC
VGA_R[0] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[1] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[2] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[3] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[4] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[5] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[6] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[7] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[8] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_R[9] <= vga_xy_controller:my_vga_xy_controller.VGA_R
VGA_G[0] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[1] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[2] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[3] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[4] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[5] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[6] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[7] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[8] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_G[9] <= vga_xy_controller:my_vga_xy_controller.VGA_G
VGA_B[0] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[1] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[2] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[3] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[4] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[5] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[6] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[7] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[8] <= vga_xy_controller:my_vga_xy_controller.VGA_B
VGA_B[9] <= vga_xy_controller:my_vga_xy_controller.VGA_B
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_Display:u1.LCD_RW
LCD_EN <= LCD_Display:u1.LCD_E
LCD_RS <= LCD_Display:u1.LCD_RS
LCD_DATA[0] <> LCD_Display:u1.DATA_BUS
LCD_DATA[1] <> LCD_Display:u1.DATA_BUS
LCD_DATA[2] <> LCD_Display:u1.DATA_BUS
LCD_DATA[3] <> LCD_Display:u1.DATA_BUS
LCD_DATA[4] <> LCD_Display:u1.DATA_BUS
LCD_DATA[5] <> LCD_Display:u1.DATA_BUS
LCD_DATA[6] <> LCD_Display:u1.DATA_BUS
LCD_DATA[7] <> LCD_Display:u1.DATA_BUS
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
I2C_SCLK <= avconf:avc.I2C_SCLK


|system_de2|get_direction:myGet_direction
clk => direction[0]~reg0.CLK
clk => direction[1]~reg0.CLK
rst => direction.OUTPUTSELECT
rst => direction.OUTPUTSELECT
ext => ~NO_FANOUT~
keycode[0] => Decoder0.IN7
keycode[1] => Decoder0.IN6
keycode[2] => Decoder0.IN5
keycode[3] => Decoder0.IN4
keycode[4] => Decoder0.IN3
keycode[5] => Decoder0.IN2
keycode[6] => Decoder0.IN1
keycode[7] => Decoder0.IN0
make => ~NO_FANOUT~
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|keycode_recognizer:myKeycode_recognizer
clk => make~reg0.CLK
clk => ext~reg0.CLK
clk => keycode[0]~reg0.CLK
clk => keycode[1]~reg0.CLK
clk => keycode[2]~reg0.CLK
clk => keycode[3]~reg0.CLK
clk => keycode[4]~reg0.CLK
clk => keycode[5]~reg0.CLK
clk => keycode[6]~reg0.CLK
clk => keycode[7]~reg0.CLK
clk => keycode_ready~reg0.CLK
clk => state~1.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
ps2_key_en => next_state.S_F0XX.DATAB
ps2_key_en => next_state.S_E0F0XX.DATAB
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => Selector0.IN2
ps2_key_en => Selector1.IN1
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => Selector2.IN1
ps2_key_en => Selector3.IN1
ps2_key_data[0] => keycode_d[0].DATAA
ps2_key_data[0] => Equal0.IN7
ps2_key_data[0] => Equal1.IN7
ps2_key_data[1] => keycode_d[1].DATAA
ps2_key_data[1] => Equal0.IN6
ps2_key_data[1] => Equal1.IN6
ps2_key_data[2] => keycode_d[2].DATAA
ps2_key_data[2] => Equal0.IN5
ps2_key_data[2] => Equal1.IN5
ps2_key_data[3] => keycode_d[3].DATAA
ps2_key_data[3] => Equal0.IN4
ps2_key_data[3] => Equal1.IN4
ps2_key_data[4] => keycode_d[4].DATAA
ps2_key_data[4] => Equal0.IN3
ps2_key_data[4] => Equal1.IN3
ps2_key_data[5] => keycode_d[5].DATAA
ps2_key_data[5] => Equal0.IN2
ps2_key_data[5] => Equal1.IN2
ps2_key_data[6] => keycode_d[6].DATAA
ps2_key_data[6] => Equal0.IN1
ps2_key_data[6] => Equal1.IN1
ps2_key_data[7] => keycode_d[7].DATAA
ps2_key_data[7] => Equal0.IN0
ps2_key_data[7] => Equal1.IN0
keycode[0] <= keycode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[4] <= keycode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[5] <= keycode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[6] <= keycode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[7] <= keycode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext <= ext~reg0.DB_MAX_OUTPUT_PORT_TYPE
make <= make~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_ready <= keycode_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|PS2_Controller:myPS2_Controller
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|space_start:mySpace_start
clk => startGame~reg0.CLK
rst => startGame.OUTPUTSELECT
ext => ~NO_FANOUT~
keycode[0] => Equal0.IN15
keycode[1] => Equal0.IN14
keycode[2] => Equal0.IN13
keycode[3] => Equal0.IN12
keycode[4] => Equal0.IN11
keycode[5] => Equal0.IN10
keycode[6] => Equal0.IN9
keycode[7] => Equal0.IN8
make => ~NO_FANOUT~
startGame <= startGame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|vga_xy_controller:my_vga_xy_controller
CLOCK_50 => VGA_CLK~reg0.CLK
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
color[0] => VGA_B[0].DATAIN
color[0] => VGA_B[9].DATAIN
color[0] => VGA_B[8].DATAIN
color[0] => VGA_B[7].DATAIN
color[0] => VGA_B[6].DATAIN
color[0] => VGA_B[5].DATAIN
color[0] => VGA_B[4].DATAIN
color[0] => VGA_B[3].DATAIN
color[0] => VGA_B[2].DATAIN
color[0] => VGA_B[1].DATAIN
color[1] => VGA_G[0].DATAIN
color[1] => VGA_G[9].DATAIN
color[1] => VGA_G[8].DATAIN
color[1] => VGA_G[7].DATAIN
color[1] => VGA_G[6].DATAIN
color[1] => VGA_G[5].DATAIN
color[1] => VGA_G[4].DATAIN
color[1] => VGA_G[3].DATAIN
color[1] => VGA_G[2].DATAIN
color[1] => VGA_G[1].DATAIN
color[2] => VGA_R[0].DATAIN
color[2] => VGA_R[9].DATAIN
color[2] => VGA_R[8].DATAIN
color[2] => VGA_R[7].DATAIN
color[2] => VGA_R[6].DATAIN
color[2] => VGA_R[5].DATAIN
color[2] => VGA_R[4].DATAIN
color[2] => VGA_R[3].DATAIN
color[2] => VGA_R[2].DATAIN
color[2] => VGA_R[1].DATAIN
x[0] <= xCounter[2].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= xCounter[3].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= xCounter[4].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= xCounter[5].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= xCounter[6].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= xCounter[7].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= xCounter[8].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= xCounter[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= yCounter[2].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= yCounter[3].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= yCounter[4].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= yCounter[5].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= yCounter[6].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= yCounter[7].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= yCounter[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= VGA_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem
CLOCK_50 => CLOCK_50.IN3
reset => reset.IN2
startGame => startGame.IN1
direction[0] => direction[0].IN1
direction[1] => direction[1].IN1
VGA_CLK => VGA_CLK.IN7
x_vga[0] => x_vga[0].IN3
x_vga[1] => x_vga[1].IN3
x_vga[2] => x_vga[2].IN3
x_vga[3] => x_vga[3].IN3
x_vga[4] => x_vga[4].IN3
x_vga[5] => x_vga[5].IN3
x_vga[6] => x_vga[6].IN3
x_vga[7] => x_vga[7].IN3
y_vga[0] => y_vga[0].IN3
y_vga[1] => y_vga[1].IN3
y_vga[2] => y_vga[2].IN3
y_vga[3] => y_vga[3].IN3
y_vga[4] => y_vga[4].IN3
y_vga[5] => y_vga[5].IN3
y_vga[6] => y_vga[6].IN3
touchingWall => ~NO_FANOUT~
touchingGhost => ~NO_FANOUT~
color_vga[0] <= color_vga.DB_MAX_OUTPUT_PORT_TYPE
color_vga[1] <= color_vga.DB_MAX_OUTPUT_PORT_TYPE
color_vga[2] <= color_vga.DB_MAX_OUTPUT_PORT_TYPE
s_game_over <= processor:myProcessor.s_game_over
collisionDetect <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
realScorefactsB[0] <= ascii:scoreAscii.out0
realScorefactsB[1] <= ascii:scoreAscii.out0
realScorefactsB[2] <= ascii:scoreAscii.out0
realScorefactsB[3] <= ascii:scoreAscii.out0
realScorefactsB[4] <= ascii:scoreAscii.out0
realScorefactsB[5] <= ascii:scoreAscii.out0
realScorefactsB[6] <= ascii:scoreAscii.out0
realScorefactsB[7] <= ascii:scoreAscii.out0


|system_de2|system:mySystem|processor:myProcessor
clk => clk.IN2
direction[0] => direction[0].IN2
direction[1] => direction[1].IN2
reset => reset.IN1
startGame => startGame.IN2
touchingGhost => touchingGhost.IN1
touchingWall => touchingWall.IN1
badGhostYes => badGhostYes.IN1
xGhost[0] => xGhost[0].IN1
xGhost[1] => xGhost[1].IN1
xGhost[2] => xGhost[2].IN1
xGhost[3] => xGhost[3].IN1
xGhost[4] => xGhost[4].IN1
xGhost[5] => xGhost[5].IN1
xGhost[6] => xGhost[6].IN1
xGhost[7] => xGhost[7].IN1
yGhost[0] => yGhost[0].IN1
yGhost[1] => yGhost[1].IN1
yGhost[2] => yGhost[2].IN1
yGhost[3] => yGhost[3].IN1
yGhost[4] => yGhost[4].IN1
yGhost[5] => yGhost[5].IN1
yGhost[6] => yGhost[6].IN1
goodGhosthahaJK => goodGhosthahaJK.IN1
x[0] <= datapath:myDatapath.x_plot
x[1] <= datapath:myDatapath.x_plot
x[2] <= datapath:myDatapath.x_plot
x[3] <= datapath:myDatapath.x_plot
x[4] <= datapath:myDatapath.x_plot
x[5] <= datapath:myDatapath.x_plot
x[6] <= datapath:myDatapath.x_plot
x[7] <= datapath:myDatapath.x_plot
y[0] <= datapath:myDatapath.y_plot
y[1] <= datapath:myDatapath.y_plot
y[2] <= datapath:myDatapath.y_plot
y[3] <= datapath:myDatapath.y_plot
y[4] <= datapath:myDatapath.y_plot
y[5] <= datapath:myDatapath.y_plot
y[6] <= datapath:myDatapath.y_plot
plot_color[0] <= datapath:myDatapath.plot_color
plot_color[1] <= datapath:myDatapath.plot_color
plot_color[2] <= datapath:myDatapath.plot_color
plot <= controller:myController.plot
s_screen[0] <= controller:myController.s_screen
s_screen[1] <= controller:myController.s_screen
move_index <= controller:myController.move_index
en_ghostRand <= controller:myController.en_ghostRand
s_game_over <= controller:myController.s_game_over
score[0] <= datapath:myDatapath.score
score[1] <= datapath:myDatapath.score
score[2] <= datapath:myDatapath.score
score[3] <= datapath:myDatapath.score


|system_de2|system:mySystem|processor:myProcessor|controller:myController
clk => startGame1.CLK
clk => state~1.DATAIN
reset => startGame1.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
timer_done => next_state.CHOOSE_DIRECTION.DATAB
timer_done => Selector1.IN2
direction[0] => Decoder0.IN1
direction[1] => Decoder0.IN0
startGame => startGame1.DATAA
touchingGhost => Selector0.IN4
touchingGhost => Selector5.IN2
touchingGhost => Selector3.IN1
touchingWall => Selector4.IN3
touchingWall => next_state.CHECK_GHOST_COLLISION.DATAB
actuallybadGhost => Selector5.IN3
actuallybadGhost => Selector3.IN2
en_x_position <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s_game_over <= <GND>
s_x_position[0] <= s_x_position[0].DB_MAX_OUTPUT_PORT_TYPE
s_x_position[1] <= s_x_position[1].DB_MAX_OUTPUT_PORT_TYPE
en_y_position <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
s_y_position[0] <= s_y_position[0].DB_MAX_OUTPUT_PORT_TYPE
s_y_position[1] <= s_y_position[1].DB_MAX_OUTPUT_PORT_TYPE
en_direction <= en_score.DB_MAX_OUTPUT_PORT_TYPE
s_direction[0] <= <GND>
s_direction[1] <= <GND>
en_timer <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
s_timer[0] <= s_timer[0].DB_MAX_OUTPUT_PORT_TYPE
s_timer[1] <= <GND>
move_index <= move_index.DB_MAX_OUTPUT_PORT_TYPE
s_plot_color[0] <= plot.DB_MAX_OUTPUT_PORT_TYPE
s_plot_color[1] <= <GND>
s_screen[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
s_screen[1] <= s_screen[1].DB_MAX_OUTPUT_PORT_TYPE
en_ghostRand <= en_ghostRand.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot.DB_MAX_OUTPUT_PORT_TYPE
s_score <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
en_score <= en_score.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => y_position[0].CLK
clk => y_position[1].CLK
clk => y_position[2].CLK
clk => y_position[3].CLK
clk => y_position[4].CLK
clk => y_position[5].CLK
clk => y_position[6].CLK
clk => x_position[0].CLK
clk => x_position[1].CLK
clk => x_position[2].CLK
clk => x_position[3].CLK
clk => x_position[4].CLK
clk => x_position[5].CLK
clk => x_position[6].CLK
clk => x_position[7].CLK
direction[0] => ~NO_FANOUT~
direction[1] => ~NO_FANOUT~
startGame => ~NO_FANOUT~
en_x_position => x_position[0].ENA
en_x_position => x_position[1].ENA
en_x_position => x_position[2].ENA
en_x_position => x_position[3].ENA
en_x_position => x_position[4].ENA
en_x_position => x_position[5].ENA
en_x_position => x_position[6].ENA
en_x_position => x_position[7].ENA
s_x_position[0] => Mux0.IN4
s_x_position[0] => Mux1.IN4
s_x_position[0] => Mux2.IN4
s_x_position[0] => Mux3.IN4
s_x_position[0] => Mux4.IN4
s_x_position[0] => Mux5.IN4
s_x_position[0] => Mux6.IN4
s_x_position[0] => Mux7.IN4
s_x_position[1] => Mux0.IN3
s_x_position[1] => Mux1.IN3
s_x_position[1] => Mux2.IN3
s_x_position[1] => Mux3.IN3
s_x_position[1] => Mux4.IN3
s_x_position[1] => Mux5.IN3
s_x_position[1] => Mux6.IN3
s_x_position[1] => Mux7.IN3
en_y_position => y_position[0].ENA
en_y_position => y_position[1].ENA
en_y_position => y_position[2].ENA
en_y_position => y_position[3].ENA
en_y_position => y_position[4].ENA
en_y_position => y_position[5].ENA
en_y_position => y_position[6].ENA
s_y_position[0] => Mux8.IN4
s_y_position[0] => Mux9.IN4
s_y_position[0] => Mux10.IN4
s_y_position[0] => Mux11.IN4
s_y_position[0] => Mux12.IN4
s_y_position[0] => Mux13.IN4
s_y_position[0] => Mux14.IN4
s_y_position[1] => Mux8.IN3
s_y_position[1] => Mux9.IN3
s_y_position[1] => Mux10.IN3
s_y_position[1] => Mux11.IN3
s_y_position[1] => Mux12.IN3
s_y_position[1] => Mux13.IN3
s_y_position[1] => Mux14.IN3
en_direction => ~NO_FANOUT~
s_direction[0] => ~NO_FANOUT~
s_direction[1] => ~NO_FANOUT~
en_timer => timer[14].ENA
en_timer => timer[13].ENA
en_timer => timer[12].ENA
en_timer => timer[11].ENA
en_timer => timer[10].ENA
en_timer => timer[9].ENA
en_timer => timer[8].ENA
en_timer => timer[7].ENA
en_timer => timer[6].ENA
en_timer => timer[5].ENA
en_timer => timer[4].ENA
en_timer => timer[3].ENA
en_timer => timer[2].ENA
en_timer => timer[0].ENA
en_timer => timer[1].ENA
en_timer => timer[15].ENA
en_timer => timer[16].ENA
en_timer => timer[17].ENA
en_timer => timer[18].ENA
en_timer => timer[19].ENA
en_timer => timer[20].ENA
en_timer => timer[21].ENA
en_timer => timer[22].ENA
en_timer => timer[23].ENA
en_timer => timer[24].ENA
en_timer => timer[25].ENA
s_timer[0] => WideOr0.IN0
s_timer[1] => WideOr0.IN1
en_score => scorerios[0].CLK
en_score => scorerios[1].CLK
en_score => scorerios[2].CLK
en_score => scorerios[3].CLK
s_score => Decoder0.IN0
xGhost[0] => ~NO_FANOUT~
xGhost[1] => ~NO_FANOUT~
xGhost[2] => ~NO_FANOUT~
xGhost[3] => ~NO_FANOUT~
xGhost[4] => ~NO_FANOUT~
xGhost[5] => ~NO_FANOUT~
xGhost[6] => ~NO_FANOUT~
xGhost[7] => ~NO_FANOUT~
yGhost[0] => ~NO_FANOUT~
yGhost[1] => ~NO_FANOUT~
yGhost[2] => ~NO_FANOUT~
yGhost[3] => ~NO_FANOUT~
yGhost[4] => ~NO_FANOUT~
yGhost[5] => ~NO_FANOUT~
yGhost[6] => ~NO_FANOUT~
badGhostYes => Add6.IN1
goodGhosthahaJK => Add6.IN2
s_plot_color[0] => ~NO_FANOUT~
s_plot_color[1] => ~NO_FANOUT~
plot_color[0] <= <GND>
plot_color[1] <= <GND>
plot_color[2] <= <GND>
x_plot[0] <= x_position[0].DB_MAX_OUTPUT_PORT_TYPE
x_plot[1] <= x_position[1].DB_MAX_OUTPUT_PORT_TYPE
x_plot[2] <= x_position[2].DB_MAX_OUTPUT_PORT_TYPE
x_plot[3] <= x_position[3].DB_MAX_OUTPUT_PORT_TYPE
x_plot[4] <= x_position[4].DB_MAX_OUTPUT_PORT_TYPE
x_plot[5] <= x_position[5].DB_MAX_OUTPUT_PORT_TYPE
x_plot[6] <= x_position[6].DB_MAX_OUTPUT_PORT_TYPE
x_plot[7] <= x_position[7].DB_MAX_OUTPUT_PORT_TYPE
y_plot[0] <= y_position[0].DB_MAX_OUTPUT_PORT_TYPE
y_plot[1] <= y_position[1].DB_MAX_OUTPUT_PORT_TYPE
y_plot[2] <= y_position[2].DB_MAX_OUTPUT_PORT_TYPE
y_plot[3] <= y_position[3].DB_MAX_OUTPUT_PORT_TYPE
y_plot[4] <= y_position[4].DB_MAX_OUTPUT_PORT_TYPE
y_plot[5] <= y_position[5].DB_MAX_OUTPUT_PORT_TYPE
y_plot[6] <= y_position[6].DB_MAX_OUTPUT_PORT_TYPE
timer_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
actuallyBadGhost <= Add6.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= scorerios[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= scorerios[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= scorerios[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= scorerios[3].DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|ghostRand:myGhost
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
en_ghostRand => y[0]~reg0.ENA
en_ghostRand => y[1]~reg0.ENA
en_ghostRand => y[2]~reg0.ENA
en_ghostRand => y[3]~reg0.ENA
en_ghostRand => y[4]~reg0.ENA
en_ghostRand => y[5]~reg0.ENA
en_ghostRand => y[6]~reg0.ENA
en_ghostRand => x[0]~reg0.ENA
en_ghostRand => x[1]~reg0.ENA
en_ghostRand => x[2]~reg0.ENA
en_ghostRand => x[3]~reg0.ENA
en_ghostRand => x[4]~reg0.ENA
en_ghostRand => x[5]~reg0.ENA
en_ghostRand => x[6]~reg0.ENA
en_ghostRand => x[7]~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|sprite_rom:mySprite_rom
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
y[0] => mem.RADDR2
y[1] => mem.RADDR3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|ghost_rom:myGhost_rom
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
y[0] => mem.RADDR2
y[1] => mem.RADDR3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|background_rom:myBackground_rom
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
x[2] => mem.RADDR2
x[3] => mem.RADDR3
x[4] => mem.RADDR4
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|gameover_rom:myGameover_rom
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
x[2] => mem.RADDR2
x[3] => mem.RADDR3
x[4] => mem.RADDR4
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
x[2] => mem.RADDR2
x[3] => mem.RADDR3
x[4] => mem.RADDR4
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|background_rom:collisionBackground
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
x[2] => mem.RADDR2
x[3] => mem.RADDR3
x[4] => mem.RADDR4
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|background_rom:ghostBackground
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
x[0] => mem.RADDR
x[1] => mem.RADDR1
x[2] => mem.RADDR2
x[3] => mem.RADDR3
x[4] => mem.RADDR4
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|countScore:myScore
en => q[0]~reg0.CLK
en => q[1]~reg0.CLK
en => q[2]~reg0.CLK
en => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:mySystem|ascii:scoreAscii
in0[0] => Mux3.IN13
in0[1] => Decoder0.IN2
in0[1] => Mux0.IN7
in0[1] => Mux1.IN7
in0[1] => Mux2.IN7
in0[1] => Mux3.IN12
in0[2] => Decoder0.IN1
in0[2] => Mux0.IN6
in0[2] => Mux1.IN6
in0[2] => Mux2.IN6
in0[2] => Mux3.IN11
in0[3] => Decoder0.IN0
in0[3] => Mux0.IN5
in0[3] => Mux1.IN5
in0[3] => Mux2.IN5
in0[3] => Mux3.IN10
clk => out0[0]~reg0.CLK
clk => out0[1]~reg0.CLK
clk => out0[2]~reg0.CLK
clk => out0[3]~reg0.CLK
clk => out0[4]~reg0.CLK
clk => out0[5]~reg0.CLK
clk => out0[6]~reg0.CLK
clk => out0[7]~reg0.CLK
out0[0] <= out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|LCD_ram:lram1
clk => m.we_a.CLK
clk => m.waddr_a[4].CLK
clk => m.waddr_a[3].CLK
clk => m.waddr_a[2].CLK
clk => m.waddr_a[1].CLK
clk => m.waddr_a[0].CLK
clk => m.data_a[7].CLK
clk => m.data_a[6].CLK
clk => m.data_a[5].CLK
clk => m.data_a[4].CLK
clk => m.data_a[3].CLK
clk => m.data_a[2].CLK
clk => m.data_a[1].CLK
clk => m.data_a[0].CLK
clk => m.CLK0
raddr[0] => m.RADDR
raddr[1] => m.RADDR1
raddr[2] => m.RADDR2
raddr[3] => m.RADDR3
raddr[4] => m.RADDR4
din[0] => m.data_a[0].DATAIN
din[0] => m.DATAIN
din[1] => m.data_a[1].DATAIN
din[1] => m.DATAIN1
din[2] => m.data_a[2].DATAIN
din[2] => m.DATAIN2
din[3] => m.data_a[3].DATAIN
din[3] => m.DATAIN3
din[4] => m.data_a[4].DATAIN
din[4] => m.DATAIN4
din[5] => m.data_a[5].DATAIN
din[5] => m.DATAIN5
din[6] => m.data_a[6].DATAIN
din[6] => m.DATAIN6
din[7] => m.data_a[7].DATAIN
din[7] => m.DATAIN7
waddr[0] => m.waddr_a[0].DATAIN
waddr[0] => m.WADDR
waddr[1] => m.waddr_a[1].DATAIN
waddr[1] => m.WADDR1
waddr[2] => m.waddr_a[2].DATAIN
waddr[2] => m.WADDR2
waddr[3] => m.waddr_a[3].DATAIN
waddr[3] => m.WADDR3
waddr[4] => m.waddr_a[4].DATAIN
waddr[4] => m.WADDR4
we => m.we_a.DATAIN
we => m.WE
dout[0] <= m.DATAOUT
dout[1] <= m.DATAOUT1
dout[2] <= m.DATAOUT2
dout[3] <= m.DATAOUT3
dout[4] <= m.DATAOUT4
dout[5] <= m.DATAOUT5
dout[6] <= m.DATAOUT6
dout[7] <= m.DATAOUT7


|system_de2|LCD_Display:u1
iCLK_50MHZ => CLK_400HZ.CLK
iCLK_50MHZ => CLK_COUNT_400HZ[0].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[1].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[2].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[3].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[4].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[5].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[6].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[7].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[8].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[9].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[10].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[11].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[12].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[13].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[14].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[15].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[16].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[17].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[18].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[19].CLK
iRST_N => next_command.DISPLAY_CLEAR.OUTPUTSELECT
iRST_N => next_command.DISPLAY_OFF.OUTPUTSELECT
iRST_N => next_command.RESET3.OUTPUTSELECT
iRST_N => next_command.RESET2.OUTPUTSELECT
iRST_N => next_command.RETURN_HOME.OUTPUTSELECT
iRST_N => next_command.LINE2.OUTPUTSELECT
iRST_N => next_command.Print_String.OUTPUTSELECT
iRST_N => next_command.MODE_SET.OUTPUTSELECT
iRST_N => next_command.DISPLAY_ON.OUTPUTSELECT
iRST_N => next_command.FUNC_SET.OUTPUTSELECT
iRST_N => CLK_400HZ.ACLR
iRST_N => CLK_COUNT_400HZ[0].ACLR
iRST_N => CLK_COUNT_400HZ[1].ACLR
iRST_N => CLK_COUNT_400HZ[2].ACLR
iRST_N => CLK_COUNT_400HZ[3].ACLR
iRST_N => CLK_COUNT_400HZ[4].ACLR
iRST_N => CLK_COUNT_400HZ[5].ACLR
iRST_N => CLK_COUNT_400HZ[6].ACLR
iRST_N => CLK_COUNT_400HZ[7].ACLR
iRST_N => CLK_COUNT_400HZ[8].ACLR
iRST_N => CLK_COUNT_400HZ[9].ACLR
iRST_N => CLK_COUNT_400HZ[10].ACLR
iRST_N => CLK_COUNT_400HZ[11].ACLR
iRST_N => CLK_COUNT_400HZ[12].ACLR
iRST_N => CLK_COUNT_400HZ[13].ACLR
iRST_N => CLK_COUNT_400HZ[14].ACLR
iRST_N => CLK_COUNT_400HZ[15].ACLR
iRST_N => CLK_COUNT_400HZ[16].ACLR
iRST_N => CLK_COUNT_400HZ[17].ACLR
iRST_N => CLK_COUNT_400HZ[18].ACLR
iRST_N => CLK_COUNT_400HZ[19].ACLR
iRST_N => state~13.DATAIN
iRST_N => CHAR_COUNT[0].ENA
iRST_N => LCD_E~reg0.ENA
iRST_N => LCD_RS~reg0.ENA
iRST_N => LCD_RW_INT.ENA
iRST_N => DATA_BUS_VALUE[7].ENA
iRST_N => DATA_BUS_VALUE[6].ENA
iRST_N => DATA_BUS_VALUE[5].ENA
iRST_N => DATA_BUS_VALUE[4].ENA
iRST_N => DATA_BUS_VALUE[3].ENA
iRST_N => DATA_BUS_VALUE[2].ENA
iRST_N => DATA_BUS_VALUE[1].ENA
iRST_N => DATA_BUS_VALUE[0].ENA
iRST_N => CHAR_COUNT[4].ENA
iRST_N => CHAR_COUNT[3].ENA
iRST_N => CHAR_COUNT[2].ENA
iRST_N => CHAR_COUNT[1].ENA
oMSG_INDEX[0] <= CHAR_COUNT[0].DB_MAX_OUTPUT_PORT_TYPE
oMSG_INDEX[1] <= CHAR_COUNT[1].DB_MAX_OUTPUT_PORT_TYPE
oMSG_INDEX[2] <= CHAR_COUNT[2].DB_MAX_OUTPUT_PORT_TYPE
oMSG_INDEX[3] <= CHAR_COUNT[3].DB_MAX_OUTPUT_PORT_TYPE
oMSG_INDEX[4] <= CHAR_COUNT[4].DB_MAX_OUTPUT_PORT_TYPE
iMSG_ASCII[0] => LessThan1.IN8
iMSG_ASCII[0] => Add1.IN8
iMSG_ASCII[0] => DATA_BUS_VALUE.DATAA
iMSG_ASCII[0] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[0] => Equal1.IN7
iMSG_ASCII[1] => LessThan1.IN7
iMSG_ASCII[1] => Add1.IN7
iMSG_ASCII[1] => DATA_BUS_VALUE.DATAA
iMSG_ASCII[1] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[1] => Equal1.IN6
iMSG_ASCII[2] => LessThan1.IN6
iMSG_ASCII[2] => Add1.IN6
iMSG_ASCII[2] => DATA_BUS_VALUE.DATAA
iMSG_ASCII[2] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[2] => Equal1.IN5
iMSG_ASCII[3] => LessThan1.IN5
iMSG_ASCII[3] => Add1.IN5
iMSG_ASCII[3] => DATA_BUS_VALUE.DATAA
iMSG_ASCII[3] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[3] => Equal1.IN4
iMSG_ASCII[4] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[4] => Equal0.IN3
iMSG_ASCII[4] => Equal1.IN3
iMSG_ASCII[5] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[5] => Equal0.IN2
iMSG_ASCII[5] => Equal1.IN2
iMSG_ASCII[6] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[6] => Equal0.IN1
iMSG_ASCII[6] => Equal1.IN1
iMSG_ASCII[7] => DATA_BUS_VALUE.DATAB
iMSG_ASCII[7] => Equal0.IN0
iMSG_ASCII[7] => Equal1.IN0
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|system_de2|timerNote:myTimer
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
en_in => count[2].ENA
en_in => count[1].ENA
en_in => count[0].ENA
en_in => count[3].ENA
en_in => count[4].ENA
en_in => count[5].ENA
en_in => count[6].ENA
en_in => count[7].ENA
en_in => count[8].ENA
en_in => count[9].ENA
en_in => count[10].ENA
en_in => count[11].ENA
en_in => count[12].ENA
en_in => count[13].ENA
en_in => count[14].ENA
en_in => count[15].ENA
en_in => count[16].ENA
en_in => count[17].ENA
en_in => count[18].ENA
en_in => count[19].ENA
en_in => count[20].ENA
en_in => count[21].ENA
en_in => count[22].ENA
en_in => count[23].ENA
en_in => count[24].ENA
en_in => count[25].ENA
rst => always0.IN1
t <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|noteCounter:myNote
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => reset_out~reg0.CLK
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => reset_out.OUTPUTSELECT
enTime => q.OUTPUTSELECT
enTime => q.OUTPUTSELECT
enTime => q.OUTPUTSELECT
enTime => q.OUTPUTSELECT
enTime => q.OUTPUTSELECT
enTime => q.OUTPUTSELECT
en => reset_out.OUTPUTSELECT
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
reset_out <= reset_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|square_wave_osc_JWS:mySquare
CLOCK_50 => phase.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => phase.OUTPUTSELECT
note[0] => Ram0.RADDR
note[1] => Ram0.RADDR1
note[2] => Ram0.RADDR2
note[3] => Ram0.RADDR3
note[4] => Ram0.RADDR4
note[5] => Ram0.RADDR5
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|harm1:mySquare2
CLOCK_50 => phase.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => phase.OUTPUTSELECT
note[0] => Ram0.RADDR
note[1] => Ram0.RADDR1
note[2] => Ram0.RADDR2
note[3] => Ram0.RADDR3
note[4] => Ram0.RADDR4
note[5] => Ram0.RADDR5
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|harm2:mySquare22
CLOCK_50 => phase.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => phase.OUTPUTSELECT
note[0] => Ram0.RADDR
note[1] => Ram0.RADDR1
note[2] => Ram0.RADDR2
note[3] => Ram0.RADDR3
note[4] => Ram0.RADDR4
note[5] => Ram0.RADDR5
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|add:myAdd
in1[0] => Add0.IN32
in1[1] => Add0.IN31
in1[2] => Add0.IN30
in1[3] => Add0.IN29
in1[4] => Add0.IN28
in1[5] => Add0.IN27
in1[6] => Add0.IN26
in1[7] => Add0.IN25
in1[8] => Add0.IN24
in1[9] => Add0.IN23
in1[10] => Add0.IN22
in1[11] => Add0.IN21
in1[12] => Add0.IN20
in1[13] => Add0.IN19
in1[14] => Add0.IN18
in1[15] => Add0.IN17
in1[16] => Add0.IN16
in1[17] => Add0.IN15
in1[18] => Add0.IN14
in1[19] => Add0.IN13
in1[20] => Add0.IN12
in1[21] => Add0.IN11
in1[22] => Add0.IN10
in1[23] => Add0.IN9
in1[24] => Add0.IN8
in1[25] => Add0.IN7
in1[26] => Add0.IN6
in1[27] => Add0.IN5
in1[28] => Add0.IN4
in1[29] => Add0.IN3
in1[30] => Add0.IN2
in1[31] => Add0.IN1
in2[0] => Add0.IN64
in2[1] => Add0.IN63
in2[2] => Add0.IN62
in2[3] => Add0.IN61
in2[4] => Add0.IN60
in2[5] => Add0.IN59
in2[6] => Add0.IN58
in2[7] => Add0.IN57
in2[8] => Add0.IN56
in2[9] => Add0.IN55
in2[10] => Add0.IN54
in2[11] => Add0.IN53
in2[12] => Add0.IN52
in2[13] => Add0.IN51
in2[14] => Add0.IN50
in2[15] => Add0.IN49
in2[16] => Add0.IN48
in2[17] => Add0.IN47
in2[18] => Add0.IN46
in2[19] => Add0.IN45
in2[20] => Add0.IN44
in2[21] => Add0.IN43
in2[22] => Add0.IN42
in2[23] => Add0.IN41
in2[24] => Add0.IN40
in2[25] => Add0.IN39
in2[26] => Add0.IN38
in2[27] => Add0.IN37
in2[28] => Add0.IN36
in2[29] => Add0.IN35
in2[30] => Add0.IN34
in2[31] => Add0.IN33
in3[0] => Add1.IN64
in3[1] => Add1.IN63
in3[2] => Add1.IN62
in3[3] => Add1.IN61
in3[4] => Add1.IN60
in3[5] => Add1.IN59
in3[6] => Add1.IN58
in3[7] => Add1.IN57
in3[8] => Add1.IN56
in3[9] => Add1.IN55
in3[10] => Add1.IN54
in3[11] => Add1.IN53
in3[12] => Add1.IN52
in3[13] => Add1.IN51
in3[14] => Add1.IN50
in3[15] => Add1.IN49
in3[16] => Add1.IN48
in3[17] => Add1.IN47
in3[18] => Add1.IN46
in3[19] => Add1.IN45
in3[20] => Add1.IN44
in3[21] => Add1.IN43
in3[22] => Add1.IN42
in3[23] => Add1.IN41
in3[24] => Add1.IN40
in3[25] => Add1.IN39
in3[26] => Add1.IN38
in3[27] => Add1.IN37
in3[28] => Add1.IN36
in3[29] => Add1.IN35
in3[30] => Add1.IN34
in3[31] => Add1.IN33
out[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|system_de2|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|system_de2|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


