# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../simulation_ch.srcs/sources_1/new/triple.v" \
"../../../../simulation_ch.srcs/sim_1/new/sim_challenge.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
