--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ashok/OneDrive/Documents/xilinx/sensor_wifi/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml IOT.twx IOT.ncd -o IOT.twr IOT.pcf
-ucf iot_con.ucf

Design file:              IOT.ncd
Physical constraint file: IOT.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
din         |    6.137(R)|      SLOW  |   -0.881(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cs          |         7.262(R)|      SLOW  |         3.775(R)|      FAST  |clk_BUFGP         |   0.000|
data<0>     |         6.520(R)|      SLOW  |         3.277(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |         6.825(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |         7.126(R)|      SLOW  |         3.679(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |         6.856(R)|      SLOW  |         3.525(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |         6.521(R)|      SLOW  |         3.278(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |         6.688(R)|      SLOW  |         3.407(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |         7.465(R)|      SLOW  |         3.835(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |         7.334(R)|      SLOW  |         3.756(R)|      FAST  |clk_BUFGP         |   0.000|
do          |         7.388(R)|      SLOW  |         3.847(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |         7.756(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         7.680(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
sc          |         7.104(R)|      SLOW  |         3.689(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.436|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
gsw            |gas            |    8.020|
ir             |mot            |    5.482|
---------------+---------------+---------+


Analysis completed Mon Mar 11 17:05:49 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



