0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x04
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x002d: mov_imm:
	regs[5] = 0x23fec1e0, opcode= 0x09
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x04
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x04
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0060: mov_imm:
	regs[5] = 0xda269bc9, opcode= 0x09
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0099: mov_imm:
	regs[5] = 0xabeb76ac, opcode= 0x09
0x009f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00cc: mov_imm:
	regs[5] = 0xa9dab170, opcode= 0x09
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x00e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0105: mov_imm:
	regs[5] = 0xe20941ec, opcode= 0x09
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0114: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0117: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0132: mov_imm:
	regs[5] = 0xbc51679, opcode= 0x09
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0168: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0171: mov_imm:
	regs[5] = 0xa8fdb33, opcode= 0x09
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01a4: mov_imm:
	regs[5] = 0x1f7bc047, opcode= 0x09
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x01ef: mov_imm:
	regs[5] = 0xeb635482, opcode= 0x09
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x01fb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x01fe: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0207: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x020a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0213: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x04
0x021c: mov_imm:
	regs[5] = 0xe6a01860, opcode= 0x09
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0237: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x023d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0240: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x04
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x024f: mov_imm:
	regs[5] = 0xe1084704, opcode= 0x09
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x04
0x025b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x025e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0267: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x04
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0291: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0294: mov_imm:
	regs[5] = 0x2348a111, opcode= 0x09
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02a9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x02ac: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x02b2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x02b8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x02c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02ca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x02d3: mov_imm:
	regs[5] = 0xb313ceeb, opcode= 0x09
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x02fa: mov_imm:
	regs[5] = 0xc12c3171, opcode= 0x09
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x04
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x031e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0324: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x032d: mov_imm:
	regs[5] = 0x86acc8a9, opcode= 0x09
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x033c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x033f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0342: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0351: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x035a: mov_imm:
	regs[5] = 0xc251aa1b, opcode= 0x09
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0372: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x04
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0399: mov_imm:
	regs[5] = 0xc10b03da, opcode= 0x09
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x03a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03b7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x03c6: mov_imm:
	regs[5] = 0x9a80e146, opcode= 0x09
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0417: mov_imm:
	regs[5] = 0x1e3d2ca1, opcode= 0x09
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x04
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0444: mov_imm:
	regs[5] = 0x1c3a15ac, opcode= 0x09
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0477: mov_imm:
	regs[5] = 0x566df85d, opcode= 0x09
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0489: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x048c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0495: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x04
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04aa: mov_imm:
	regs[5] = 0xda3c8357, opcode= 0x09
0x04b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x04b6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x04bc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x04c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x04c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04da: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x04dd: mov_imm:
	regs[5] = 0x6e85ad6e, opcode= 0x09
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x04fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0507: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x050a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x050d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0510: mov_imm:
	regs[5] = 0xa8bd9871, opcode= 0x09
0x0516: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0538: jmp_imm:
	pc += 0x1, opcode= 0x04
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0549: mov_imm:
	regs[5] = 0xf232fe78, opcode= 0x09
0x054f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0576: mov_imm:
	regs[5] = 0xe545f06e, opcode= 0x09
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0588: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x058e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0591: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x059a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x059d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05a0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a9: mov_imm:
	regs[5] = 0xd7632753, opcode= 0x09
0x05af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05b2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x05b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x05b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05c7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05d3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x05d6: mov_imm:
	regs[5] = 0x5480c54d, opcode= 0x09
0x05dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05df: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x05e2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x05e8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05f4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x05f7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x05fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0606: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x060f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0612: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0615: mov_imm:
	regs[5] = 0xe65eeddf, opcode= 0x09
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0627: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x062a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x062d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x063f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0642: mov_imm:
	regs[5] = 0x7b4360f1, opcode= 0x09
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x064b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0663: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0679: jmp_imm:
	pc += 0x1, opcode= 0x04
0x067e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0681: mov_imm:
	regs[5] = 0x6453f888, opcode= 0x09
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x068d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06b4: mov_imm:
	regs[5] = 0x40995944, opcode= 0x09
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06c3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x06c6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x06cc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x06d2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x06d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06f6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x06f9: mov_imm:
	regs[5] = 0x95f48332, opcode= 0x09
0x0700: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x070b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x070e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x04
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0720: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0723: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x04
0x072c: mov_imm:
	regs[5] = 0x76a9e0ba, opcode= 0x09
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0735: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0738: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x073e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0744: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0759: mov_imm:
	regs[5] = 0xa46cd85c, opcode= 0x09
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0765: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0768: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x076b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x076e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0771: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0777: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0780: mov_imm:
	regs[5] = 0x1e780496, opcode= 0x09
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x04
0x079e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x07a4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x07a7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x07d1: mov_imm:
	regs[5] = 0x3e2f8859, opcode= 0x09
0x07d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x07dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x07e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07e9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07f8: mov_imm:
	regs[5] = 0xd6d3c908, opcode= 0x09
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0801: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0816: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0825: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0831: mov_imm:
	regs[5] = 0xce2de1d, opcode= 0x09
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x083a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x04
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0864: mov_imm:
	regs[5] = 0xf440a94e, opcode= 0x09
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0885: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x04
0x089d: mov_imm:
	regs[5] = 0x7c883bfc, opcode= 0x09
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x08b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08cd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08d6: mov_imm:
	regs[5] = 0xa8810a81, opcode= 0x09
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08df: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08fa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x090c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x091b: mov_imm:
	regs[5] = 0xf1ef87c9, opcode= 0x09
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0942: mov_imm:
	regs[5] = 0x38887bc2, opcode= 0x09
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x04
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0963: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0966: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0969: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0972: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0978: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x097b: mov_imm:
	regs[5] = 0xe597714e, opcode= 0x09
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0987: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x098d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0990: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x099c: mov_imm:
	regs[5] = 0xf24035f2, opcode= 0x09
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09ab: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x09ae: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09ba: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x09c0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x09c3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09ed: mov_imm:
	regs[5] = 0x21ecbfcf, opcode= 0x09
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a1d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a20: mov_imm:
	regs[5] = 0x79af7112, opcode= 0x09
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a3e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0a4d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a5c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0a6b: mov_imm:
	regs[5] = 0x3150914f, opcode= 0x09
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a7a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a80: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0a83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a9b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a9e: mov_imm:
	regs[5] = 0x6f1a438f, opcode= 0x09
0x0aa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aad: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0ab0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0ab6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ac2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ac5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ac8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0acb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ace: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ad1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ad4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ad7: mov_imm:
	regs[5] = 0x8d4af4ca, opcode= 0x09
0x0add: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ae0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0af8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b01: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b07: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b0a: mov_imm:
	regs[5] = 0xc8127275, opcode= 0x09
0x0b10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b13: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b1c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b22: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b28: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b2b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b3a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b46: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b49: mov_imm:
	regs[5] = 0x1208d07b, opcode= 0x09
0x0b4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0b5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b61: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b70: mov_imm:
	regs[5] = 0x5caaa8df, opcode= 0x09
0x0b76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b79: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b7c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b82: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b8e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b97: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ba3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ba6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ba9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0baf: mov_imm:
	regs[5] = 0xb6a33a79, opcode= 0x09
0x0bb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bb8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0bbb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0bbe: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0bc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bcd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bdf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0be2: mov_imm:
	regs[5] = 0xf09fbd79, opcode= 0x09
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bf7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0bfa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0c00: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0c06: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c09: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c18: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c1e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c21: mov_imm:
	regs[5] = 0xab4590ec, opcode= 0x09
0x0c27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c2d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c30: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c3f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c45: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c48: mov_imm:
	regs[5] = 0xd8400221, opcode= 0x09
0x0c4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c51: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c54: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0c5a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0c60: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c69: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c7e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c84: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c87: mov_imm:
	regs[5] = 0x9d5a2c86, opcode= 0x09
0x0c8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c96: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c99: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c9c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ca2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ca5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ca8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cab: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0cae: mov_imm:
	regs[5] = 0xc3b0eed9, opcode= 0x09
0x0cb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cb7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0cba: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cc6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0ccc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cd5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0cd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cde: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ce1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ce4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ced: mov_imm:
	regs[5] = 0xb616a4c, opcode= 0x09
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d02: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d0b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d0e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d17: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d1d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d26: mov_imm:
	regs[5] = 0xc39dd0ad, opcode= 0x09
0x0d2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d2f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d32: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d3e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d4a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0d4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d53: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0d56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d5c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d62: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d65: mov_imm:
	regs[5] = 0xfcfc3cb3, opcode= 0x09
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d7d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d80: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d95: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d9b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0da4: mov_imm:
	regs[5] = 0x8d7b0da8, opcode= 0x09
0x0daa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dbc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0dc2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0dc8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0dcb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0dce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0dd4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0dd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0de0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0de3: mov_imm:
	regs[5] = 0x1f887454, opcode= 0x09
0x0de9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0def: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0df2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0df5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e0d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e10: mov_imm:
	regs[5] = 0xd002b584, opcode= 0x09
0x0e16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e19: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e1c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0e22: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0e28: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e2b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e4c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e4f: mov_imm:
	regs[5] = 0x2b60ad28, opcode= 0x09
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e64: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e7f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e86: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e8b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e8e: mov_imm:
	regs[5] = 0xf6b36271, opcode= 0x09
0x0e94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e97: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ea0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0ea7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eac: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ebb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ec7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ecd: mov_imm:
	regs[5] = 0xf9e2d0ba, opcode= 0x09
0x0ed3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ed6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ed9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0edc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0edf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ee2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0eee: mov_imm:
	regs[5] = 0x9f36551c, opcode= 0x09
0x0ef4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0efd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f00: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f12: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0f18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f1e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f27: mov_imm:
	regs[5] = 0x879f6676, opcode= 0x09
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f30: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f54: mov_imm:
	regs[5] = 0xa72736ad, opcode= 0x09
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f6c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f78: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f84: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f8d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0f90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fa2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0fa5: mov_imm:
	regs[5] = 0x29adf5d9, opcode= 0x09
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0fbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fc3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0fc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fc9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0fcc: mov_imm:
	regs[5] = 0x17338500, opcode= 0x09
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fe1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0fe4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0fea: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ff6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ff9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ffc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1002: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x04
0x100b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x100e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1011: mov_imm:
	regs[5] = 0xac854f8f, opcode= 0x09
0x1017: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x101a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x101d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1020: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1023: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1026: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1029: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x102c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1035: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1038: mov_imm:
	regs[5] = 0x9f03c6c1, opcode= 0x09
0x103e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1041: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1044: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x104a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1050: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1053: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1056: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x105f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1062: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1068: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x106b: mov_imm:
	regs[5] = 0xf47859a, opcode= 0x09
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1083: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1086: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x108f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1098: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10a7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x10aa: mov_imm:
	regs[5] = 0x89fb20e9, opcode= 0x09
0x10b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10b9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10c2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x10c8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x10ce: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10ec: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10f5: mov_imm:
	regs[5] = 0x5455a7bc, opcode= 0x09
0x10fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10fe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1101: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1104: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1107: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x110a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x110d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1116: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1119: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1122: mov_imm:
	regs[5] = 0x1f3d416b, opcode= 0x09
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x112e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1134: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x113a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1143: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1146: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x04
0x115b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x115e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1161: mov_imm:
	regs[5] = 0xd2647b7c, opcode= 0x09
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x04
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1170: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1179: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x117c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x117f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1188: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x118b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x118e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1191: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1194: mov_imm:
	regs[5] = 0xd3429ddc, opcode= 0x09
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11a3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x11b2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x11b5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x11b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11c4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x11cd: mov_imm:
	regs[5] = 0xced203c3, opcode= 0x09
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x11d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x11e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11fd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1200: mov_imm:
	regs[5] = 0xba97214a, opcode= 0x09
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x04
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x04
0x121e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x122a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1236: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x123f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1248: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x124b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1257: mov_imm:
	regs[5] = 0xd79da6a3, opcode= 0x09
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1263: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1266: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1281: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1284: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x04
0x128d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1290: mov_imm:
	regs[5] = 0x754e4fa9, opcode= 0x09
0x1296: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1299: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x129c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x12a2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12ae: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x12b1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x12b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12c0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12cc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x12cf: mov_imm:
	regs[5] = 0x3371ef62, opcode= 0x09
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x12e1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12ed: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12f3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x12f6: mov_imm:
	regs[5] = 0x408db5e4, opcode= 0x09
0x12fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1305: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1308: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x130e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x04
0x131a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x131d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1320: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1323: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x04
0x132c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x132f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1332: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1335: mov_imm:
	regs[5] = 0xf7b9596e, opcode= 0x09
0x133b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x133e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1341: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1344: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1347: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x04
0x135c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1365: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x04
0x136e: mov_imm:
	regs[5] = 0x5721a249, opcode= 0x09
0x1374: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1377: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x137a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1386: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x138c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x138f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1392: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1395: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1398: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x139b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x13a1: mov_imm:
	regs[5] = 0xf7674030, opcode= 0x09
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13b0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13b9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13c2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x13c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13cb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13d7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13e0: mov_imm:
	regs[5] = 0xe467b38b, opcode= 0x09
0x13e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x13f2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x04
0x140a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x140d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x04
0x141c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1428: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1431: mov_imm:
	regs[5] = 0x31d80aa2, opcode= 0x09
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x04
0x143d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1446: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1449: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x144c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x144f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1458: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1461: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1464: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x04
0x146d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1476: mov_imm:
	regs[5] = 0x6265d297, opcode= 0x09
0x147c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x147f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1482: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1488: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x148e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1491: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x04
0x149a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x149d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14b2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14bb: mov_imm:
	regs[5] = 0x15bf1534, opcode= 0x09
0x14c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x14c7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14d0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x14d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14d9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14e8: mov_imm:
	regs[5] = 0x5e45e8a8, opcode= 0x09
0x14ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x14f4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x14fa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1506: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1509: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x150c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1515: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1524: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1527: mov_imm:
	regs[5] = 0xbe7ea7f0, opcode= 0x09
0x152d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1530: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1533: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x04
0x153c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x153f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1542: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1554: mov_imm:
	regs[5] = 0x9db0a941, opcode= 0x09
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1560: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1566: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x156c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1572: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1575: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1593: mov_imm:
	regs[5] = 0x49e07d72, opcode= 0x09
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x159f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15b1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15b7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15c0: mov_imm:
	regs[5] = 0x95028042, opcode= 0x09
0x15c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15c9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x15cc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x15d2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x15d8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15e1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x15ff: mov_imm:
	regs[5] = 0x2205ba7, opcode= 0x09
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1611: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1614: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x04
0x161d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1626: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1629: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x162c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x162f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1638: mov_imm:
	regs[5] = 0xc879f615, opcode= 0x09
0x163e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1644: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x164a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1650: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1653: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1659: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x165c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x165f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1662: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1665: mov_imm:
	regs[5] = 0x7711c26c, opcode= 0x09
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1671: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x167a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x167d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x168f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1692: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x04
0x169e: mov_imm:
	regs[5] = 0x3ce82949, opcode= 0x09
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x16b6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x16bc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x16c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x16c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x16c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16ce: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x16dd: mov_imm:
	regs[5] = 0xebc3aa34, opcode= 0x09
0x16e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16e6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x16e9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x16ec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x16ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16f5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1707: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x170a: mov_imm:
	regs[5] = 0x2ae985eb, opcode= 0x09
0x1710: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1713: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1716: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x171c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1722: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1725: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x04
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1737: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x173a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1743: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1746: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1749: mov_imm:
	regs[5] = 0x78c450d8, opcode= 0x09
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x04
0x175b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x175e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1761: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1764: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x176d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1776: mov_imm:
	regs[5] = 0xc0417d9b, opcode= 0x09
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1791: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1794: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x04
0x179d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x17af: mov_imm:
	regs[5] = 0xa563edbc, opcode= 0x09
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x17c4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x17c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x17d6: mov_imm:
	regs[5] = 0xc9d959a, opcode= 0x09
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17e5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x17f4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x17fa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1806: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x180f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1818: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1827: mov_imm:
	regs[5] = 0xd356cb1, opcode= 0x09
0x182d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1830: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1839: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x183c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x183f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1848: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1851: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1854: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1857: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x185a: mov_imm:
	regs[5] = 0x1ac7018b, opcode= 0x09
0x1860: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1863: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1872: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1878: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x187e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1881: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1884: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1887: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x188a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x188d: mov_imm:
	regs[5] = 0x9fa0ece5, opcode= 0x09
0x1893: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1896: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1899: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x189c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x18b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x18ba: mov_imm:
	regs[5] = 0x9946173, opcode= 0x09
0x18c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18d2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x18f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x18ff: mov_imm:
	regs[5] = 0xadf42c95, opcode= 0x09
0x1905: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1908: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x190b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1914: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1917: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1920: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1932: mov_imm:
	regs[5] = 0xe85cfa9, opcode= 0x09
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x04
0x196b: mov_imm:
	regs[5] = 0x72016809, opcode= 0x09
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x04
0x197a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x197d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1980: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x198a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x198f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1992: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1995: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1998: mov_imm:
	regs[5] = 0xaf3d3b0f, opcode= 0x09
0x199e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19a7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x19aa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x19b0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x19b6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x19b9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x19bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19d1: mov_imm:
	regs[5] = 0x49b90f98, opcode= 0x09
0x19d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19e6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x19e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19f5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19fe: mov_imm:
	regs[5] = 0x99697c95, opcode= 0x09
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a0d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a10: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a2b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a3a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a46: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a49: mov_imm:
	regs[5] = 0x806ddceb, opcode= 0x09
0x1a4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a52: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a55: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1a5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a67: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a6d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a70: mov_imm:
	regs[5] = 0x4e8708e, opcode= 0x09
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a79: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a7c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1a82: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1a88: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a8b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a94: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a9a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a9d: mov_imm:
	regs[5] = 0xcc93dcbc, opcode= 0x09
0x1aa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1aa6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1aa9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1aac: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ab5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1abe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1aca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ad6: mov_imm:
	regs[5] = 0x1ba71b81, opcode= 0x09
0x1adc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1adf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ae8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1aee: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1afa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1afd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b1b: mov_imm:
	regs[5] = 0xb92dcc46, opcode= 0x09
0x1b21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b2d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b30: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b39: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b3f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1b42: mov_imm:
	regs[5] = 0x598a6a7, opcode= 0x09
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b5a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b69: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b72: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b78: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b7b: mov_imm:
	regs[5] = 0xad195a6a, opcode= 0x09
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ba2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bab: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bb7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1bba: mov_imm:
	regs[5] = 0xf7c0d703, opcode= 0x09
0x1bc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bc3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bcc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1bd2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1bd8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1bdb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1be4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1be7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1bea: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1bed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bf0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1bf3: mov_imm:
	regs[5] = 0x713b8150, opcode= 0x09
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c02: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c05: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c17: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c23: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c26: mov_imm:
	regs[5] = 0xabbb9875, opcode= 0x09
0x1c2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c2f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c3e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1c44: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1c47: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1c4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c56: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c62: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c65: mov_imm:
	regs[5] = 0xb8ccc36e, opcode= 0x09
0x1c6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c6e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c7a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c98: mov_imm:
	regs[5] = 0x4b727f9d, opcode= 0x09
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ca7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1caa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1cb0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1cb6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1cbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cc8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ccb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cce: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cd7: mov_imm:
	regs[5] = 0xf123c806, opcode= 0x09
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ce3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cf5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d19: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d1c: mov_imm:
	regs[5] = 0xa85ad16, opcode= 0x09
0x1d22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d2e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d40: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1d46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d5b: mov_imm:
	regs[5] = 0x9bf80728, opcode= 0x09
0x1d61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d64: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d7f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d82: mov_imm:
	regs[5] = 0x7958cae5, opcode= 0x09
0x1d88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d8b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d9d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1db5: mov_imm:
	regs[5] = 0xfa826dc7, opcode= 0x09
0x1dbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dbe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dc7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1dca: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1dcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dd9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ddc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ddf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1de2: mov_imm:
	regs[5] = 0xc198bb04, opcode= 0x09
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1df4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1dfa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1e00: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e03: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e12: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e1b: mov_imm:
	regs[5] = 0x9dc2f0e9, opcode= 0x09
0x1e21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e2d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e30: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e3f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e45: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e4e: mov_imm:
	regs[5] = 0x19b4e839, opcode= 0x09
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e60: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1e66: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e7e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e84: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e87: mov_imm:
	regs[5] = 0x9a6596e2, opcode= 0x09
0x1e8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e99: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ea2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ea5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ea8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1eab: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1eae: mov_imm:
	regs[5] = 0x7563f06a, opcode= 0x09
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1ec6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1ecc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1eea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ef3: mov_imm:
	regs[5] = 0x3c1b2d0c, opcode= 0x09
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f02: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f05: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f08: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f1a: mov_imm:
	regs[5] = 0xd1d770fc, opcode= 0x09
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f35: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f3e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f44: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1f47: mov_imm:
	regs[5] = 0x23a1ec00, opcode= 0x09
0x1f4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f56: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f59: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f5c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f71: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f77: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f7a: mov_imm:
	regs[5] = 0xa805961c, opcode= 0x09
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f89: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f8c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1f92: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1f98: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f9b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fc2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1fc5: mov_imm:
	regs[5] = 0x1d34d902, opcode= 0x09
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fd7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1fda: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1fdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fe9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1fed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ff2: mov_imm:
	regs[5] = 0xd6e875b1, opcode= 0x09
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2010: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2013: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2016: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2019: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x201c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x201f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2025: mov_imm:
	regs[5] = 0x8f5cfd66, opcode= 0x09
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2031: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2034: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2037: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x203a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x203d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2046: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2049: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x204c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x204f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2052: mov_imm:
	regs[5] = 0x31f52b08, opcode= 0x09
0x2058: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2061: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2064: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x206a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2070: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2073: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x04
0x207c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x207f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2082: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2085: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2088: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x208b: mov_imm:
	regs[5] = 0x9a7559bf, opcode= 0x09
0x2091: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2094: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2097: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x209a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x209d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20a3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20a9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x20ac: mov_imm:
	regs[5] = 0xcaf71c20, opcode= 0x09
0x20b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20b5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20be: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x20c4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x20ca: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x20cd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x20d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20dc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x20eb: mov_imm:
	regs[5] = 0xf0771124, opcode= 0x09
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20f4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x20f7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x20fa: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2103: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2106: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2109: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2112: mov_imm:
	regs[5] = 0x7c7d0ee, opcode= 0x09
0x2118: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x04
0x212a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2136: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x213c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2145: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x04
0x214e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2151: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2154: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2157: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x215a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x215d: mov_imm:
	regs[5] = 0x7297e491, opcode= 0x09
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2169: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x216c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2170: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2175: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2178: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x217b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2184: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x218a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2190: mov_imm:
	regs[5] = 0x605e332f, opcode= 0x09
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2199: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21a2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x21a8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x21ae: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x21ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21cc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x21cf: mov_imm:
	regs[5] = 0xb2e3330c, opcode= 0x09
0x21d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21d8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x21db: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x21de: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21ed: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x21fc: mov_imm:
	regs[5] = 0x1ad71f79, opcode= 0x09
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2208: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2214: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2220: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x04
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x04
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2247: mov_imm:
	regs[5] = 0x2c3e138f, opcode= 0x09
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2253: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2256: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2259: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x225c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2262: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2265: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2268: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x226b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x226e: mov_imm:
	regs[5] = 0xb4ab94a4, opcode= 0x09
0x2274: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2277: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x227a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2280: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2286: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2289: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2292: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2295: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2298: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x229b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x229e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x22a1: mov_imm:
	regs[5] = 0xb082322e, opcode= 0x09
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22aa: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x22ad: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22b6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x22b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22ce: mov_imm:
	regs[5] = 0xc0e43c1e, opcode= 0x09
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22dd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22e6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22f2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x22f8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x22fb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x22fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2302: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x230b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2310: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2313: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x04
0x231c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2325: mov_imm:
	regs[5] = 0xf5bc566f, opcode= 0x09
0x232b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x232e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2337: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x233a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x233d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2340: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2343: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2346: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x234f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2358: mov_imm:
	regs[5] = 0xdf2a6584, opcode= 0x09
0x235e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2361: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2364: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2370: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2376: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2379: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x237c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x237f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2388: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x238b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2394: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2397: mov_imm:
	regs[5] = 0x135d1694, opcode= 0x09
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23af: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x23b2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x23b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23c7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x23ca: mov_imm:
	regs[5] = 0x644a84cd, opcode= 0x09
0x23d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23d3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x23d6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x23dc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x23e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23eb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2400: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2403: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x04
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x240f: mov_imm:
	regs[5] = 0xaf20537b, opcode= 0x09
0x2415: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2418: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x241b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x241e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2427: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x242a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x242d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2430: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2433: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2436: mov_imm:
	regs[5] = 0x4ff2edc8, opcode= 0x09
0x243c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x243f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2442: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x04
0x244e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2454: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x04
0x245d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2466: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x246f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2472: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2475: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x04
0x247e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2481: mov_imm:
	regs[5] = 0x71d15c63, opcode= 0x09
0x2487: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x248a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x248d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2490: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2493: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2496: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2499: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x249d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x24a8: mov_imm:
	regs[5] = 0x360b1dc7, opcode= 0x09
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24b1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x24b4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x24ba: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x24cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24d8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24de: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x24e1: mov_imm:
	regs[5] = 0x153320d3, opcode= 0x09
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24ea: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x24ed: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x24f0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x24f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24f9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24ff: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2502: mov_imm:
	regs[5] = 0x741e2da8, opcode= 0x09
0x2508: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x250b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2514: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x251a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2526: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2529: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x252c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2535: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x04
0x253e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2541: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x04
0x254a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x254d: mov_imm:
	regs[5] = 0xa9ea7e26, opcode= 0x09
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2559: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x255f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2565: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2568: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x256b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x256e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2571: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2574: mov_imm:
	regs[5] = 0xda3adcad, opcode= 0x09
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2580: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2583: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x04
0x258c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2592: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2598: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x259e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25a4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25aa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25b3: mov_imm:
	regs[5] = 0x880e5cb7, opcode= 0x09
0x25b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25c5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x25c8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25d7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x25e0: mov_imm:
	regs[5] = 0x95ee4a, opcode= 0x09
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25f8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x25ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2604: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2610: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2622: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x04
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2637: mov_imm:
	regs[5] = 0x4ebcfbb4, opcode= 0x09
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x04
0x265b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x265e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2661: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x04
0x266a: mov_imm:
	regs[5] = 0x4e6effcf, opcode= 0x09
0x2670: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2679: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x267c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2688: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x268e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2691: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2694: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2697: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x269a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26a6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x26a9: mov_imm:
	regs[5] = 0x6e648e45, opcode= 0x09
0x26af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26b2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x26b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x26ca: mov_imm:
	regs[5] = 0x51d5da6d, opcode= 0x09
0x26d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26d3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x26d6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x26dc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x26e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x26e5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x26e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2703: mov_imm:
	regs[5] = 0x74777823, opcode= 0x09
0x2709: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2715: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2718: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x271b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x271f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2724: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2727: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x272a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x272d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2730: mov_imm:
	regs[5] = 0xbc006f1a, opcode= 0x09
0x2736: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2739: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2742: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2748: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x274e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2757: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x04
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2778: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x277b: mov_imm:
	regs[5] = 0xd4c6c70b, opcode= 0x09
0x2781: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2787: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x278a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x278d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2796: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2799: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x279c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x279f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27a8: mov_imm:
	regs[5] = 0xe129baf2, opcode= 0x09
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x27ba: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x27c0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x27c6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27cf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x27d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27d8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x27ed: mov_imm:
	regs[5] = 0xd274ff34, opcode= 0x09
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27fc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x04
0x280e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2811: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2814: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x04
0x281d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2820: mov_imm:
	regs[5] = 0xa540f7e5, opcode= 0x09
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x04
0x282c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x282f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2832: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x04
0x283e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2844: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2847: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2850: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2853: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2856: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2859: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x285c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x285f: mov_imm:
	regs[5] = 0xc19917e2, opcode= 0x09
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x04
0x286b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2871: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x04
0x287a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x287d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2886: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x288f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2892: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2898: mov_imm:
	regs[5] = 0x4e34aa9b, opcode= 0x09
0x289e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28a1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28aa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x28b0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28bc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28e0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x28e3: mov_imm:
	regs[5] = 0xb105b660, opcode= 0x09
0x28e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28ec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x28ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2901: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x04
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2916: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x291c: mov_imm:
	regs[5] = 0x771371e3, opcode= 0x09
0x2922: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x04
0x292e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x04
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x295b: mov_imm:
	regs[5] = 0x9905ddf7, opcode= 0x09
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x296a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2976: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2988: mov_imm:
	regs[5] = 0x66147e7c, opcode= 0x09
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x04
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29be: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29d0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x29d3: mov_imm:
	regs[5] = 0x8ab993f4, opcode= 0x09
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29e2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29eb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x29ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x29f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29fd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a0f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a12: mov_imm:
	regs[5] = 0xcba719de, opcode= 0x09
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a21: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a24: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2a2a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a36: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a39: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a4e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a60: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a63: mov_imm:
	regs[5] = 0x46ff8eb5, opcode= 0x09
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a72: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a75: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a7e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a8d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a99: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aa2: mov_imm:
	regs[5] = 0x4c47da39, opcode= 0x09
0x2aa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ab1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ab4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ac0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2ac6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2aca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2acf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ad2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2adb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ae4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2af9: mov_imm:
	regs[5] = 0xa4646501, opcode= 0x09
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b0b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b0e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b1d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b23: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b26: mov_imm:
	regs[5] = 0x9f91ff08, opcode= 0x09
0x2b2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b2f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b32: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2b44: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b50: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b56: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b59: mov_imm:
	regs[5] = 0xd4384986, opcode= 0x09
0x2b5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b62: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b65: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b6e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b77: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b7d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b80: mov_imm:
	regs[5] = 0x5374b00d, opcode= 0x09
0x2b86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b8f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b92: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ba1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ba4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bbc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2bbf: mov_imm:
	regs[5] = 0x5335b9ad, opcode= 0x09
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bd4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2be9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2bef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c01: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c04: mov_imm:
	regs[5] = 0x79ad2fc1, opcode= 0x09
0x2c0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c0d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c10: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2c16: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2c1c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c1f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c43: mov_imm:
	regs[5] = 0x2860d6a4, opcode= 0x09
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c61: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c70: mov_imm:
	regs[5] = 0xe95c820c, opcode= 0x09
0x2c76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2c88: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ca3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2cb5: mov_imm:
	regs[5] = 0x12ad2932, opcode= 0x09
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cd3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cee: mov_imm:
	regs[5] = 0x28564649, opcode= 0x09
0x2cf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d06: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d2a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d2d: mov_imm:
	regs[5] = 0xdfe91bb, opcode= 0x09
0x2d33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d36: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d42: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d4b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d51: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d54: mov_imm:
	regs[5] = 0xa8303628, opcode= 0x09
0x2d5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d63: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d66: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d84: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d8a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d8d: mov_imm:
	regs[5] = 0x95c7c5ca, opcode= 0x09
0x2d93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d96: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d99: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2db1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dba: mov_imm:
	regs[5] = 0x3f8096df, opcode= 0x09
0x2dc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dc3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2dcc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2dd2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ddb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2dde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2de1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2de4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2df3: mov_imm:
	regs[5] = 0x123107f6, opcode= 0x09
0x2df9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e02: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e0b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e14: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e2c: mov_imm:
	regs[5] = 0x40b04664, opcode= 0x09
0x2e32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e35: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2e4d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2e50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e56: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e5f: mov_imm:
	regs[5] = 0xf60cbcfc, opcode= 0x09
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e68: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e6b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e6e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e77: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e7d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e80: mov_imm:
	regs[5] = 0xa7cb3ad9, opcode= 0x09
0x2e86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e89: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e92: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2e98: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2e9e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ea1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ea4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ead: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2eb0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2eb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2eb6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ebf: mov_imm:
	regs[5] = 0x5e369440, opcode= 0x09
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2eda: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2edd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ee0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ee3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2eec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ef5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2efe: mov_imm:
	regs[5] = 0x8fd92b4f, opcode= 0x09
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f07: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f0a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2f10: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f1c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f28: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f2e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f31: mov_imm:
	regs[5] = 0x5843d412, opcode= 0x09
0x2f37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f3a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f3d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f55: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f61: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f64: mov_imm:
	regs[5] = 0x8eee4726, opcode= 0x09
0x2f6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f73: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f76: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f82: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f91: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fbb: mov_imm:
	regs[5] = 0x3f46fcd3, opcode= 0x09
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2fe8: mov_imm:
	regs[5] = 0x328a4a5c, opcode= 0x09
0x2fee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ff1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3000: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3006: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x04
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x04
0x302d: mov_imm:
	regs[5] = 0xf5f5bbc8, opcode= 0x09
0x3033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x303f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x04
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3060: mov_imm:
	regs[5] = 0xeb8886b7, opcode= 0x09
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x04
0x306c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x306f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x307e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3087: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x308a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x308d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3090: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3096: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3099: mov_imm:
	regs[5] = 0xab3eba9b, opcode= 0x09
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30ab: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x30cc: mov_imm:
	regs[5] = 0x5773c262, opcode= 0x09
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30f9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x04
0x310e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3111: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3114: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3117: mov_imm:
	regs[5] = 0x80c0169b, opcode= 0x09
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x04
0x312c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3135: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x04
0x313e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3147: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x314a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x314d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3156: mov_imm:
	regs[5] = 0x3b94f9b3, opcode= 0x09
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x04
0x317d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3180: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x04
0x318c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x318f: mov_imm:
	regs[5] = 0x136d4b4c, opcode= 0x09
0x3195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3198: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x319b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x31a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x31b0: mov_imm:
	regs[5] = 0x6259b548, opcode= 0x09
0x31b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31b9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x31bc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x31c2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x31ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31da: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31e0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x31e3: mov_imm:
	regs[5] = 0x1b476f99, opcode= 0x09
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31f2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x31f5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x31f8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x31fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3201: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x04
0x320d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3210: mov_imm:
	regs[5] = 0xc21960c8, opcode= 0x09
0x3216: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x321f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3222: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3228: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x322e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3237: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x324c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x324f: mov_imm:
	regs[5] = 0x273dc3d, opcode= 0x09
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x04
0x325e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3261: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x04
0x326a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x327c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3285: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3294: mov_imm:
	regs[5] = 0xd5780eeb, opcode= 0x09
0x329a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x32a6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x32ac: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x32af: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x32b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32c4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32ca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x32cd: mov_imm:
	regs[5] = 0x268c1e64, opcode= 0x09
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x32d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x32dc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32eb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32f1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32fa: mov_imm:
	regs[5] = 0x51601de1, opcode= 0x09
0x3300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3303: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x04
0x330c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3318: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x331e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3321: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3330: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x04
0x333c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x333f: mov_imm:
	regs[5] = 0xcdfee43d, opcode= 0x09
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3348: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x334b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x334e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3369: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x336c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x336f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3372: mov_imm:
	regs[5] = 0xdc30d94c, opcode= 0x09
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x04
0x337e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3381: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x04
0x338a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3390: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3396: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3399: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x339c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x339f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33a2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x33ab: mov_imm:
	regs[5] = 0xadfd46c7, opcode= 0x09
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ba: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x33bd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x33c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33d5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x33d8: mov_imm:
	regs[5] = 0xb782c16e, opcode= 0x09
0x33de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33e7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33fc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3405: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x340b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x340e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x341a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x341d: mov_imm:
	regs[5] = 0xa9740323, opcode= 0x09
0x3423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3426: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x342c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x343e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3441: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3444: mov_imm:
	regs[5] = 0xb8cde0b8, opcode= 0x09
0x344a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x344d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3450: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x04
0x345c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3462: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3465: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3477: mov_imm:
	regs[5] = 0x948ff834, opcode= 0x09
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3486: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x04
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x349e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34b6: mov_imm:
	regs[5] = 0x1769b286, opcode= 0x09
0x34bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34c5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34ce: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34e3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x34e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34ec: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34f8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x34fb: mov_imm:
	regs[5] = 0x872b7f22, opcode= 0x09
0x3501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3504: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x350d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3513: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3519: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3522: mov_imm:
	regs[5] = 0xc8d0927, opcode= 0x09
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x352e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3534: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3540: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x354c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x354f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x04
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3561: mov_imm:
	regs[5] = 0xa2468076, opcode= 0x09
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x04
0x358b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x358e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3591: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3594: mov_imm:
	regs[5] = 0xe9200795, opcode= 0x09
0x359a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x359d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35a6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x35ac: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x35b2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x35b5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x35b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35c4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35ca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35d3: mov_imm:
	regs[5] = 0xdf4efcaa, opcode= 0x09
0x35d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35e2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x35e5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x35e8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35f7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35fd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3600: mov_imm:
	regs[5] = 0x34a4f84f, opcode= 0x09
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3618: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x361b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x361e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3624: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3627: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x362a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x362d: mov_imm:
	regs[5] = 0x30bf132d, opcode= 0x09
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x363c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3645: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3648: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x364b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x364e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3651: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3654: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x04
0x365d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3660: mov_imm:
	regs[5] = 0x7353d6da, opcode= 0x09
0x3666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3669: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x366c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3678: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x367e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3681: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3684: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x368a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x368d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3690: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3693: mov_imm:
	regs[5] = 0xfd83c1ec, opcode= 0x09
0x3699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x36a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ae: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x36b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36b7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x36cc: mov_imm:
	regs[5] = 0x45405cec, opcode= 0x09
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36e1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x36e4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x36ea: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x36f0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x36f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x36f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3702: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3705: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3708: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x370b: mov_imm:
	regs[5] = 0x57af93cc, opcode= 0x09
0x3711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3714: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3717: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x371a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3729: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x372c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x372f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3732: mov_imm:
	regs[5] = 0x98efe03b, opcode= 0x09
0x3738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x373c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3741: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3744: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x374a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3750: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3753: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3759: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x375c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x375f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3762: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3765: mov_imm:
	regs[5] = 0xdc3a0e33, opcode= 0x09
0x376b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3774: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3777: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x377a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x377d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3780: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3784: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3789: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x378c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x378f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3792: mov_imm:
	regs[5] = 0x5fa55867, opcode= 0x09
0x3798: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x379b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x379f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37a4: mov_imm:
	regs[30] = 0xdce5cf8, opcode= 0x09
0x37aa: mov_imm:
	regs[31] = 0xadb5de58, opcode= 0x09
0x37b0: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x37b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37b9: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
