#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 10 14:48:49 2019
# Process ID: 6976
# Current directory: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2000 C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.xpr
# Log file: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/vivado.log
# Journal file: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bruger/OneDrive - Danmarks Tekniske Universitet/Dokumenter/GitHub/3Ugers3Semester' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.ipdefs/repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_axi_vdma_0_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_axi_vdma_0_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_axi_vdma_0_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_axi_vdma_0_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_axi_vdma_0_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_xbar_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_1/hdmi_in_xbar_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_xbar_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_1/hdmi_in_xbar_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_xbar_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_1/hdmi_in_xbar_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_xbar_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_1/hdmi_in_xbar_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_xbar_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_1/hdmi_in_xbar_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_s00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/hdmi_in_s00_data_fifo_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_s00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/hdmi_in_s00_data_fifo_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_s00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/hdmi_in_s00_data_fifo_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_s00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/hdmi_in_s00_data_fifo_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_s00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/hdmi_in_s00_data_fifo_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_us_df_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/hdmi_in_auto_us_df_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_us_df_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/hdmi_in_auto_us_df_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_us_df_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/hdmi_in_auto_us_df_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_us_df_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/hdmi_in_auto_us_df_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_us_df_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/hdmi_in_auto_us_df_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/hdmi_in_m00_data_fifo_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/hdmi_in_m00_data_fifo_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/hdmi_in_m00_data_fifo_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/hdmi_in_m00_data_fifo_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_data_fifo_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/hdmi_in_m00_data_fifo_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_regslice_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_regslice_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_regslice_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_regslice_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_m00_regslice_0' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_pc_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_1/hdmi_in_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_pc_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_1/hdmi_in_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_pc_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_1/hdmi_in_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_pc_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_1/hdmi_in_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_in_auto_pc_1' generated file not found 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_1/hdmi_in_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 831.594 ; gain = 194.254
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/aPixelClkLckd(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Successfully read diagram <hdmi_in> from BD file <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.340 ; gain = 27.824
launch_runs impl_1 -jobs 12
[Thu Jan 10 14:49:52 2019] Launched hdmi_in_axi_vdma_0_0_synth_1, hdmi_in_auto_pc_1_synth_1, hdmi_in_auto_us_df_0_synth_1, hdmi_in_s01_regslice_0_synth_1, hdmi_in_s00_data_fifo_0_synth_1, hdmi_in_xbar_1_synth_1, hdmi_in_s00_regslice_0_synth_1, hdmi_in_m00_data_fifo_0_synth_1, hdmi_in_m00_regslice_0_synth_1, hdmi_in_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
hdmi_in_axi_vdma_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_axi_vdma_0_0_synth_1/runme.log
hdmi_in_auto_pc_1_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_pc_1_synth_1/runme.log
hdmi_in_auto_us_df_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_us_df_0_synth_1/runme.log
hdmi_in_s01_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s01_regslice_0_synth_1/runme.log
hdmi_in_s00_data_fifo_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s00_data_fifo_0_synth_1/runme.log
hdmi_in_xbar_1_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_xbar_1_synth_1/runme.log
hdmi_in_s00_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s00_regslice_0_synth_1/runme.log
hdmi_in_m00_data_fifo_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_m00_data_fifo_0_synth_1/runme.log
hdmi_in_m00_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_m00_regslice_0_synth_1/runme.log
hdmi_in_auto_pc_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 14:49:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
reset_run hdmi_in_axi_vdma_0_0_synth_1
reset_run hdmi_in_auto_pc_1_synth_1
reset_run hdmi_in_auto_us_df_0_synth_1
reset_run hdmi_in_s01_regslice_0_synth_1
reset_run hdmi_in_s00_data_fifo_0_synth_1
reset_run hdmi_in_xbar_1_synth_1
reset_run hdmi_in_s00_regslice_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s00_regslice_0_synth_1

reset_run hdmi_in_m00_data_fifo_0_synth_1
reset_run hdmi_in_m00_regslice_0_synth_1
reset_run hdmi_in_auto_pc_0_synth_1
export_ip_user_files -of_objects  [get_files C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd
file delete -force C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK2 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_dvi2rgb_0_0_PixelClk 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.340 ; gain = 0.000
make_wrapper -files [get_files C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd] -top
INFO: [BD 41-1662] The design 'hdmi_in.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
Wrote  : <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ui/bd_3e36a3ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
add_files -norecurse C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
reset_run hdmi_in_dvi2rgb_0_0_synth_1
reset_run hdmi_in_axi_dynclk_0_0_synth_1
reset_run hdmi_in_processing_system7_0_0_synth_1
reset_run hdmi_in_v_tc_0_0_synth_1
reset_run hdmi_in_rst_processing_system7_0_100M_0_synth_1
reset_run hdmi_in_v_vid_in_axi4s_0_0_synth_1
reset_run hdmi_in_v_tc_1_0_synth_1
reset_run hdmi_in_rst_processing_system7_0_150M_0_synth_1
reset_run hdmi_in_xbar_0_synth_1
launch_runs impl_1 -jobs 12
INFO: [BD 41-1662] The design 'hdmi_in.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clock)' for hdmi_in_rst_processing_system7_0_100M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(clock)' for hdmi_in_rst_processing_system7_0_150M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(s_axi_aclk_intf)' for hdmi_in_v_tc_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(s_axi_aclk_intf)' for hdmi_in_v_tc_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(aclk_intf)' for hdmi_in_v_vid_in_axi4s_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLKIF)' for hdmi_in_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for hdmi_in_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s01_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for hdmi_in_auto_us_df_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in.hwh
Generated Block Design Tcl file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in_bd.tcl
Generated Hardware Definition File C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.hwdef
[Thu Jan 10 14:52:41 2019] Launched hdmi_in_dvi2rgb_0_0_synth_1, hdmi_in_axi_dynclk_0_0_synth_1, hdmi_in_processing_system7_0_0_synth_1, hdmi_in_axi_vdma_0_0_synth_1, hdmi_in_v_tc_0_0_synth_1, hdmi_in_rst_processing_system7_0_100M_0_synth_1, hdmi_in_v_vid_in_axi4s_0_0_synth_1, hdmi_in_v_tc_1_0_synth_1, hdmi_in_rst_processing_system7_0_150M_0_synth_1, hdmi_in_xbar_0_synth_1, hdmi_in_xbar_1_synth_1, hdmi_in_s00_data_fifo_0_synth_1, hdmi_in_s01_regslice_0_synth_1, hdmi_in_s00_regslice_0_synth_1, hdmi_in_auto_pc_0_synth_1, hdmi_in_m00_data_fifo_0_synth_1, hdmi_in_auto_pc_1_synth_1, hdmi_in_auto_us_df_0_synth_1, hdmi_in_m00_regslice_0_synth_1, synth_1...
Run output will be captured here:
hdmi_in_dvi2rgb_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_dvi2rgb_0_0_synth_1/runme.log
hdmi_in_axi_dynclk_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_axi_dynclk_0_0_synth_1/runme.log
hdmi_in_processing_system7_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_processing_system7_0_0_synth_1/runme.log
hdmi_in_axi_vdma_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_axi_vdma_0_0_synth_1/runme.log
hdmi_in_v_tc_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_v_tc_0_0_synth_1/runme.log
hdmi_in_rst_processing_system7_0_100M_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_rst_processing_system7_0_100M_0_synth_1/runme.log
hdmi_in_v_vid_in_axi4s_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_v_vid_in_axi4s_0_0_synth_1/runme.log
hdmi_in_v_tc_1_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_v_tc_1_0_synth_1/runme.log
hdmi_in_rst_processing_system7_0_150M_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_rst_processing_system7_0_150M_0_synth_1/runme.log
hdmi_in_xbar_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_xbar_0_synth_1/runme.log
hdmi_in_xbar_1_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_xbar_1_synth_1/runme.log
hdmi_in_s00_data_fifo_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s00_data_fifo_0_synth_1/runme.log
hdmi_in_s01_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s01_regslice_0_synth_1/runme.log
hdmi_in_s00_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_s00_regslice_0_synth_1/runme.log
hdmi_in_auto_pc_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_pc_0_synth_1/runme.log
hdmi_in_m00_data_fifo_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_m00_data_fifo_0_synth_1/runme.log
hdmi_in_auto_pc_1_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_pc_1_synth_1/runme.log
hdmi_in_auto_us_df_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_auto_us_df_0_synth_1/runme.log
hdmi_in_m00_regslice_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_m00_regslice_0_synth_1/runme.log
synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 14:52:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1491.340 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc
file delete -force C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:03:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:03:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
file mkdir C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/new
close [ open C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/new/epictroll.xdc w ]
add_files -fileset constrs_1 C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/constrs_1/new/epictroll.xdc
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:13:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:13:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:16:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:16:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:19:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:19:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:22:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:22:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:27:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:27:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:31:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:31:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
open_bd_design {C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd}
set_property location {2 602 293} [get_bd_cells dvi2rgb_0]
set_property location {6 2260 180} [get_bd_cells processing_system7_0]
reset_run synth_1
save_bd_design
Wrote  : <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ui/bd_3e36a3ac.ui> 
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:39:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:39:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_intf_nets TMDS_1] [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_cells dvi2rgb_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
INFO: [BD 5-455] Automation on '/v_tc_1/clk' will not be run, since it is obsolete due to previously run automations
endgroup
save_bd_design
WARNING: [BD 41-597] NET <dvi2rgb_0_aPixelClkLckd> has no source
Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
Wrote  : <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ui/bd_3e36a3ac.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 12
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_gpio_video/gpio2_io_i
/proc_sys_reset_0/aux_reset_in
/v_vid_in_axi4s_0/vid_active_video
/v_vid_in_axi4s_0/vid_data

WARNING: [BD 41-597] NET <dvi2rgb_0_aPixelClkLckd> has no source
Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:dvi2rgb_0_aPixelClkLckd is not connected to a valid source.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:dvi2rgb_0_aPixelClkLckd is not connected to a valid source.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clock)' for hdmi_in_proc_sys_reset_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(s_axi_aclk_intf)' for hdmi_in_v_tc_1_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clk_intf)' for hdmi_in_v_tc_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(vid_io_in_clk_intf)' for hdmi_in_v_vid_in_axi4s_0_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(aclk_intf)' for hdmi_in_v_vid_in_axi4s_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s01_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for hdmi_in_auto_us_df_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in.hwh
Generated Block Design Tcl file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in_bd.tcl
Generated Hardware Definition File C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_0, cache-ID = ad2c10509850ff62; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_1, cache-ID = d186ca2369862bbf; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_us_df_0, cache-ID = 00ec5460959d1854; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_data_fifo_0, cache-ID = 5a4469b6e9f16257; cache size = 32.661 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_regslice_0, cache-ID = 64cc09e77d3bb08d; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_proc_sys_reset_0_0, cache-ID = 5d90ccfb6fe4a934; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_data_fifo_0, cache-ID = 62de4801a017bcb7; cache size = 32.660 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_regslice_0, cache-ID = 6d51a20114faa8d7; cache size = 32.661 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s01_regslice_0, cache-ID = d1734a03530b50a4; cache size = 32.661 MB.
[Thu Jan 10 15:42:41 2019] Launched hdmi_in_v_vid_in_axi4s_0_0_synth_1, hdmi_in_v_tc_1_0_synth_1...
Run output will be captured here:
hdmi_in_v_vid_in_axi4s_0_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_v_vid_in_axi4s_0_0_synth_1/runme.log
hdmi_in_v_tc_1_0_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_v_tc_1_0_synth_1/runme.log
[Thu Jan 10 15:42:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2917.738 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO1] [get_bd_cells axi_gpio_sw]
delete_bd_objs [get_bd_intf_ports sws_4bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_led_GPIO] [get_bd_cells axi_gpio_led]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_nets axi_gpio_video_ip2intc_irpt] [get_bd_nets dvi2rgb_0_aPixelClkLckd] [get_bd_cells axi_gpio_video]
delete_bd_objs [get_bd_intf_ports hdmi_hpd]
delete_bd_objs [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_ports TMDS]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_ports HDMI_OEN]
delete_bd_objs [get_bd_intf_ports DDC]
save_bd_design
Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
Wrote  : <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ui/bd_3e36a3ac.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
file delete -force C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
make_wrapper -files [get_files C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd] -top
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_vid_in_axi4s_0/vid_active_video
/v_vid_in_axi4s_0/vid_data

Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2917.738 ; gain = 0.000
add_files -norecurse C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
reset_run hdmi_in_xbar_1_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
INFO: [BD 41-1662] The design 'hdmi_in.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_vid_in_axi4s_0/vid_active_video
/v_vid_in_axi4s_0/vid_data

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for hdmi_in_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s01_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for hdmi_in_auto_us_df_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in.hwh
Generated Block Design Tcl file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in_bd.tcl
Generated Hardware Definition File C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_0, cache-ID = ad2c10509850ff62; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_1, cache-ID = d186ca2369862bbf; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_us_df_0, cache-ID = 00ec5460959d1854; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_data_fifo_0, cache-ID = 5a4469b6e9f16257; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_regslice_0, cache-ID = 64cc09e77d3bb08d; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_data_fifo_0, cache-ID = 62de4801a017bcb7; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_regslice_0, cache-ID = 6d51a20114faa8d7; cache size = 38.503 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s01_regslice_0, cache-ID = d1734a03530b50a4; cache size = 38.503 MB.
[Thu Jan 10 15:46:48 2019] Launched hdmi_in_xbar_1_synth_1, synth_1...
Run output will be captured here:
hdmi_in_xbar_1_synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/hdmi_in_xbar_1_synth_1/runme.log
synth_1: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
[Thu Jan 10 15:46:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2917.738 ; gain = 0.000
regenerate_bd_layout
set_property location {5 1882 949} [get_bd_cells rgb2vga_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_IIC_0] [get_bd_intf_ports IIC_0]
save_bd_design
Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
Wrote  : <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/ui/bd_3e36a3ac.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_in_axi_dynclk_0_0_PXL_CLK_O 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_vid_in_axi4s_0/vid_active_video
/v_vid_in_axi4s_0/vid_data

Wrote  : <C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.srcs\sources_1\bd\hdmi_in\hdmi_in.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/sim/hdmi_in.vhd
VHDL Output written to : C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdl/hdmi_in_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_s01_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for hdmi_in_auto_us_df_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_m00_regslice_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for hdmi_in_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in.hwh
Generated Block Design Tcl file C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hw_handoff/hdmi_in_bd.tcl
Generated Hardware Definition File C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/synth/hdmi_in.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_0, cache-ID = ad2c10509850ff62; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_pc_1, cache-ID = d186ca2369862bbf; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_auto_us_df_0, cache-ID = 00ec5460959d1854; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_data_fifo_0, cache-ID = 5a4469b6e9f16257; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_m00_regslice_0, cache-ID = 64cc09e77d3bb08d; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_data_fifo_0, cache-ID = 62de4801a017bcb7; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s00_regslice_0, cache-ID = 6d51a20114faa8d7; cache size = 39.191 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_in_s01_regslice_0, cache-ID = d1734a03530b50a4; cache size = 39.191 MB.
[Thu Jan 10 15:50:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2917.738 ; gain = 0.000
launch_runs impl_1 -jobs 12
[Thu Jan 10 15:50:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jan 10 15:53:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/runme.log
file copy -force C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.runs/impl_1/hdmi_in_wrapper.sysdef C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk/hdmi_in_wrapper.hdf

launch_sdk -workspace C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk -hwspec C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk/hdmi_in_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk -hwspec C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk/hdmi_in_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
