#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17fc110 .scope module, "calc_f2c" "calc_f2c" 2 2;
 .timescale 0 0;
v0x1855360_0 .var/s "accumulator", 15 0;
v0x1855510_0 .var "clock", 0 0;
v0x1855590_0 .var "cmd", 3 0;
v0x1855610_0 .var "enable", 0 0;
v0x18556e0_0 .var "opperand", 15 0;
v0x1855760_0 .net/s "out", 15 0, v0x1855060_0; 1 drivers
S_0x181dbc0 .scope module, "U_alu" "alu" 2 54, 3 9, S_0x17fc110;
 .timescale 0 0;
v0x1854730_0 .net "clock", 0 0, v0x1855510_0; 1 drivers
v0x1854900_0 .net "cmd", 3 0, v0x1855590_0; 1 drivers
v0x18549b0_0 .net "enable", 0 0, v0x1855610_0; 1 drivers
v0x1854a60_0 .net "enable_add", 0 0, v0x1853c30_0; 1 drivers
v0x1854b10_0 .net "enable_div", 0 0, v0x1853e20_0; 1 drivers
v0x1854b90_0 .net "enable_inv", 0 0, v0x1853ed0_0; 1 drivers
v0x1854c60_0 .net "enable_mul", 0 0, v0x1853d60_0; 1 drivers
v0x1854d30_0 .net "enable_sub", 0 0, v0x1853cb0_0; 1 drivers
v0x1854e50_0 .var "logic_clock", 0 0;
v0x1854ed0_0 .net "op1", 15 0, v0x1855360_0; 1 drivers
v0x1854f50_0 .net "op2", 15 0, v0x18556e0_0; 1 drivers
v0x1855060_0 .var "result", 15 0;
v0x18550e0_0 .net "result_add", 15 0, v0x1853730_0; 1 drivers
v0x1855160_0 .net "result_div", 15 0, v0x1852280_0; 1 drivers
v0x1855260_0 .net "result_inv", 15 0, v0x1851ac0_0; 1 drivers
v0x18552e0_0 .net "result_mul", 15 0, v0x1852960_0; 1 drivers
v0x18551e0_0 .net "result_sub", 15 0, v0x1852fd0_0; 1 drivers
RS_0x7f43188464f8/0/0 .resolv tri, v0x1853f80_0, v0x1854000_0, v0x1854110_0, v0x1854190_0;
RS_0x7f43188464f8/0/4 .resolv tri, v0x1854280_0, v0x1854390_0, v0x1854490_0, v0x1854510_0;
RS_0x7f43188464f8/0/8 .resolv tri, v0x1854410_0, v0x1854300_0, v0x1854590_0, C4<z>;
RS_0x7f43188464f8 .resolv tri, RS_0x7f43188464f8/0/0, RS_0x7f43188464f8/0/4, RS_0x7f43188464f8/0/8, C4<z>;
v0x18553f0_0 .net8 "unused", 0 0, RS_0x7f43188464f8; 11 drivers
E_0x1814a70 .event edge, v0x1853a30_0;
S_0x1853810 .scope module, "CMD_demux" "demux" 3 69, 4 2, S_0x181dbc0;
 .timescale 0 0;
v0x1853a30_0 .alias "clock", 0 0, v0x1854730_0;
v0x1853af0_0 .alias "enable", 0 0, v0x18549b0_0;
v0x1853b90_0 .alias "mux_in", 3 0, v0x1854900_0;
v0x1853c30_0 .var "out_0", 0 0;
v0x1853cb0_0 .var "out_1", 0 0;
v0x1853d60_0 .var "out_2", 0 0;
v0x1853e20_0 .var "out_3", 0 0;
v0x1853ed0_0 .var "out_4", 0 0;
v0x1853f80_0 .var "out_5", 0 0;
v0x1854000_0 .var "out_6", 0 0;
v0x1854110_0 .var "out_7", 0 0;
v0x1854190_0 .var "out_8", 0 0;
v0x1854280_0 .var "out_9", 0 0;
v0x1854390_0 .var "out_A", 0 0;
v0x1854490_0 .var "out_B", 0 0;
v0x1854510_0 .var "out_C", 0 0;
v0x1854410_0 .var "out_D", 0 0;
v0x1854300_0 .var "out_E", 0 0;
v0x1854590_0 .var "out_F", 0 0;
v0x18547d0_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x1852120 .event posedge, v0x1853a30_0;
S_0x1853940 .scope begin, "DEMUX" "DEMUX" 4 54, 4 54, S_0x1853810;
 .timescale 0 0;
S_0x18530b0 .scope module, "alu_add" "adder" 3 91, 5 2, S_0x181dbc0;
 .timescale 0 0;
v0x1853350_0 .net "clock", 0 0, v0x1854e50_0; 1 drivers
v0x1853480_0 .alias "enable", 0 0, v0x1854a60_0;
v0x1853520_0 .alias "op1", 15 0, v0x1854ed0_0;
v0x1853630_0 .alias "op2", 15 0, v0x1854f50_0;
v0x18536b0_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1853730_0 .var "result", 15 0;
S_0x18531a0 .scope begin, "ADD" "ADD" 5 30, 5 30, S_0x18530b0;
 .timescale 0 0;
v0x1853290_0 .var *"_s0", 15 0; Local signal
S_0x1852a20 .scope module, "alu_sub" "subtracter" 3 99, 6 2, S_0x181dbc0;
 .timescale 0 0;
v0x1852cc0_0 .alias "clock", 0 0, v0x1853350_0;
v0x1852d60_0 .alias "enable", 0 0, v0x1854d30_0;
v0x1852e00_0 .alias "op1", 15 0, v0x1854ed0_0;
v0x1852e80_0 .alias "op2", 15 0, v0x1854f50_0;
v0x1852f50_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1852fd0_0 .var "result", 15 0;
S_0x1852b10 .scope begin, "SUB" "SUB" 6 30, 6 30, S_0x1852a20;
 .timescale 0 0;
v0x1852c00_0 .var *"_s0", 15 0; Local signal
S_0x1852360 .scope module, "alu_mul" "multiplier" 3 107, 7 2, S_0x181dbc0;
 .timescale 0 0;
v0x1852600_0 .alias "clock", 0 0, v0x1853350_0;
v0x18526f0_0 .alias "enable", 0 0, v0x1854c60_0;
v0x1852790_0 .alias "op1", 15 0, v0x1854ed0_0;
v0x1852860_0 .alias "op2", 15 0, v0x1854f50_0;
v0x18528e0_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1852960_0 .var "result", 15 0;
S_0x1852450 .scope begin, "MUL" "MUL" 7 30, 7 30, S_0x1852360;
 .timescale 0 0;
v0x1852540_0 .var *"_s0", 15 0; Local signal
S_0x1851cb0 .scope module, "alu_div" "divider" 3 115, 8 2, S_0x181dbc0;
 .timescale 0 0;
v0x1851f50_0 .alias "clock", 0 0, v0x1853350_0;
v0x1852020_0 .alias "enable", 0 0, v0x1854b10_0;
v0x18520a0_0 .alias "op1", 15 0, v0x1854ed0_0;
v0x1852150_0 .alias "op2", 15 0, v0x1854f50_0;
v0x1852200_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1852280_0 .var "result", 15 0;
S_0x1851da0 .scope begin, "DIV" "DIV" 8 30, 8 30, S_0x1851cb0;
 .timescale 0 0;
v0x1851e90_0 .var *"_s0", 15 0; Local signal
S_0x181dcb0 .scope module, "alu_inv" "inverter" 3 123, 9 2, S_0x181dbc0;
 .timescale 0 0;
v0x1851960_0 .alias "clock", 0 0, v0x1853350_0;
v0x1851a20_0 .alias "data_in", 15 0, v0x1854ed0_0;
v0x1851ac0_0 .var "data_out", 15 0;
v0x1851b60_0 .alias "enable", 0 0, v0x1854b90_0;
v0x1851c10_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x1815400 .event posedge, v0x1851960_0;
S_0x182c640 .scope begin, "INV" "INV" 9 27, 9 27, S_0x181dcb0;
 .timescale 0 0;
v0x182c730_0 .var *"_s0", 15 0; Local signal
    .scope S_0x1853810;
T_0 ;
    %wait E_0x1852120;
    %fork t_1, S_0x1853940;
    %jmp t_0;
    .scope S_0x1853940;
t_1 ;
    %load/v 8, v0x1853af0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x1853c30_0, 0, 1;
    %set/v v0x1853cb0_0, 0, 1;
    %set/v v0x1853d60_0, 0, 1;
    %set/v v0x1853e20_0, 0, 1;
    %set/v v0x1853ed0_0, 0, 1;
    %set/v v0x1853f80_0, 0, 1;
    %set/v v0x1854000_0, 0, 1;
    %set/v v0x1854110_0, 0, 1;
    %set/v v0x1854190_0, 0, 1;
    %set/v v0x1854280_0, 0, 1;
    %set/v v0x1854390_0, 0, 1;
    %set/v v0x1854490_0, 0, 1;
    %set/v v0x1854510_0, 0, 1;
    %set/v v0x1854410_0, 0, 1;
    %set/v v0x1854300_0, 0, 1;
    %set/v v0x1854590_0, 0, 1;
    %load/v 8, v0x1853b90_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_0.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_0.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_0.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_0.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_0.12, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_0.13, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_0.14, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_0.15, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_0.16, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.2 ;
    %set/v v0x1853c30_0, 1, 1;
    %jmp T_0.18;
T_0.3 ;
    %set/v v0x1853cb0_0, 1, 1;
    %jmp T_0.18;
T_0.4 ;
    %set/v v0x1853d60_0, 1, 1;
    %jmp T_0.18;
T_0.5 ;
    %set/v v0x1853e20_0, 1, 1;
    %jmp T_0.18;
T_0.6 ;
    %set/v v0x1853ed0_0, 1, 1;
    %jmp T_0.18;
T_0.7 ;
    %set/v v0x1853f80_0, 1, 1;
    %jmp T_0.18;
T_0.8 ;
    %set/v v0x1854000_0, 1, 1;
    %jmp T_0.18;
T_0.9 ;
    %set/v v0x1854110_0, 1, 1;
    %jmp T_0.18;
T_0.10 ;
    %set/v v0x1854190_0, 1, 1;
    %jmp T_0.18;
T_0.11 ;
    %set/v v0x1854280_0, 1, 1;
    %jmp T_0.18;
T_0.12 ;
    %set/v v0x1854390_0, 1, 1;
    %jmp T_0.18;
T_0.13 ;
    %set/v v0x1854490_0, 1, 1;
    %jmp T_0.18;
T_0.14 ;
    %set/v v0x1854510_0, 1, 1;
    %jmp T_0.18;
T_0.15 ;
    %set/v v0x1854410_0, 1, 1;
    %jmp T_0.18;
T_0.16 ;
    %set/v v0x1854300_0, 1, 1;
    %jmp T_0.18;
T_0.17 ;
    %set/v v0x1854590_0, 1, 1;
    %jmp T_0.18;
T_0.18 ;
T_0.0 ;
    %end;
    .scope S_0x1853810;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x18530b0;
T_1 ;
    %wait E_0x1815400;
    %fork t_3, S_0x18531a0;
    %jmp t_2;
    .scope S_0x18531a0;
t_3 ;
    %load/v 8, v0x1853480_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1853520_0, 16;
    %load/v 24, v0x1853630_0, 16;
    %add 8, 24, 16;
    %set/v v0x1853290_0, 8, 16;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x1853290_0, 16;
    %set/v v0x1853730_0, 8, 16;
T_1.0 ;
    %end;
    .scope S_0x18530b0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1852a20;
T_2 ;
    %wait E_0x1815400;
    %fork t_5, S_0x1852b10;
    %jmp t_4;
    .scope S_0x1852b10;
t_5 ;
    %load/v 8, v0x1852d60_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1852e00_0, 16;
    %load/v 24, v0x1852e80_0, 16;
    %sub 8, 24, 16;
    %set/v v0x1852c00_0, 8, 16;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x1852c00_0, 16;
    %set/v v0x1852fd0_0, 8, 16;
T_2.0 ;
    %end;
    .scope S_0x1852a20;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1852360;
T_3 ;
    %wait E_0x1815400;
    %fork t_7, S_0x1852450;
    %jmp t_6;
    .scope S_0x1852450;
t_7 ;
    %load/v 8, v0x18526f0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1852790_0, 16;
    %load/v 24, v0x1852860_0, 16;
    %mul 8, 24, 16;
    %set/v v0x1852540_0, 8, 16;
    %movi 8, 2, 3;
    %ix/get 0, 8, 3;
    %delayx 0;
    %load/v 8, v0x1852540_0, 16;
    %set/v v0x1852960_0, 8, 16;
T_3.0 ;
    %end;
    .scope S_0x1852360;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1851cb0;
T_4 ;
    %wait E_0x1815400;
    %fork t_9, S_0x1851da0;
    %jmp t_8;
    .scope S_0x1851da0;
t_9 ;
    %load/v 8, v0x1852020_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x18520a0_0, 16;
    %load/v 24, v0x1852150_0, 16;
    %div 8, 24, 16;
    %set/v v0x1851e90_0, 8, 16;
    %movi 8, 2, 3;
    %ix/get 0, 8, 3;
    %delayx 0;
    %load/v 8, v0x1851e90_0, 16;
    %set/v v0x1852280_0, 8, 16;
T_4.0 ;
    %end;
    .scope S_0x1851cb0;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x181dcb0;
T_5 ;
    %wait E_0x1815400;
    %fork t_11, S_0x182c640;
    %jmp t_10;
    .scope S_0x182c640;
t_11 ;
    %load/v 8, v0x1851b60_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x1851a20_0, 16;
    %mov 24, 0, 16;
    %mov 40, 0, 32;
    %sub 40, 8, 32;
    %set/v v0x182c730_0, 40, 16;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x182c730_0, 16;
    %set/v v0x1851ac0_0, 8, 16;
T_5.0 ;
    %end;
    .scope S_0x181dcb0;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x181dbc0;
T_6 ;
    %wait E_0x1814a70;
    %delay 1, 0;
    %load/v 8, v0x1854730_0, 1;
    %set/v v0x1854e50_0, 8, 1;
    %delay 3, 0;
    %load/v 8, v0x1854a60_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x18550e0_0, 16;
    %set/v v0x1855060_0, 8, 16;
T_6.0 ;
    %load/v 8, v0x1854d30_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x18551e0_0, 16;
    %set/v v0x1855060_0, 8, 16;
T_6.2 ;
    %load/v 8, v0x1854c60_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0x18552e0_0, 16;
    %set/v v0x1855060_0, 8, 16;
T_6.4 ;
    %load/v 8, v0x1854b10_0, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v0x1855160_0, 16;
    %set/v v0x1855060_0, 8, 16;
T_6.6 ;
    %load/v 8, v0x1854b90_0, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v0x1855260_0, 16;
    %set/v v0x1855060_0, 8, 16;
T_6.8 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x17fc110;
T_7 ;
    %vpi_call 2 14 "$display", "time\011 clk\011enable\011cmd\011 op1\011acc\011 out -- add sub mul div inv";
    %vpi_call 2 16 "$monitor", "%g:\011%b\011%b\011%d\011%d\011%d\011%d", $time, v0x1855510_0, v0x1855610_0, v0x1855590_0, v0x18556e0_0, v0x1855360_0, v0x1855760_0;
    %movi 8, 50, 16;
    %set/v v0x1855360_0, 8, 16;
    %movi 8, 32, 16;
    %set/v v0x18556e0_0, 8, 16;
    %movi 8, 1, 4;
    %set/v v0x1855590_0, 8, 4;
    %set/v v0x1855510_0, 0, 1;
    %set/v v0x1855610_0, 0, 1;
    %delay 4, 0;
    %set/v v0x1855610_0, 1, 1;
    %delay 1, 0;
    %set/v v0x1855510_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1855510_0, 0, 1;
    %delay 3, 0;
    %load/v 8, v0x1855760_0, 16;
    %set/v v0x1855360_0, 8, 16;
    %movi 8, 5, 16;
    %set/v v0x18556e0_0, 8, 16;
    %movi 8, 2, 4;
    %set/v v0x1855590_0, 8, 4;
    %delay 2, 0;
    %set/v v0x1855510_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1855510_0, 0, 1;
    %delay 3, 0;
    %load/v 8, v0x1855760_0, 16;
    %set/v v0x1855360_0, 8, 16;
    %movi 8, 9, 16;
    %set/v v0x18556e0_0, 8, 16;
    %movi 8, 3, 4;
    %set/v v0x1855590_0, 8, 4;
    %delay 2, 0;
    %set/v v0x1855510_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1855510_0, 0, 1;
    %load/v 8, v0x1855760_0, 16;
    %set/v v0x1855360_0, 8, 16;
    %movi 8, 4, 4;
    %set/v v0x1855590_0, 8, 4;
    %delay 5, 0;
    %set/v v0x1855510_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1855510_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1855610_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./demux_4.v";
    "./../add/adder.v";
    "./../subtract/subtracter.v";
    "./../multiply/multiplier.v";
    "./../divide/divider.v";
    "./../invert/inverter.v";
