Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Sun May 31 16:00:27 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file state_prac_control_sets_placed.rpt
| Design       : state_prac
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+-----------------+------------------+------------------+----------------+
|  Clock Signal |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+-----------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG |                 |                  |                5 |             10 |
|  ck_IBUF_BUFG | n_0_temp[9]_i_1 |                  |                4 |             10 |
+---------------+-----------------+------------------+------------------+----------------+


