Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Mar 25 12:54:26 2015
| Host              : sena running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-route-timing-summary.rpt
| Design            : mkZynqTop
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.915        0.000                      0                 1736        0.077        0.000                      0                 1736        3.750        0.000                       0                   844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.000}        6.000           166.667         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.915        0.000                      0                 1736        0.077        0.000                      0                 1736        3.750        0.000                       0                   844  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 ps7_ps7_foo/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps7_ps7_foo/MAXIGP0RDATA[16]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.509ns (30.124%)  route 3.500ns (69.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_fclk_0_c/O
                         net (fo=852, routed)         1.737     3.031    CLK_deleteme_unused_clock_OBUF
    PS7_X0Y0                                                          r  ps7_ps7_foo/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  ps7_ps7_foo/MAXIGP0RREADY
                         net (fo=44, routed)          2.763     7.151    top_ctrl_mux_rv_readDataPipes_0_fifo/ps7_ps7_foo_MAXIGP0RREADY
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.152     7.303 r  top_ctrl_mux_rv_readDataPipes_0_fifo/ps7_ps7_foo_i_33/O
                         net (fo=1, routed)           0.737     8.040    ps7_ps7_foo_MAXIGP0RDATA[16]
    PS7_X0Y0             PS7                                          r  ps7_ps7_foo/MAXIGP0RDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps7_fclk_0_c/O
                         net (fo=852, routed)         1.562    12.742    CLK_deleteme_unused_clock_OBUF
    PS7_X0Y0                                                          r  ps7_ps7_foo/MAXIGP0ACLK
                         clock pessimism              0.289    13.031    
                         clock uncertainty           -0.302    12.729    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[16])
                                                     -0.774    11.955    ps7_ps7_foo
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  3.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.217%)  route 0.170ns (44.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_fclk_0_c/O
                         net (fo=852, routed)         0.659     0.995    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/CLK_deleteme_unused_clock_OBUF
    SLICE_X30Y102                                                     r  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[6]/Q
                         net (fo=1, routed)           0.170     1.329    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data1_reg[6]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.374 r  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data0_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.374    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/n_0_data0_reg[6]_i_1__3
    SLICE_X30Y99         FDRE                                         r  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7_fclk_0_c/O
                         net (fo=852, routed)         0.845     1.211    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/CLK_deleteme_unused_clock_OBUF
    SLICE_X30Y99                                                      r  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data0_reg_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ps7_ps7_foo/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin                                                         
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  ps7_fclk_0_c/I                                              
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y96    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMA/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X32Y96    top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMA/CLK  



