#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5bb40bc9c270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5bb40bc99e00 .scope package, "mrv32_pkg" "mrv32_pkg" 3 29;
 .timescale 0 0;
P_0x5bb40bcc7bd0 .param/l "ADDR_WIDTH" 1 3 85, +C4<00000000000000000000000000010100>;
P_0x5bb40bcc7c10 .param/l "ALU_ADD" 1 3 49, C4<0000>;
P_0x5bb40bcc7c50 .param/l "ALU_AND" 1 3 51, C4<0010>;
P_0x5bb40bcc7c90 .param/l "ALU_OR" 1 3 52, C4<0011>;
P_0x5bb40bcc7cd0 .param/l "ALU_SLL" 1 3 54, C4<0101>;
P_0x5bb40bcc7d10 .param/l "ALU_SLT" 1 3 57, C4<1000>;
P_0x5bb40bcc7d50 .param/l "ALU_SLTU" 1 3 58, C4<1001>;
P_0x5bb40bcc7d90 .param/l "ALU_SRA" 1 3 56, C4<0111>;
P_0x5bb40bcc7dd0 .param/l "ALU_SRL" 1 3 55, C4<0110>;
P_0x5bb40bcc7e10 .param/l "ALU_SUB" 1 3 50, C4<0001>;
P_0x5bb40bcc7e50 .param/l "ALU_XOR" 1 3 53, C4<0100>;
P_0x5bb40bcc7e90 .param/l "BR_ALWAYS" 1 3 72, C4<01>;
P_0x5bb40bcc7ed0 .param/l "BR_EQLT" 1 3 73, C4<10>;
P_0x5bb40bcc7f10 .param/l "BR_NONE" 1 3 71, C4<00>;
P_0x5bb40bcc7f50 .param/l "BR_NQLT" 1 3 74, C4<11>;
P_0x5bb40bcc7f90 .param/l "IMM_B" 1 3 66, C4<010>;
P_0x5bb40bcc7fd0 .param/l "IMM_I" 1 3 64, C4<000>;
P_0x5bb40bcc8010 .param/l "IMM_J" 1 3 68, C4<100>;
P_0x5bb40bcc8050 .param/l "IMM_S" 1 3 65, C4<001>;
P_0x5bb40bcc8090 .param/l "IMM_U" 1 3 67, C4<011>;
P_0x5bb40bcc80d0 .param/l "MEM_BYTES" 1 3 84, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x5bb40bcc8110 .param/l "OPCODE_AUIPC" 1 3 35, C4<0010111>;
P_0x5bb40bcc8150 .param/l "OPCODE_BTYPE" 1 3 38, C4<1100011>;
P_0x5bb40bcc8190 .param/l "OPCODE_ITYPE" 1 3 41, C4<0010011>;
P_0x5bb40bcc81d0 .param/l "OPCODE_JAL" 1 3 36, C4<1101111>;
P_0x5bb40bcc8210 .param/l "OPCODE_JALR" 1 3 37, C4<1100111>;
P_0x5bb40bcc8250 .param/l "OPCODE_LOAD" 1 3 39, C4<0000011>;
P_0x5bb40bcc8290 .param/l "OPCODE_LUI" 1 3 34, C4<0110111>;
P_0x5bb40bcc82d0 .param/l "OPCODE_RTYPE" 1 3 42, C4<0110011>;
P_0x5bb40bcc8310 .param/l "OPCODE_STYPE" 1 3 40, C4<0100011>;
P_0x5bb40bcc8350 .param/l "OPCODE_SYSTEM" 1 3 43, C4<1110011>;
P_0x5bb40bcc8390 .param/l "REGADDR" 1 3 91, C4<00000000000000000000000000000101>;
P_0x5bb40bcc83d0 .param/l "WSTRB_B" 1 3 80, C4<0001>;
P_0x5bb40bcc8410 .param/l "WSTRB_H" 1 3 81, C4<0011>;
P_0x5bb40bcc8450 .param/l "WSTRB_NONE" 1 3 79, C4<0000>;
P_0x5bb40bcc8490 .param/l "WSTRB_W" 1 3 82, C4<1111>;
P_0x5bb40bcc84d0 .param/l "XLEN" 1 3 90, C4<00000000000000000000000000100000>;
S_0x5bb40bc9a400 .scope module, "core_tb" "core_tb" 4 1;
 .timescale 0 0;
P_0x5bb40bbed400 .param/l "MAX_CYCLES" 1 4 9, +C4<00000000000000000000000111110100>;
P_0x5bb40bbed440 .param/l "RD_LATENCY" 1 4 8, +C4<00000000000000000000000000000010>;
v0x5bb40bce7ed0_0 .net "a_addr", 19 0, L_0x5bb40bcf8da0;  1 drivers
v0x5bb40bce7fb0_0 .net "a_rdata", 31 0, v0x5bb40bce6cd0_0;  1 drivers
v0x5bb40bce8070_0 .net "a_rvalid", 0 0, v0x5bb40bce6dc0_0;  1 drivers
v0x5bb40bce8110_0 .net "a_valid", 0 0, v0x5bb40bcd86c0_0;  1 drivers
L_0x754e8e357018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bce81b0_0 .net "a_wdata", 31 0, L_0x754e8e357018;  1 drivers
L_0x754e8e357060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bce8250_0 .net "a_wstrb", 3 0, L_0x754e8e357060;  1 drivers
v0x5bb40bce8310_0 .net "b_addr", 19 0, L_0x5bb40bcffa50;  1 drivers
v0x5bb40bce83d0_0 .net "b_rdata", 31 0, v0x5bb40bce7430_0;  1 drivers
v0x5bb40bce8490_0 .net "b_rvalid", 0 0, v0x5bb40bce7540_0;  1 drivers
v0x5bb40bce85c0_0 .net "b_valid", 0 0, v0x5bb40bcda1f0_0;  1 drivers
v0x5bb40bce8660_0 .net "b_wdata", 31 0, v0x5bb40bcda300_0;  1 drivers
v0x5bb40bce8720_0 .net "b_wstrb", 3 0, v0x5bb40bcda3e0_0;  1 drivers
v0x5bb40bce87e0_0 .var "clk", 0 0;
v0x5bb40bce8880_0 .var/i "cycle", 31 0;
v0x5bb40bce8960_0 .var "rst_n", 0 0;
v0x5bb40bce8a90_0 .var/2u "trace_retire", 0 0;
v0x5bb40bce8b50_0 .net "unsupported_instr", 0 0, L_0x5bb40bc1c690;  1 drivers
E_0x5bb40bb98f70 .event anyedge, v0x5bb40bcd90f0_0;
S_0x5bb40bc9a8a0 .scope begin, "$unm_blk_104" "$unm_blk_104" 4 145, 4 145 0, S_0x5bb40bc9a400;
 .timescale 0 0;
v0x5bb40bcb2a50_0 .var/s "_ivl_0", 31 0;
v0x5bb40bcb30f0_0 .var/str "prog";
S_0x5bb40bc9ad80 .scope module, "core" "mrv32_core" 4 96, 5 5 0, S_0x5bb40bc9a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /OUTPUT 1 "b_valid";
    .port_info 9 /OUTPUT 20 "b_addr";
    .port_info 10 /OUTPUT 32 "b_wdata";
    .port_info 11 /OUTPUT 4 "b_wstrb";
    .port_info 12 /INPUT 32 "b_rdata";
    .port_info 13 /INPUT 1 "b_rvalid";
    .port_info 14 /OUTPUT 1 "unsupported_instr";
L_0x5bb40bbdb4e0 .functor NOT 1, v0x5bb40bcd7f40_0, C4<0>, C4<0>, C4<0>;
L_0x5bb40bba0700 .functor AND 1, L_0x5bb40bcf9010, L_0x5bb40bbdb4e0, C4<1>, C4<1>;
L_0x5bb40bba0580 .functor OR 1, v0x5bb40bcd78a0_0, v0x5bb40bcd7960_0, C4<0>, C4<0>;
L_0x5bb40bc1c690 .functor AND 1, v0x5bb40bcd7f40_0, L_0x5bb40bcf9010, C4<1>, C4<1>;
L_0x5bb40bcfd6b0 .functor AND 1, L_0x5bb40bcff230, L_0x5bb40bcffaf0, C4<1>, C4<1>;
L_0x5bb40bcffe60 .functor OR 1, L_0x5bb40bcffbe0, v0x5bb40bcda960_0, C4<0>, C4<0>;
L_0x5bb40bcfff10 .functor AND 1, L_0x5bb40bcfeb70, L_0x5bb40bcffe60, C4<1>, C4<1>;
L_0x754e8e357378 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5bb40bd014d0 .functor AND 32, L_0x5bb40bd01140, L_0x754e8e357378, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5bb40bcdf400_0 .net/2u *"_ivl_118", 31 0, L_0x754e8e357378;  1 drivers
v0x5bb40bcdf500_0 .net *"_ivl_120", 31 0, L_0x5bb40bd014d0;  1 drivers
v0x5bb40bcdf5e0_0 .net *"_ivl_122", 31 0, L_0x5bb40bd015e0;  1 drivers
v0x5bb40bcdf6d0_0 .net *"_ivl_6", 0 0, L_0x5bb40bbdb4e0;  1 drivers
v0x5bb40bcdf7b0_0 .net *"_ivl_85", 0 0, L_0x5bb40bcffaf0;  1 drivers
v0x5bb40bcdf870_0 .net *"_ivl_89", 0 0, L_0x5bb40bcffbe0;  1 drivers
v0x5bb40bcdf930_0 .net *"_ivl_90", 0 0, L_0x5bb40bcffe60;  1 drivers
v0x5bb40bcdfa10_0 .net "a_addr", 19 0, L_0x5bb40bcf8da0;  alias, 1 drivers
v0x5bb40bcdfad0_0 .net "a_rdata", 31 0, v0x5bb40bce6cd0_0;  alias, 1 drivers
v0x5bb40bcdfba0_0 .net "a_rvalid", 0 0, v0x5bb40bce6dc0_0;  alias, 1 drivers
v0x5bb40bcdfc70_0 .net "a_valid", 0 0, v0x5bb40bcd86c0_0;  alias, 1 drivers
v0x5bb40bcdfd40_0 .net "a_wdata", 31 0, L_0x754e8e357018;  alias, 1 drivers
v0x5bb40bcdfe10_0 .net "a_wstrb", 3 0, L_0x754e8e357060;  alias, 1 drivers
v0x5bb40bcdfee0_0 .net "alu_result", 31 0, v0x5bb40bcdbdc0_0;  1 drivers
v0x5bb40bcdffb0_0 .net "alu_result_mem", 31 0, L_0x5bb40bcff5c0;  1 drivers
v0x5bb40bce0050_0 .net "alu_result_wb", 31 0, L_0x5bb40bd01140;  1 drivers
v0x5bb40bce00f0_0 .net "aluop", 3 0, v0x5bb40bcd6da0_0;  1 drivers
v0x5bb40bce02d0_0 .net "aluop_ex", 3 0, L_0x5bb40bcfd720;  1 drivers
v0x5bb40bce03a0_0 .net "alusrc", 0 0, v0x5bb40bcd6e80_0;  1 drivers
v0x5bb40bce0470_0 .net "alusrc_ex", 0 0, L_0x5bb40bcfd810;  1 drivers
v0x5bb40bce0510_0 .net "b_addr", 19 0, L_0x5bb40bcffa50;  alias, 1 drivers
v0x5bb40bce05e0_0 .net "b_rdata", 31 0, v0x5bb40bce7430_0;  alias, 1 drivers
v0x5bb40bce06b0_0 .net "b_rvalid", 0 0, v0x5bb40bce7540_0;  alias, 1 drivers
v0x5bb40bce0780_0 .net "b_valid", 0 0, v0x5bb40bcda1f0_0;  alias, 1 drivers
v0x5bb40bce0850_0 .net "b_wdata", 31 0, v0x5bb40bcda300_0;  alias, 1 drivers
v0x5bb40bce0920_0 .net "b_wstrb", 3 0, v0x5bb40bcda3e0_0;  alias, 1 drivers
v0x5bb40bce09f0_0 .net "br_sel", 1 0, v0x5bb40bcd6f40_0;  1 drivers
v0x5bb40bce0ac0_0 .net "br_sel_ex", 1 0, L_0x5bb40bcfcf40;  1 drivers
v0x5bb40bce0b60_0 .net "br_sel_mem", 1 0, L_0x5bb40bcfe420;  1 drivers
v0x5bb40bce0c30_0 .net "clk", 0 0, v0x5bb40bce87e0_0;  1 drivers
v0x5bb40bce0cd0_0 .net "imm", 31 0, L_0x5bb40bcfcbd0;  1 drivers
v0x5bb40bce0dc0_0 .net "imm_ex", 31 0, L_0x5bb40bcfdf90;  1 drivers
v0x5bb40bce0e80_0 .net "imm_mem", 31 0, L_0x5bb40bcfe9e0;  1 drivers
v0x5bb40bce1170_0 .net "imm_wb", 31 0, L_0x5bb40bd00740;  1 drivers
v0x5bb40bce1230_0 .net "instr", 31 0, L_0x5bb40bcf8ed0;  1 drivers
v0x5bb40bce1320_0 .net "instr_accept", 0 0, v0x5bb40bcde4a0_0;  1 drivers
v0x5bb40bce1410_0 .net "instr_if", 31 0, v0x5bb40bcd8a50_0;  1 drivers
v0x5bb40bce14d0_0 .net "instr_valid_decode", 0 0, L_0x5bb40bba0700;  1 drivers
v0x5bb40bce1570_0 .net "instr_valid_ex", 0 0, L_0x5bb40bcfd2e0;  1 drivers
v0x5bb40bce1630_0 .net "instr_valid_fetch", 0 0, v0x5bb40bcd8cd0_0;  1 drivers
v0x5bb40bce16d0_0 .net "instr_valid_mem", 0 0, L_0x5bb40bcfeb70;  1 drivers
v0x5bb40bce1770_0 .net "instr_valid_wb", 0 0, L_0x5bb40bd00a50;  1 drivers
v0x5bb40bce1840_0 .net "is_auipc", 0 0, v0x5bb40bcd75c0_0;  1 drivers
v0x5bb40bce1910_0 .net "is_auipc_ex", 0 0, L_0x5bb40bcfd0d0;  1 drivers
v0x5bb40bce19b0_0 .net "is_auipc_mem", 0 0, L_0x5bb40bcfe6d0;  1 drivers
v0x5bb40bce1a50_0 .net "is_auipc_wb", 0 0, L_0x5bb40bd00360;  1 drivers
v0x5bb40bce1b20_0 .net "is_jalr", 0 0, v0x5bb40bcd7660_0;  1 drivers
v0x5bb40bce1bf0_0 .net "is_jalr_ex", 0 0, L_0x5bb40bcfcfe0;  1 drivers
v0x5bb40bce1c90_0 .net "is_jalr_mem", 0 0, L_0x5bb40bcfe510;  1 drivers
v0x5bb40bce1d30_0 .net "is_jalr_wb", 0 0, L_0x5bb40bd00110;  1 drivers
v0x5bb40bce1df0_0 .net "is_lui", 0 0, v0x5bb40bcd7720_0;  1 drivers
v0x5bb40bce1ec0_0 .net "is_lui_ex", 0 0, L_0x5bb40bcfdce0;  1 drivers
v0x5bb40bce1f60_0 .net "is_lui_mem", 0 0, L_0x5bb40bcff3f0;  1 drivers
v0x5bb40bce2020_0 .net "is_lui_wb", 0 0, L_0x5bb40bd00eb0;  1 drivers
v0x5bb40bce20f0_0 .net "iv_if_id", 0 0, L_0x5bb40bcf9010;  1 drivers
v0x5bb40bce2190_0 .net "jal_target", 31 0, L_0x5bb40bd016f0;  1 drivers
v0x5bb40bce2280_0 .net "load_data", 31 0, v0x5bb40bcda6e0_0;  1 drivers
v0x5bb40bce2350_0 .net "load_data_wb", 31 0, L_0x5bb40bd01230;  1 drivers
v0x5bb40bce2420_0 .net "load_unsigned", 0 0, v0x5bb40bcd77e0_0;  1 drivers
v0x5bb40bce24f0_0 .net "load_unsigned_ex", 0 0, L_0x5bb40bcfd3d0;  1 drivers
v0x5bb40bce2590_0 .net "load_unsigned_mem", 0 0, L_0x5bb40bcfec10;  1 drivers
v0x5bb40bce2660_0 .net "lsu_done", 0 0, v0x5bb40bcda960_0;  1 drivers
v0x5bb40bce2730_0 .net "mem_ren", 0 0, v0x5bb40bcd78a0_0;  1 drivers
v0x5bb40bce2800_0 .net "mem_ren_ex", 0 0, L_0x5bb40bcfd930;  1 drivers
v0x5bb40bce28a0_0 .net "mem_ren_mem", 0 0, L_0x5bb40bcfee50;  1 drivers
v0x5bb40bce2970_0 .net "mem_ren_wb", 0 0, L_0x5bb40bd007e0;  1 drivers
v0x5bb40bce2a40_0 .net "mem_valid", 0 0, L_0x5bb40bba0580;  1 drivers
v0x5bb40bce2ae0_0 .net "mem_valid_ex", 0 0, L_0x5bb40bcfdc40;  1 drivers
v0x5bb40bce2b80_0 .net "mem_valid_mem", 0 0, L_0x5bb40bcff230;  1 drivers
v0x5bb40bce2c50_0 .net "mem_wen", 0 0, v0x5bb40bcd7960_0;  1 drivers
v0x5bb40bce2d20_0 .net "mem_wen_ex", 0 0, L_0x5bb40bcfd9d0;  1 drivers
v0x5bb40bce2dc0_0 .net "mem_wen_mem", 0 0, L_0x5bb40bcff050;  1 drivers
v0x5bb40bce2e90_0 .net "mem_wstrb", 3 0, v0x5bb40bcd7a20_0;  1 drivers
v0x5bb40bce2f60_0 .net "mem_wstrb_ex", 3 0, L_0x5bb40bcfdb00;  1 drivers
v0x5bb40bce3000_0 .net "mem_wstrb_mem", 3 0, L_0x5bb40bcff140;  1 drivers
v0x5bb40bce30d0_0 .net "op2", 31 0, L_0x5bb40bcfe0e0;  1 drivers
v0x5bb40bce31a0_0 .net "pc_ex", 31 0, L_0x5bb40bcfd1b0;  1 drivers
v0x5bb40bce3240_0 .net "pc_id", 31 0, L_0x5bb40bcf8f70;  1 drivers
v0x5bb40bce3300_0 .net "pc_if", 31 0, v0x5bb40bcd8e50_0;  1 drivers
v0x5bb40bce33f0_0 .net "pc_mem", 31 0, L_0x5bb40bcfe940;  1 drivers
v0x5bb40bce34b0_0 .net "pc_next", 31 0, v0x5bb40bcdeac0_0;  1 drivers
v0x5bb40bce35c0_0 .net "pc_wb", 31 0, L_0x5bb40bd00450;  1 drivers
v0x5bb40bce3680_0 .net "rd_addr", 4 0, L_0x5bb40bcf91e0;  1 drivers
v0x5bb40bce3750_0 .net "rd_addr_ex", 4 0, L_0x5bb40bcfd610;  1 drivers
v0x5bb40bce3810_0 .net "rd_addr_mem", 4 0, L_0x5bb40bcfedb0;  1 drivers
v0x5bb40bce38f0_0 .net "rd_addr_wb", 4 0, L_0x5bb40bd00b40;  1 drivers
v0x5bb40bce39e0_0 .var "reg_ex_mem", 147 0;
v0x5bb40bce3aa0_0 .var "reg_id_ex", 98 0;
v0x5bb40bce3b80_0 .var "reg_if_id", 64 0;
v0x5bb40bce3c60_0 .var "reg_mem_wb", 139 0;
v0x5bb40bce3d40_0 .net "reg_wen", 0 0, v0x5bb40bcd7cc0_0;  1 drivers
v0x5bb40bce3e10_0 .net "reg_wen_ex", 0 0, L_0x5bb40bcfdba0;  1 drivers
v0x5bb40bce3eb0_0 .net "reg_wen_mem", 0 0, L_0x5bb40bcff350;  1 drivers
v0x5bb40bce3f70_0 .net "reg_wen_wb", 0 0, L_0x5bb40bd00dc0;  1 drivers
v0x5bb40bce4040_0 .net "rf_waddr", 4 0, v0x5bb40bcded00_0;  1 drivers
v0x5bb40bce4130_0 .net "rf_wdata", 31 0, v0x5bb40bcdedf0_0;  1 drivers
v0x5bb40bce4240_0 .net "rf_wen", 0 0, v0x5bb40bcdeec0_0;  1 drivers
v0x5bb40bce4330_0 .net "rs1_addr", 4 0, L_0x5bb40bcf9320;  1 drivers
v0x5bb40bce43f0_0 .net "rs1_addr_ex", 4 0, L_0x5bb40bcfd470;  1 drivers
v0x5bb40bce4490_0 .net "rs1_data", 31 0, v0x5bb40bcdd9c0_0;  1 drivers
v0x5bb40bce4580_0 .net "rs2_addr", 4 0, L_0x5bb40bcf93c0;  1 drivers
v0x5bb40bce4640_0 .net "rs2_addr_ex", 4 0, L_0x5bb40bcfd570;  1 drivers
v0x5bb40bce46e0_0 .net "rs2_data", 31 0, v0x5bb40bcddb40_0;  1 drivers
v0x5bb40bce47b0_0 .net "rs2_mem", 31 0, L_0x5bb40bcfe770;  1 drivers
v0x5bb40bce4880_0 .net "rst_n", 0 0, v0x5bb40bce8960_0;  1 drivers
v0x5bb40bce4920_0 .net "stall", 0 0, L_0x5bb40bcfd6b0;  1 drivers
v0x5bb40bce49c0_0 .net "take_branch", 0 0, v0x5bb40bcdc690_0;  1 drivers
v0x5bb40bce4a90_0 .net "take_branch_wb", 0 0, L_0x5bb40bd00020;  1 drivers
v0x5bb40bce4b60_0 .net "true_instr_valid", 0 0, L_0x5bb40bcfff10;  1 drivers
v0x5bb40bce4c00_0 .net "unsupported", 0 0, v0x5bb40bcd7f40_0;  1 drivers
v0x5bb40bce4cd0_0 .net "unsupported_instr", 0 0, L_0x5bb40bc1c690;  alias, 1 drivers
E_0x5bb40bb98650 .event posedge, v0x5bb40bcd8990_0;
L_0x5bb40bcf8ed0 .part v0x5bb40bce3b80_0, 33, 32;
L_0x5bb40bcf8f70 .part v0x5bb40bce3b80_0, 1, 32;
L_0x5bb40bcf9010 .part v0x5bb40bce3b80_0, 0, 1;
L_0x5bb40bcfcf40 .part v0x5bb40bce3aa0_0, 97, 2;
L_0x5bb40bcfcfe0 .part v0x5bb40bce3aa0_0, 96, 1;
L_0x5bb40bcfd0d0 .part v0x5bb40bce3aa0_0, 95, 1;
L_0x5bb40bcfd1b0 .part v0x5bb40bce3aa0_0, 63, 32;
L_0x5bb40bcfd2e0 .part v0x5bb40bce3aa0_0, 62, 1;
L_0x5bb40bcfd3d0 .part v0x5bb40bce3aa0_0, 61, 1;
L_0x5bb40bcfd470 .part v0x5bb40bce3aa0_0, 56, 5;
L_0x5bb40bcfd570 .part v0x5bb40bce3aa0_0, 51, 5;
L_0x5bb40bcfd610 .part v0x5bb40bce3aa0_0, 46, 5;
L_0x5bb40bcfd720 .part v0x5bb40bce3aa0_0, 42, 4;
L_0x5bb40bcfd810 .part v0x5bb40bce3aa0_0, 41, 1;
L_0x5bb40bcfd930 .part v0x5bb40bce3aa0_0, 40, 1;
L_0x5bb40bcfd9d0 .part v0x5bb40bce3aa0_0, 39, 1;
L_0x5bb40bcfdb00 .part v0x5bb40bce3aa0_0, 35, 4;
L_0x5bb40bcfdba0 .part v0x5bb40bce3aa0_0, 34, 1;
L_0x5bb40bcfdce0 .part v0x5bb40bce3aa0_0, 33, 1;
L_0x5bb40bcfdf90 .part v0x5bb40bce3aa0_0, 1, 32;
L_0x5bb40bcfdc40 .part v0x5bb40bce3aa0_0, 0, 1;
L_0x5bb40bcfe0e0 .functor MUXZ 32, v0x5bb40bcddb40_0, L_0x5bb40bcfdf90, L_0x5bb40bcfd810, C4<>;
L_0x5bb40bcfe420 .part v0x5bb40bce39e0_0, 146, 2;
L_0x5bb40bcfe510 .part v0x5bb40bce39e0_0, 145, 1;
L_0x5bb40bcfe6d0 .part v0x5bb40bce39e0_0, 144, 1;
L_0x5bb40bcfe770 .part v0x5bb40bce39e0_0, 112, 32;
L_0x5bb40bcfe940 .part v0x5bb40bce39e0_0, 80, 32;
L_0x5bb40bcfe9e0 .part v0x5bb40bce39e0_0, 48, 32;
L_0x5bb40bcfeb70 .part v0x5bb40bce39e0_0, 47, 1;
L_0x5bb40bcfec10 .part v0x5bb40bce39e0_0, 46, 1;
L_0x5bb40bcfedb0 .part v0x5bb40bce39e0_0, 41, 5;
L_0x5bb40bcfee50 .part v0x5bb40bce39e0_0, 40, 1;
L_0x5bb40bcff050 .part v0x5bb40bce39e0_0, 39, 1;
L_0x5bb40bcff140 .part v0x5bb40bce39e0_0, 35, 4;
L_0x5bb40bcff350 .part v0x5bb40bce39e0_0, 34, 1;
L_0x5bb40bcff3f0 .part v0x5bb40bce39e0_0, 33, 1;
L_0x5bb40bcff230 .part v0x5bb40bce39e0_0, 32, 1;
L_0x5bb40bcff5c0 .part v0x5bb40bce39e0_0, 0, 32;
L_0x5bb40bcffaf0 .reduce/nor v0x5bb40bcda960_0;
L_0x5bb40bcffbe0 .reduce/nor L_0x5bb40bcff230;
L_0x5bb40bd00020 .part v0x5bb40bce3c60_0, 139, 1;
L_0x5bb40bd00110 .part v0x5bb40bce3c60_0, 138, 1;
L_0x5bb40bd00360 .part v0x5bb40bce3c60_0, 137, 1;
L_0x5bb40bd00450 .part v0x5bb40bce3c60_0, 105, 32;
L_0x5bb40bd00740 .part v0x5bb40bce3c60_0, 73, 32;
L_0x5bb40bd007e0 .part v0x5bb40bce3c60_0, 72, 1;
L_0x5bb40bd00a50 .part v0x5bb40bce3c60_0, 71, 1;
L_0x5bb40bd00b40 .part v0x5bb40bce3c60_0, 66, 5;
L_0x5bb40bd00dc0 .part v0x5bb40bce3c60_0, 65, 1;
L_0x5bb40bd00eb0 .part v0x5bb40bce3c60_0, 64, 1;
L_0x5bb40bd01140 .part v0x5bb40bce3c60_0, 32, 32;
L_0x5bb40bd01230 .part v0x5bb40bce3c60_0, 0, 32;
L_0x5bb40bd015e0 .arith/sum 32, L_0x5bb40bd00450, L_0x5bb40bd00740;
L_0x5bb40bd016f0 .functor MUXZ 32, L_0x5bb40bd015e0, L_0x5bb40bd014d0, L_0x5bb40bd00110, C4<>;
S_0x5bb40bc9b380 .scope module, "decode" "instr_decode" 5 70, 6 29 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_addr";
    .port_info 2 /OUTPUT 5 "rs2_addr";
    .port_info 3 /OUTPUT 5 "rd_addr";
    .port_info 4 /OUTPUT 4 "aluop";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "mem_ren";
    .port_info 7 /OUTPUT 1 "mem_wen";
    .port_info 8 /OUTPUT 4 "mem_wstrb";
    .port_info 9 /OUTPUT 1 "load_unsigned";
    .port_info 10 /OUTPUT 1 "reg_wen";
    .port_info 11 /OUTPUT 1 "is_lui";
    .port_info 12 /OUTPUT 1 "is_auipc";
    .port_info 13 /OUTPUT 1 "is_jalr";
    .port_info 14 /OUTPUT 2 "br_sel";
    .port_info 15 /OUTPUT 32 "imm";
    .port_info 16 /OUTPUT 1 "unsupported_instr";
v0x5bb40bcd6da0_0 .var "aluop", 3 0;
v0x5bb40bcd6e80_0 .var "alusrc", 0 0;
v0x5bb40bcd6f40_0 .var "br_sel", 1 0;
v0x5bb40bcd7000_0 .net "funct3", 2 0, L_0x5bb40bcf9280;  1 drivers
v0x5bb40bcd70e0_0 .net "funct3_lower", 0 0, L_0x5bb40bcf96f0;  1 drivers
v0x5bb40bcd71a0_0 .net "funct3_upper", 1 0, L_0x5bb40bcf9650;  1 drivers
v0x5bb40bcd7280_0 .net "funct7", 6 0, L_0x5bb40bcf9570;  1 drivers
v0x5bb40bcd7360_0 .net "imm", 31 0, L_0x5bb40bcfcbd0;  alias, 1 drivers
v0x5bb40bcd7420_0 .var "imm_sel", 2 0;
v0x5bb40bcd74f0_0 .net "instr", 31 0, L_0x5bb40bcf8ed0;  alias, 1 drivers
v0x5bb40bcd75c0_0 .var "is_auipc", 0 0;
v0x5bb40bcd7660_0 .var "is_jalr", 0 0;
v0x5bb40bcd7720_0 .var "is_lui", 0 0;
v0x5bb40bcd77e0_0 .var "load_unsigned", 0 0;
v0x5bb40bcd78a0_0 .var "mem_ren", 0 0;
v0x5bb40bcd7960_0 .var "mem_wen", 0 0;
v0x5bb40bcd7a20_0 .var "mem_wstrb", 3 0;
v0x5bb40bcd7b00_0 .net "opcode", 6 0, L_0x5bb40bcf90b0;  1 drivers
v0x5bb40bcd7be0_0 .net "rd_addr", 4 0, L_0x5bb40bcf91e0;  alias, 1 drivers
v0x5bb40bcd7cc0_0 .var "reg_wen", 0 0;
v0x5bb40bcd7d80_0 .net "rs1_addr", 4 0, L_0x5bb40bcf9320;  alias, 1 drivers
v0x5bb40bcd7e60_0 .net "rs2_addr", 4 0, L_0x5bb40bcf93c0;  alias, 1 drivers
v0x5bb40bcd7f40_0 .var "unsupported_instr", 0 0;
E_0x5bb40bb98b00/0 .event anyedge, v0x5bb40bcd7b00_0, v0x5bb40bcd7be0_0, v0x5bb40bcd7000_0, v0x5bb40bcd7280_0;
E_0x5bb40bb98b00/1 .event anyedge, v0x5bb40bcd70e0_0, v0x5bb40bcd71a0_0;
E_0x5bb40bb98b00 .event/or E_0x5bb40bb98b00/0, E_0x5bb40bb98b00/1;
L_0x5bb40bcf90b0 .part L_0x5bb40bcf8ed0, 0, 7;
L_0x5bb40bcf91e0 .part L_0x5bb40bcf8ed0, 7, 5;
L_0x5bb40bcf9280 .part L_0x5bb40bcf8ed0, 12, 3;
L_0x5bb40bcf9320 .part L_0x5bb40bcf8ed0, 15, 5;
L_0x5bb40bcf93c0 .part L_0x5bb40bcf8ed0, 20, 5;
L_0x5bb40bcf9570 .part L_0x5bb40bcf8ed0, 25, 7;
L_0x5bb40bcf9650 .part L_0x5bb40bcf9280, 1, 2;
L_0x5bb40bcf96f0 .part L_0x5bb40bcf9280, 0, 1;
S_0x5bb40bc9b820 .scope module, "immgen" "imm_gen" 6 230, 7 24 0, S_0x5bb40bc9b380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0x5bb40bcb4930_0 .net *"_ivl_1", 0 0, L_0x5bb40bcf97e0;  1 drivers
v0x5bb40bc95870_0 .net *"_ivl_10", 19 0, L_0x5bb40bcf9d60;  1 drivers
v0x5bb40bc95910_0 .net *"_ivl_13", 6 0, L_0x5bb40bcfa150;  1 drivers
v0x5bb40bca93a0_0 .net *"_ivl_15", 4 0, L_0x5bb40bcfa1f0;  1 drivers
v0x5bb40bca9440_0 .net *"_ivl_19", 0 0, L_0x5bb40bcfa420;  1 drivers
v0x5bb40bcd49e0_0 .net *"_ivl_2", 19 0, L_0x5bb40bcf9880;  1 drivers
v0x5bb40bcd4ac0_0 .net *"_ivl_20", 18 0, L_0x5bb40bcfa520;  1 drivers
v0x5bb40bcd4ba0_0 .net *"_ivl_23", 0 0, L_0x5bb40bcfa880;  1 drivers
v0x5bb40bcd4c80_0 .net *"_ivl_25", 0 0, L_0x5bb40bcfaba0;  1 drivers
v0x5bb40bcd4d60_0 .net *"_ivl_27", 5 0, L_0x5bb40bcfac40;  1 drivers
v0x5bb40bcd4e40_0 .net *"_ivl_29", 3 0, L_0x5bb40bcfad60;  1 drivers
L_0x754e8e3570a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd4f20_0 .net/2u *"_ivl_30", 0 0, L_0x754e8e3570a8;  1 drivers
v0x5bb40bcd5000_0 .net *"_ivl_35", 19 0, L_0x5bb40bcfb150;  1 drivers
L_0x754e8e3570f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd50e0_0 .net/2u *"_ivl_36", 11 0, L_0x754e8e3570f0;  1 drivers
v0x5bb40bcd51c0_0 .net *"_ivl_41", 0 0, L_0x5bb40bcfb3d0;  1 drivers
v0x5bb40bcd52a0_0 .net *"_ivl_42", 10 0, L_0x5bb40bcfb470;  1 drivers
v0x5bb40bcd5380_0 .net *"_ivl_45", 0 0, L_0x5bb40bcfb330;  1 drivers
v0x5bb40bcd5460_0 .net *"_ivl_47", 7 0, L_0x5bb40bcfb610;  1 drivers
v0x5bb40bcd5540_0 .net *"_ivl_49", 0 0, L_0x5bb40bcfb770;  1 drivers
v0x5bb40bcd5620_0 .net *"_ivl_5", 11 0, L_0x5bb40bcf9b30;  1 drivers
v0x5bb40bcd5700_0 .net *"_ivl_51", 9 0, L_0x5bb40bcfb810;  1 drivers
L_0x754e8e357138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd57e0_0 .net/2u *"_ivl_52", 0 0, L_0x754e8e357138;  1 drivers
L_0x754e8e357180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd58c0_0 .net/2u *"_ivl_56", 2 0, L_0x754e8e357180;  1 drivers
v0x5bb40bcd59a0_0 .net *"_ivl_58", 0 0, L_0x5bb40bcfbc30;  1 drivers
L_0x754e8e3571c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd5a60_0 .net/2u *"_ivl_60", 2 0, L_0x754e8e3571c8;  1 drivers
v0x5bb40bcd5b40_0 .net *"_ivl_62", 0 0, L_0x5bb40bcfbe50;  1 drivers
L_0x754e8e357210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd5c00_0 .net/2u *"_ivl_64", 2 0, L_0x754e8e357210;  1 drivers
v0x5bb40bcd5ce0_0 .net *"_ivl_66", 0 0, L_0x5bb40bcfbf40;  1 drivers
L_0x754e8e357258 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd5da0_0 .net/2u *"_ivl_68", 2 0, L_0x754e8e357258;  1 drivers
v0x5bb40bcd5e80_0 .net *"_ivl_70", 0 0, L_0x5bb40bcfc0d0;  1 drivers
L_0x754e8e3572a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd5f40_0 .net/2u *"_ivl_72", 2 0, L_0x754e8e3572a0;  1 drivers
v0x5bb40bcd6020_0 .net *"_ivl_74", 0 0, L_0x5bb40bcfc170;  1 drivers
L_0x754e8e3572e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcd60e0_0 .net/2u *"_ivl_76", 31 0, L_0x754e8e3572e8;  1 drivers
v0x5bb40bcd61c0_0 .net *"_ivl_78", 31 0, L_0x5bb40bcfc360;  1 drivers
v0x5bb40bcd62a0_0 .net *"_ivl_80", 31 0, L_0x5bb40bcfc4f0;  1 drivers
v0x5bb40bcd6380_0 .net *"_ivl_82", 31 0, L_0x5bb40bcfc790;  1 drivers
v0x5bb40bcd6460_0 .net *"_ivl_84", 31 0, L_0x5bb40bcfc920;  1 drivers
v0x5bb40bcd6540_0 .net *"_ivl_9", 0 0, L_0x5bb40bcf9cc0;  1 drivers
v0x5bb40bcd6620_0 .net "imm", 31 0, L_0x5bb40bcfcbd0;  alias, 1 drivers
v0x5bb40bcd6700_0 .net "imm_b", 31 0, L_0x5bb40bcfae90;  1 drivers
v0x5bb40bcd67e0_0 .net "imm_i", 31 0, L_0x5bb40bcf9bd0;  1 drivers
v0x5bb40bcd68c0_0 .net "imm_j", 31 0, L_0x5bb40bcfb9b0;  1 drivers
v0x5bb40bcd69a0_0 .net "imm_s", 31 0, L_0x5bb40bcfa2e0;  1 drivers
v0x5bb40bcd6a80_0 .net "imm_sel", 2 0, v0x5bb40bcd7420_0;  1 drivers
v0x5bb40bcd6b60_0 .net "imm_u", 31 0, L_0x5bb40bcfb1f0;  1 drivers
v0x5bb40bcd6c40_0 .net "instr", 31 0, L_0x5bb40bcf8ed0;  alias, 1 drivers
L_0x5bb40bcf97e0 .part L_0x5bb40bcf8ed0, 31, 1;
LS_0x5bb40bcf9880_0_0 .concat [ 1 1 1 1], L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0;
LS_0x5bb40bcf9880_0_4 .concat [ 1 1 1 1], L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0;
LS_0x5bb40bcf9880_0_8 .concat [ 1 1 1 1], L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0;
LS_0x5bb40bcf9880_0_12 .concat [ 1 1 1 1], L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0;
LS_0x5bb40bcf9880_0_16 .concat [ 1 1 1 1], L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0, L_0x5bb40bcf97e0;
LS_0x5bb40bcf9880_1_0 .concat [ 4 4 4 4], LS_0x5bb40bcf9880_0_0, LS_0x5bb40bcf9880_0_4, LS_0x5bb40bcf9880_0_8, LS_0x5bb40bcf9880_0_12;
LS_0x5bb40bcf9880_1_4 .concat [ 4 0 0 0], LS_0x5bb40bcf9880_0_16;
L_0x5bb40bcf9880 .concat [ 16 4 0 0], LS_0x5bb40bcf9880_1_0, LS_0x5bb40bcf9880_1_4;
L_0x5bb40bcf9b30 .part L_0x5bb40bcf8ed0, 20, 12;
L_0x5bb40bcf9bd0 .concat [ 12 20 0 0], L_0x5bb40bcf9b30, L_0x5bb40bcf9880;
L_0x5bb40bcf9cc0 .part L_0x5bb40bcf8ed0, 31, 1;
LS_0x5bb40bcf9d60_0_0 .concat [ 1 1 1 1], L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0;
LS_0x5bb40bcf9d60_0_4 .concat [ 1 1 1 1], L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0;
LS_0x5bb40bcf9d60_0_8 .concat [ 1 1 1 1], L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0;
LS_0x5bb40bcf9d60_0_12 .concat [ 1 1 1 1], L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0;
LS_0x5bb40bcf9d60_0_16 .concat [ 1 1 1 1], L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0, L_0x5bb40bcf9cc0;
LS_0x5bb40bcf9d60_1_0 .concat [ 4 4 4 4], LS_0x5bb40bcf9d60_0_0, LS_0x5bb40bcf9d60_0_4, LS_0x5bb40bcf9d60_0_8, LS_0x5bb40bcf9d60_0_12;
LS_0x5bb40bcf9d60_1_4 .concat [ 4 0 0 0], LS_0x5bb40bcf9d60_0_16;
L_0x5bb40bcf9d60 .concat [ 16 4 0 0], LS_0x5bb40bcf9d60_1_0, LS_0x5bb40bcf9d60_1_4;
L_0x5bb40bcfa150 .part L_0x5bb40bcf8ed0, 25, 7;
L_0x5bb40bcfa1f0 .part L_0x5bb40bcf8ed0, 7, 5;
L_0x5bb40bcfa2e0 .concat [ 5 7 20 0], L_0x5bb40bcfa1f0, L_0x5bb40bcfa150, L_0x5bb40bcf9d60;
L_0x5bb40bcfa420 .part L_0x5bb40bcf8ed0, 31, 1;
LS_0x5bb40bcfa520_0_0 .concat [ 1 1 1 1], L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420;
LS_0x5bb40bcfa520_0_4 .concat [ 1 1 1 1], L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420;
LS_0x5bb40bcfa520_0_8 .concat [ 1 1 1 1], L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420;
LS_0x5bb40bcfa520_0_12 .concat [ 1 1 1 1], L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420;
LS_0x5bb40bcfa520_0_16 .concat [ 1 1 1 0], L_0x5bb40bcfa420, L_0x5bb40bcfa420, L_0x5bb40bcfa420;
LS_0x5bb40bcfa520_1_0 .concat [ 4 4 4 4], LS_0x5bb40bcfa520_0_0, LS_0x5bb40bcfa520_0_4, LS_0x5bb40bcfa520_0_8, LS_0x5bb40bcfa520_0_12;
LS_0x5bb40bcfa520_1_4 .concat [ 3 0 0 0], LS_0x5bb40bcfa520_0_16;
L_0x5bb40bcfa520 .concat [ 16 3 0 0], LS_0x5bb40bcfa520_1_0, LS_0x5bb40bcfa520_1_4;
L_0x5bb40bcfa880 .part L_0x5bb40bcf8ed0, 31, 1;
L_0x5bb40bcfaba0 .part L_0x5bb40bcf8ed0, 7, 1;
L_0x5bb40bcfac40 .part L_0x5bb40bcf8ed0, 25, 6;
L_0x5bb40bcfad60 .part L_0x5bb40bcf8ed0, 8, 4;
LS_0x5bb40bcfae90_0_0 .concat [ 1 4 6 1], L_0x754e8e3570a8, L_0x5bb40bcfad60, L_0x5bb40bcfac40, L_0x5bb40bcfaba0;
LS_0x5bb40bcfae90_0_4 .concat [ 1 19 0 0], L_0x5bb40bcfa880, L_0x5bb40bcfa520;
L_0x5bb40bcfae90 .concat [ 12 20 0 0], LS_0x5bb40bcfae90_0_0, LS_0x5bb40bcfae90_0_4;
L_0x5bb40bcfb150 .part L_0x5bb40bcf8ed0, 12, 20;
L_0x5bb40bcfb1f0 .concat [ 12 20 0 0], L_0x754e8e3570f0, L_0x5bb40bcfb150;
L_0x5bb40bcfb3d0 .part L_0x5bb40bcf8ed0, 31, 1;
LS_0x5bb40bcfb470_0_0 .concat [ 1 1 1 1], L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0;
LS_0x5bb40bcfb470_0_4 .concat [ 1 1 1 1], L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0;
LS_0x5bb40bcfb470_0_8 .concat [ 1 1 1 0], L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0, L_0x5bb40bcfb3d0;
L_0x5bb40bcfb470 .concat [ 4 4 3 0], LS_0x5bb40bcfb470_0_0, LS_0x5bb40bcfb470_0_4, LS_0x5bb40bcfb470_0_8;
L_0x5bb40bcfb330 .part L_0x5bb40bcf8ed0, 31, 1;
L_0x5bb40bcfb610 .part L_0x5bb40bcf8ed0, 12, 8;
L_0x5bb40bcfb770 .part L_0x5bb40bcf8ed0, 20, 1;
L_0x5bb40bcfb810 .part L_0x5bb40bcf8ed0, 21, 10;
LS_0x5bb40bcfb9b0_0_0 .concat [ 1 10 1 8], L_0x754e8e357138, L_0x5bb40bcfb810, L_0x5bb40bcfb770, L_0x5bb40bcfb610;
LS_0x5bb40bcfb9b0_0_4 .concat [ 1 11 0 0], L_0x5bb40bcfb330, L_0x5bb40bcfb470;
L_0x5bb40bcfb9b0 .concat [ 20 12 0 0], LS_0x5bb40bcfb9b0_0_0, LS_0x5bb40bcfb9b0_0_4;
L_0x5bb40bcfbc30 .cmp/eq 3, v0x5bb40bcd7420_0, L_0x754e8e357180;
L_0x5bb40bcfbe50 .cmp/eq 3, v0x5bb40bcd7420_0, L_0x754e8e3571c8;
L_0x5bb40bcfbf40 .cmp/eq 3, v0x5bb40bcd7420_0, L_0x754e8e357210;
L_0x5bb40bcfc0d0 .cmp/eq 3, v0x5bb40bcd7420_0, L_0x754e8e357258;
L_0x5bb40bcfc170 .cmp/eq 3, v0x5bb40bcd7420_0, L_0x754e8e3572a0;
L_0x5bb40bcfc360 .functor MUXZ 32, L_0x754e8e3572e8, L_0x5bb40bcfb9b0, L_0x5bb40bcfc170, C4<>;
L_0x5bb40bcfc4f0 .functor MUXZ 32, L_0x5bb40bcfc360, L_0x5bb40bcfb1f0, L_0x5bb40bcfc0d0, C4<>;
L_0x5bb40bcfc790 .functor MUXZ 32, L_0x5bb40bcfc4f0, L_0x5bb40bcfae90, L_0x5bb40bcfbf40, C4<>;
L_0x5bb40bcfc920 .functor MUXZ 32, L_0x5bb40bcfc790, L_0x5bb40bcfa2e0, L_0x5bb40bcfbe50, C4<>;
L_0x5bb40bcfcbd0 .functor MUXZ 32, L_0x5bb40bcfc920, L_0x5bb40bcf9bd0, L_0x5bb40bcfbc30, C4<>;
S_0x5bb40bc9bd00 .scope module, "fetch" "instr_fetch" 5 37, 8 15 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /INPUT 32 "pc_next";
    .port_info 9 /OUTPUT 32 "instr";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /OUTPUT 1 "instr_valid";
    .port_info 12 /INPUT 1 "instr_accept";
enum0x5bb40bb81d90 .enum4 (2)
   "IF_IDLE" 2'b00,
   "IF_REQ" 2'b01,
   "IF_WAIT" 2'b10,
   "IF_HAVE" 2'b11
 ;
v0x5bb40bcd8410_0 .net "a_addr", 19 0, L_0x5bb40bcf8da0;  alias, 1 drivers
v0x5bb40bcd8510_0 .net "a_rdata", 31 0, v0x5bb40bce6cd0_0;  alias, 1 drivers
v0x5bb40bcd85f0_0 .net "a_rvalid", 0 0, v0x5bb40bce6dc0_0;  alias, 1 drivers
v0x5bb40bcd86c0_0 .var "a_valid", 0 0;
v0x5bb40bcd8780_0 .net "a_wdata", 31 0, L_0x754e8e357018;  alias, 1 drivers
v0x5bb40bcd88b0_0 .net "a_wstrb", 3 0, L_0x754e8e357060;  alias, 1 drivers
v0x5bb40bcd8990_0 .net "clk", 0 0, v0x5bb40bce87e0_0;  alias, 1 drivers
v0x5bb40bcd8a50_0 .var "instr", 31 0;
v0x5bb40bcd8b30_0 .net "instr_accept", 0 0, v0x5bb40bcde4a0_0;  alias, 1 drivers
v0x5bb40bcd8bf0_0 .var "instr_n", 31 0;
v0x5bb40bcd8cd0_0 .var "instr_valid", 0 0;
v0x5bb40bcd8d90_0 .var "instr_valid_n", 0 0;
v0x5bb40bcd8e50_0 .var "pc", 31 0;
v0x5bb40bcd8f30_0 .var "pc_n", 31 0;
v0x5bb40bcd9010_0 .net "pc_next", 31 0, v0x5bb40bcdeac0_0;  alias, 1 drivers
v0x5bb40bcd90f0_0 .net "rst_n", 0 0, v0x5bb40bce8960_0;  alias, 1 drivers
v0x5bb40bcd91b0_0 .var "state", 1 0;
v0x5bb40bcd9290_0 .var "state_n", 1 0;
E_0x5bb40bb993f0/0 .event anyedge, v0x5bb40bcd91b0_0, v0x5bb40bcd8e50_0, v0x5bb40bcd8a50_0, v0x5bb40bcd8cd0_0;
E_0x5bb40bb993f0/1 .event anyedge, v0x5bb40bcd8b30_0, v0x5bb40bcd9010_0, v0x5bb40bcd85f0_0, v0x5bb40bcd8510_0;
E_0x5bb40bb993f0 .event/or E_0x5bb40bb993f0/0, E_0x5bb40bb993f0/1;
E_0x5bb40bb999b0/0 .event negedge, v0x5bb40bcd90f0_0;
E_0x5bb40bb999b0/1 .event posedge, v0x5bb40bcd8990_0;
E_0x5bb40bb999b0 .event/or E_0x5bb40bb999b0/0, E_0x5bb40bb999b0/1;
L_0x5bb40bcf8da0 .part v0x5bb40bcd8e50_0, 0, 20;
S_0x5bb40bcd9510 .scope module, "lsu" "mrv32_lsu" 5 169, 9 1 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 1 "mem_ren";
    .port_info 4 /INPUT 1 "mem_wen";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /INPUT 1 "load_unsigned";
    .port_info 7 /INPUT 32 "eff_addr";
    .port_info 8 /INPUT 32 "store_data";
    .port_info 9 /OUTPUT 1 "lsu_done";
    .port_info 10 /OUTPUT 32 "load_data";
    .port_info 11 /OUTPUT 1 "b_valid";
    .port_info 12 /OUTPUT 20 "b_addr";
    .port_info 13 /OUTPUT 32 "b_wdata";
    .port_info 14 /OUTPUT 4 "b_wstrb";
    .port_info 15 /INPUT 32 "b_rdata";
    .port_info 16 /INPUT 1 "b_rvalid";
enum0x5bb40bb92650 .enum4 (2)
   "IDLE" 2'b00,
   "ISSUE" 2'b01,
   "WAIT_RD" 2'b10
 ;
v0x5bb40bcd9e60_0 .var "addr_q", 31 0;
v0x5bb40bcd9f60_0 .net "b_addr", 19 0, L_0x5bb40bcffa50;  alias, 1 drivers
v0x5bb40bcda040_0 .net "b_rdata", 31 0, v0x5bb40bce7430_0;  alias, 1 drivers
v0x5bb40bcda130_0 .net "b_rvalid", 0 0, v0x5bb40bce7540_0;  alias, 1 drivers
v0x5bb40bcda1f0_0 .var "b_valid", 0 0;
v0x5bb40bcda300_0 .var "b_wdata", 31 0;
v0x5bb40bcda3e0_0 .var "b_wstrb", 3 0;
v0x5bb40bcda4c0_0 .net "clk", 0 0, v0x5bb40bce87e0_0;  alias, 1 drivers
v0x5bb40bcda560_0 .net "eff_addr", 31 0, L_0x5bb40bcff5c0;  alias, 1 drivers
v0x5bb40bcda620_0 .var "ld_misaligned", 0 0;
v0x5bb40bcda6e0_0 .var "load_data", 31 0;
v0x5bb40bcda7c0_0 .var "load_data_q", 31 0;
v0x5bb40bcda8a0_0 .net "load_unsigned", 0 0, L_0x5bb40bcfec10;  alias, 1 drivers
v0x5bb40bcda960_0 .var "lsu_done", 0 0;
v0x5bb40bcdaa20_0 .net "mem_ren", 0 0, L_0x5bb40bcfee50;  alias, 1 drivers
v0x5bb40bcdaae0_0 .net "mem_valid", 0 0, L_0x5bb40bcff230;  alias, 1 drivers
v0x5bb40bcdaba0_0 .net "mem_wen", 0 0, L_0x5bb40bcff050;  alias, 1 drivers
v0x5bb40bcdad70_0 .net "mem_wstrb", 3 0, L_0x5bb40bcff140;  alias, 1 drivers
v0x5bb40bcdae50_0 .var "ram_hit", 0 0;
v0x5bb40bcdaf10_0 .net "rst_n", 0 0, v0x5bb40bce8960_0;  alias, 1 drivers
v0x5bb40bcdafe0_0 .var "st_misaligned", 0 0;
v0x5bb40bcdb080_0 .var "st_wdata", 31 0;
v0x5bb40bcdb160_0 .var "st_wstrb", 3 0;
v0x5bb40bcdb240_0 .var "state", 1 0;
v0x5bb40bcdb320_0 .var "state_n", 1 0;
v0x5bb40bcdb400_0 .net "store_data", 31 0, L_0x5bb40bcfe770;  alias, 1 drivers
v0x5bb40bcdb4e0_0 .var "unsigned_q", 0 0;
v0x5bb40bcdb5a0_0 .var "wstrb_q", 3 0;
E_0x5bb40bb7ee40/0 .event anyedge, v0x5bb40bcda7c0_0, v0x5bb40bcdb240_0, v0x5bb40bcda130_0, v0x5bb40bcda040_0;
E_0x5bb40bb7ee40/1 .event anyedge, v0x5bb40bcd9e60_0, v0x5bb40bcdb5a0_0, v0x5bb40bcdb4e0_0, v0x5bb40bcd9c80_0;
E_0x5bb40bb7ee40/2 .event anyedge, v0x5bb40bcd9d80_0;
E_0x5bb40bb7ee40 .event/or E_0x5bb40bb7ee40/0, E_0x5bb40bb7ee40/1, E_0x5bb40bb7ee40/2;
E_0x5bb40bcd9890/0 .event anyedge, v0x5bb40bcdb240_0, v0x5bb40bcdaae0_0, v0x5bb40bcdae50_0, v0x5bb40bcdaba0_0;
E_0x5bb40bcd9890/1 .event anyedge, v0x5bb40bcdafe0_0, v0x5bb40bcdb160_0, v0x5bb40bcdb080_0, v0x5bb40bcdaa20_0;
E_0x5bb40bcd9890/2 .event anyedge, v0x5bb40bcda620_0, v0x5bb40bcda130_0;
E_0x5bb40bcd9890 .event/or E_0x5bb40bcd9890/0, E_0x5bb40bcd9890/1, E_0x5bb40bcd9890/2;
E_0x5bb40bcd9930 .event anyedge, v0x5bb40bcdad70_0, v0x5bb40bcda560_0;
E_0x5bb40bcd9990 .event anyedge, v0x5bb40bcdad70_0, v0x5bb40bcda560_0, v0x5bb40bcdb400_0;
E_0x5bb40bcd9a20 .event anyedge, v0x5bb40bcda560_0;
L_0x5bb40bcffa50 .part L_0x5bb40bcff5c0, 0, 20;
S_0x5bb40bcd9a80 .scope begin, "$unm_blk_68" "$unm_blk_68" 9 152, 9 152 0, S_0x5bb40bcd9510;
 .timescale 0 0;
v0x5bb40bcd9c80_0 .var "ld_byte", 7 0;
v0x5bb40bcd9d80_0 .var "ld_half", 15 0;
S_0x5bb40bcdb8a0 .scope module, "mrv_alu" "alu" 5 124, 10 20 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "aluop";
    .port_info 3 /OUTPUT 32 "result";
v0x5bb40bcdbaf0_0 .net "aluop", 3 0, L_0x5bb40bcfd720;  alias, 1 drivers
v0x5bb40bcdbbf0_0 .net "op1", 31 0, v0x5bb40bcdd9c0_0;  alias, 1 drivers
v0x5bb40bcdbcd0_0 .net "op2", 31 0, L_0x5bb40bcfe0e0;  alias, 1 drivers
v0x5bb40bcdbdc0_0 .var "result", 31 0;
v0x5bb40bcdbea0_0 .net "shamt", 4 0, L_0x5bb40bcfe380;  1 drivers
E_0x5bb40bcdba60 .event anyedge, v0x5bb40bcdbaf0_0, v0x5bb40bcdbbf0_0, v0x5bb40bcdbcd0_0, v0x5bb40bcdbea0_0;
L_0x5bb40bcfe380 .part L_0x5bb40bcfe0e0, 0, 5;
S_0x5bb40bcdc050 .scope module, "mrv_bru" "br_control" 5 162, 11 3 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "br_sel";
    .port_info 1 /INPUT 32 "alu_result";
    .port_info 2 /OUTPUT 1 "take_branch";
L_0x754e8e357330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bb40bcdc370_0 .net/2u *"_ivl_0", 31 0, L_0x754e8e357330;  1 drivers
v0x5bb40bcdc470_0 .net "alu_result", 31 0, L_0x5bb40bcff5c0;  alias, 1 drivers
v0x5bb40bcdc530_0 .net "br_sel", 1 0, L_0x5bb40bcfe420;  alias, 1 drivers
v0x5bb40bcdc5d0_0 .net "is_Zero", 0 0, L_0x5bb40bcff9b0;  1 drivers
v0x5bb40bcdc690_0 .var "take_branch", 0 0;
E_0x5bb40bcdc2f0 .event anyedge, v0x5bb40bcdc530_0, v0x5bb40bcdc5d0_0;
L_0x5bb40bcff9b0 .cmp/eq 32, L_0x5bb40bcff5c0, L_0x754e8e357330;
S_0x5bb40bcdc820 .scope module, "mrv_rf" "registerFile" 5 118, 12 18 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "reg_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x5bb40bcdcf80_0 .net "clk", 0 0, v0x5bb40bce87e0_0;  alias, 1 drivers
v0x5bb40bcdd090_0 .net "rd_addr", 4 0, v0x5bb40bcded00_0;  alias, 1 drivers
v0x5bb40bcdd170_0 .net "rd_data", 31 0, v0x5bb40bcdedf0_0;  alias, 1 drivers
v0x5bb40bcdd230_0 .net "reg_wen", 0 0, v0x5bb40bcdeec0_0;  alias, 1 drivers
v0x5bb40bcdd2f0 .array "registers", 30 0, 31 0;
v0x5bb40bcdd8e0_0 .net "rs1_addr", 4 0, L_0x5bb40bcfd470;  alias, 1 drivers
v0x5bb40bcdd9c0_0 .var "rs1_data", 31 0;
v0x5bb40bcdda80_0 .net "rs2_addr", 4 0, L_0x5bb40bcfd570;  alias, 1 drivers
v0x5bb40bcddb40_0 .var "rs2_data", 31 0;
v0x5bb40bcddc20_0 .net "rst_n", 0 0, v0x5bb40bce8960_0;  alias, 1 drivers
v0x5bb40bcdd2f0_0 .array/port v0x5bb40bcdd2f0, 0;
v0x5bb40bcdd2f0_1 .array/port v0x5bb40bcdd2f0, 1;
v0x5bb40bcdd2f0_2 .array/port v0x5bb40bcdd2f0, 2;
E_0x5bb40bcdcb30/0 .event anyedge, v0x5bb40bcdd8e0_0, v0x5bb40bcdd2f0_0, v0x5bb40bcdd2f0_1, v0x5bb40bcdd2f0_2;
v0x5bb40bcdd2f0_3 .array/port v0x5bb40bcdd2f0, 3;
v0x5bb40bcdd2f0_4 .array/port v0x5bb40bcdd2f0, 4;
v0x5bb40bcdd2f0_5 .array/port v0x5bb40bcdd2f0, 5;
v0x5bb40bcdd2f0_6 .array/port v0x5bb40bcdd2f0, 6;
E_0x5bb40bcdcb30/1 .event anyedge, v0x5bb40bcdd2f0_3, v0x5bb40bcdd2f0_4, v0x5bb40bcdd2f0_5, v0x5bb40bcdd2f0_6;
v0x5bb40bcdd2f0_7 .array/port v0x5bb40bcdd2f0, 7;
v0x5bb40bcdd2f0_8 .array/port v0x5bb40bcdd2f0, 8;
v0x5bb40bcdd2f0_9 .array/port v0x5bb40bcdd2f0, 9;
v0x5bb40bcdd2f0_10 .array/port v0x5bb40bcdd2f0, 10;
E_0x5bb40bcdcb30/2 .event anyedge, v0x5bb40bcdd2f0_7, v0x5bb40bcdd2f0_8, v0x5bb40bcdd2f0_9, v0x5bb40bcdd2f0_10;
v0x5bb40bcdd2f0_11 .array/port v0x5bb40bcdd2f0, 11;
v0x5bb40bcdd2f0_12 .array/port v0x5bb40bcdd2f0, 12;
v0x5bb40bcdd2f0_13 .array/port v0x5bb40bcdd2f0, 13;
v0x5bb40bcdd2f0_14 .array/port v0x5bb40bcdd2f0, 14;
E_0x5bb40bcdcb30/3 .event anyedge, v0x5bb40bcdd2f0_11, v0x5bb40bcdd2f0_12, v0x5bb40bcdd2f0_13, v0x5bb40bcdd2f0_14;
v0x5bb40bcdd2f0_15 .array/port v0x5bb40bcdd2f0, 15;
v0x5bb40bcdd2f0_16 .array/port v0x5bb40bcdd2f0, 16;
v0x5bb40bcdd2f0_17 .array/port v0x5bb40bcdd2f0, 17;
v0x5bb40bcdd2f0_18 .array/port v0x5bb40bcdd2f0, 18;
E_0x5bb40bcdcb30/4 .event anyedge, v0x5bb40bcdd2f0_15, v0x5bb40bcdd2f0_16, v0x5bb40bcdd2f0_17, v0x5bb40bcdd2f0_18;
v0x5bb40bcdd2f0_19 .array/port v0x5bb40bcdd2f0, 19;
v0x5bb40bcdd2f0_20 .array/port v0x5bb40bcdd2f0, 20;
v0x5bb40bcdd2f0_21 .array/port v0x5bb40bcdd2f0, 21;
v0x5bb40bcdd2f0_22 .array/port v0x5bb40bcdd2f0, 22;
E_0x5bb40bcdcb30/5 .event anyedge, v0x5bb40bcdd2f0_19, v0x5bb40bcdd2f0_20, v0x5bb40bcdd2f0_21, v0x5bb40bcdd2f0_22;
v0x5bb40bcdd2f0_23 .array/port v0x5bb40bcdd2f0, 23;
v0x5bb40bcdd2f0_24 .array/port v0x5bb40bcdd2f0, 24;
v0x5bb40bcdd2f0_25 .array/port v0x5bb40bcdd2f0, 25;
v0x5bb40bcdd2f0_26 .array/port v0x5bb40bcdd2f0, 26;
E_0x5bb40bcdcb30/6 .event anyedge, v0x5bb40bcdd2f0_23, v0x5bb40bcdd2f0_24, v0x5bb40bcdd2f0_25, v0x5bb40bcdd2f0_26;
v0x5bb40bcdd2f0_27 .array/port v0x5bb40bcdd2f0, 27;
v0x5bb40bcdd2f0_28 .array/port v0x5bb40bcdd2f0, 28;
v0x5bb40bcdd2f0_29 .array/port v0x5bb40bcdd2f0, 29;
v0x5bb40bcdd2f0_30 .array/port v0x5bb40bcdd2f0, 30;
E_0x5bb40bcdcb30/7 .event anyedge, v0x5bb40bcdd2f0_27, v0x5bb40bcdd2f0_28, v0x5bb40bcdd2f0_29, v0x5bb40bcdd2f0_30;
E_0x5bb40bcdcb30/8 .event anyedge, v0x5bb40bcdda80_0;
E_0x5bb40bcdcb30 .event/or E_0x5bb40bcdcb30/0, E_0x5bb40bcdcb30/1, E_0x5bb40bcdcb30/2, E_0x5bb40bcdcb30/3, E_0x5bb40bcdcb30/4, E_0x5bb40bcdcb30/5, E_0x5bb40bcdcb30/6, E_0x5bb40bcdcb30/7, E_0x5bb40bcdcb30/8;
S_0x5bb40bcdcc80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 42, 12 42 0, S_0x5bb40bcdc820;
 .timescale 0 0;
v0x5bb40bcdce80_0 .var/2s "i", 31 0;
S_0x5bb40bcdde30 .scope module, "wb" "mrv32_wb" 5 211, 13 24 0, S_0x5bb40bc9ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_valid";
    .port_info 1 /INPUT 1 "reg_wen_in";
    .port_info 2 /INPUT 1 "mem_ren_in";
    .port_info 3 /INPUT 1 "is_lui_in";
    .port_info 4 /INPUT 1 "is_auipc_in";
    .port_info 5 /INPUT 1 "take_branch";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 32 "load_data_in";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 32 "jal_target_in";
    .port_info 12 /OUTPUT 1 "rf_wen";
    .port_info 13 /OUTPUT 5 "rf_waddr";
    .port_info 14 /OUTPUT 32 "rf_wdata";
    .port_info 15 /OUTPUT 1 "instr_accept";
    .port_info 16 /OUTPUT 32 "pc_next";
v0x5bb40bcde2c0_0 .net "alu_result_in", 31 0, L_0x5bb40bd01140;  alias, 1 drivers
v0x5bb40bcde3c0_0 .net "imm_in", 31 0, L_0x5bb40bd00740;  alias, 1 drivers
v0x5bb40bcde4a0_0 .var "instr_accept", 0 0;
v0x5bb40bcde540_0 .net "is_auipc_in", 0 0, L_0x5bb40bd00360;  alias, 1 drivers
v0x5bb40bcde5e0_0 .net "is_lui_in", 0 0, L_0x5bb40bd00eb0;  alias, 1 drivers
v0x5bb40bcde6d0_0 .net "jal_target_in", 31 0, L_0x5bb40bd016f0;  alias, 1 drivers
v0x5bb40bcde7b0_0 .net "load_data_in", 31 0, L_0x5bb40bd01230;  alias, 1 drivers
v0x5bb40bcde890_0 .net "mem_ren_in", 0 0, L_0x5bb40bd007e0;  alias, 1 drivers
v0x5bb40bcde950_0 .net "pc_in", 31 0, L_0x5bb40bd00450;  alias, 1 drivers
v0x5bb40bcdeac0_0 .var "pc_next", 31 0;
v0x5bb40bcdeb80_0 .net "rd_addr_in", 4 0, L_0x5bb40bd00b40;  alias, 1 drivers
v0x5bb40bcdec40_0 .net "reg_wen_in", 0 0, L_0x5bb40bd00dc0;  alias, 1 drivers
v0x5bb40bcded00_0 .var "rf_waddr", 4 0;
v0x5bb40bcdedf0_0 .var "rf_wdata", 31 0;
v0x5bb40bcdeec0_0 .var "rf_wen", 0 0;
v0x5bb40bcdef90_0 .net "take_branch", 0 0, L_0x5bb40bd00020;  alias, 1 drivers
v0x5bb40bcdf030_0 .net "wb_valid", 0 0, L_0x5bb40bd00a50;  alias, 1 drivers
E_0x5bb40bcde1f0/0 .event anyedge, v0x5bb40bcdeb80_0, v0x5bb40bcde950_0, v0x5bb40bcdf030_0, v0x5bb40bcdef90_0;
E_0x5bb40bcde1f0/1 .event anyedge, v0x5bb40bcde6d0_0, v0x5bb40bcde5e0_0, v0x5bb40bcde3c0_0, v0x5bb40bcde540_0;
E_0x5bb40bcde1f0/2 .event anyedge, v0x5bb40bcde890_0, v0x5bb40bcde7b0_0, v0x5bb40bcde2c0_0, v0x5bb40bcdec40_0;
E_0x5bb40bcde1f0 .event/or E_0x5bb40bcde1f0/0, E_0x5bb40bcde1f0/1, E_0x5bb40bcde1f0/2;
S_0x5bb40bce4f30 .scope task, "dump_memory" "dump_memory" 4 198, 4 198 0, S_0x5bb40bc9a400;
 .timescale 0 0;
v0x5bb40bce5140_0 .var/i "a", 31 0;
v0x5bb40bce5220_0 .var "b0", 7 0;
v0x5bb40bce5300_0 .var "b1", 7 0;
v0x5bb40bce53f0_0 .var "b2", 7 0;
v0x5bb40bce54d0_0 .var "b3", 7 0;
v0x5bb40bce5600_0 .var "length", 31 0;
v0x5bb40bce56e0_0 .var "start_addr", 31 0;
v0x5bb40bce57c0_0 .var "w", 31 0;
TD_core_tb.dump_memory ;
    %vpi_call/w 4 205 "$display", "------ MEMORY DUMP ------" {0 0 0};
    %load/vec4 v0x5bb40bce56e0_0;
    %store/vec4 v0x5bb40bce5140_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5bb40bce5140_0;
    %load/vec4 v0x5bb40bce56e0_0;
    %load/vec4 v0x5bb40bce5600_0;
    %add;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5bb40bce5140_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7c70, 4;
    %load/vec4 v0x5bb40bce5140_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7c70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce5140_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7c70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce5140_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7c70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bce57c0_0, 0, 32;
    %load/vec4 v0x5bb40bce57c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5bb40bce5220_0, 0, 8;
    %load/vec4 v0x5bb40bce57c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5bb40bce5300_0, 0, 8;
    %load/vec4 v0x5bb40bce57c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5bb40bce53f0_0, 0, 8;
    %load/vec4 v0x5bb40bce57c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5bb40bce54d0_0, 0, 8;
    %vpi_call/w 4 220 "$display", "0x%08x : %02x %02x %02x %02x  (0x%08x)", v0x5bb40bce5140_0, v0x5bb40bce5220_0, v0x5bb40bce5300_0, v0x5bb40bce53f0_0, v0x5bb40bce54d0_0, v0x5bb40bce57c0_0 {0 0 0};
    %load/vec4 v0x5bb40bce5140_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5bb40bce5140_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 4 224 "$display", "--------------------------\012" {0 0 0};
    %end;
S_0x5bb40bce58a0 .scope task, "dump_registers" "dump_registers" 4 176, 4 176 0, S_0x5bb40bc9a400;
 .timescale 0 0;
v0x5bb40bce5a80_0 .var/i "i", 31 0;
v0x5bb40bce5b80_0 .var "val", 31 0;
TD_core_tb.dump_registers ;
    %vpi_call/w 4 180 "$display", "------ REGISTER FILE ------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bce5a80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5bb40bce5a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5bb40bce5a80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bce5b80_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5bb40bce5a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bcdd2f0, 4;
    %store/vec4 v0x5bb40bce5b80_0, 0, 32;
T_1.5 ;
    %vpi_call/w 4 188 "$display", "x%0d = 0x%08x", v0x5bb40bce5a80_0, v0x5bb40bce5b80_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bb40bce5a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5bb40bce5a80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 4 191 "$display", "---------------------------\012" {0 0 0};
    %end;
S_0x5bb40bce5c60 .scope module, "mem" "dual_port_byte_mem" 4 124, 14 63 0, S_0x5bb40bc9a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a_valid";
    .port_info 2 /INPUT 20 "a_addr";
    .port_info 3 /INPUT 32 "a_wdata";
    .port_info 4 /INPUT 4 "a_wstrb";
    .port_info 5 /OUTPUT 32 "a_rdata";
    .port_info 6 /OUTPUT 1 "a_rvalid";
    .port_info 7 /INPUT 1 "b_valid";
    .port_info 8 /INPUT 20 "b_addr";
    .port_info 9 /INPUT 32 "b_wdata";
    .port_info 10 /INPUT 4 "b_wstrb";
    .port_info 11 /OUTPUT 32 "b_rdata";
    .port_info 12 /OUTPUT 1 "b_rvalid";
P_0x5bb40bce0190 .param/l "ADDR_WIDTH" 0 14 65, +C4<00000000000000000000000000010100>;
P_0x5bb40bce01d0 .param/l "MEM_BYTES" 0 14 64, +C4<00000000000100000000000000000000>;
P_0x5bb40bce0210 .param/l "RD_LATENCY" 0 14 68, +C4<00000000000000000000000000000010>;
P_0x5bb40bce0250 .param/l "WRITE_FIRST" 0 14 72, +C4<00000000000000000000000000000000>;
v0x5bb40bce6ae0_0 .net "a_addr", 19 0, L_0x5bb40bcf8da0;  alias, 1 drivers
v0x5bb40bce6c10 .array "a_addr_pipe", 1 0, 19 0;
v0x5bb40bce6cd0_0 .var "a_rdata", 31 0;
v0x5bb40bce6dc0_0 .var "a_rvalid", 0 0;
v0x5bb40bce6eb0 .array "a_v_pipe", 1 0, 0 0;
v0x5bb40bce6fa0_0 .net "a_valid", 0 0, v0x5bb40bcd86c0_0;  alias, 1 drivers
v0x5bb40bce7090_0 .net "a_wdata", 31 0, L_0x754e8e357018;  alias, 1 drivers
v0x5bb40bce71a0_0 .net "a_wstrb", 3 0, L_0x754e8e357060;  alias, 1 drivers
v0x5bb40bce72b0_0 .net "b_addr", 19 0, L_0x5bb40bcffa50;  alias, 1 drivers
v0x5bb40bce7370 .array "b_addr_pipe", 1 0, 19 0;
v0x5bb40bce7430_0 .var "b_rdata", 31 0;
v0x5bb40bce7540_0 .var "b_rvalid", 0 0;
v0x5bb40bce7630 .array "b_v_pipe", 1 0, 0 0;
v0x5bb40bce76d0_0 .net "b_valid", 0 0, v0x5bb40bcda1f0_0;  alias, 1 drivers
v0x5bb40bce77c0_0 .net "b_wdata", 31 0, v0x5bb40bcda300_0;  alias, 1 drivers
v0x5bb40bce78d0_0 .net "b_wstrb", 3 0, v0x5bb40bcda3e0_0;  alias, 1 drivers
v0x5bb40bce79e0_0 .net "clk", 0 0, v0x5bb40bce87e0_0;  alias, 1 drivers
v0x5bb40bce7b90_0 .var/i "i", 31 0;
v0x5bb40bce7c70 .array/2s "mem", 1048575 0, 7 0;
S_0x5bb40bce6170 .scope begin, "RESP" "RESP" 14 173, 14 173 0, S_0x5bb40bce5c60;
 .timescale 0 0;
v0x5bb40bce6370_0 .var "a_word", 31 0;
v0x5bb40bce6470_0 .var "aa", 19 0;
v0x5bb40bce6550_0 .var "b_word", 31 0;
v0x5bb40bce6640_0 .var "bb", 19 0;
S_0x5bb40bce6720 .scope autofunction.vec4.s8, "rd8" "rd8" 14 96, 14 96 0, S_0x5bb40bce5c60;
 .timescale 0 0;
v0x5bb40bce6920_0 .var/i "addr", 31 0;
; Variable rd8 is vec4 return value of scope S_0x5bb40bce6720
TD_core_tb.mem.rd8 ;
    %load/vec4 v0x5bb40bce6920_0;
    %cmpi/u 1048576, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %ix/getv 4, v0x5bb40bce6920_0;
    %load/vec4a v0x5bb40bce7c70, 4;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
T_2.7 ;
    %end;
    .scope S_0x5bb40bc9bd00;
T_3 ;
    %wait E_0x5bb40bb999b0;
    %load/vec4 v0x5bb40bcd90f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bb40bcd91b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bcd8e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bcd8a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bb40bcd8cd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bb40bcd9290_0;
    %assign/vec4 v0x5bb40bcd91b0_0, 0;
    %load/vec4 v0x5bb40bcd8f30_0;
    %assign/vec4 v0x5bb40bcd8e50_0, 0;
    %load/vec4 v0x5bb40bcd8bf0_0;
    %assign/vec4 v0x5bb40bcd8a50_0, 0;
    %load/vec4 v0x5bb40bcd8d90_0;
    %assign/vec4 v0x5bb40bcd8cd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5bb40bc9bd00;
T_4 ;
Ewait_0 .event/or E_0x5bb40bb993f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5bb40bcd91b0_0;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
    %load/vec4 v0x5bb40bcd8e50_0;
    %store/vec4 v0x5bb40bcd8f30_0, 0, 32;
    %load/vec4 v0x5bb40bcd8a50_0;
    %store/vec4 v0x5bb40bcd8bf0_0, 0, 32;
    %load/vec4 v0x5bb40bcd8cd0_0;
    %store/vec4 v0x5bb40bcd8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd86c0_0, 0, 1;
    %load/vec4 v0x5bb40bcd8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5bb40bcd9010_0;
    %store/vec4 v0x5bb40bcd8f30_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5bb40bcd91b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd86c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5bb40bcd85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5bb40bcd8510_0;
    %store/vec4 v0x5bb40bcd8bf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd8d90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
T_4.8 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5bb40bcd8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bb40bcd9290_0, 0, 2;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd8d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcd8bf0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bb40bc9b380;
T_5 ;
Ewait_1 .event/or E_0x5bb40bb98b00, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd78a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7960_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcd6f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %load/vec4 v0x5bb40bcd7b00_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7720_0, 0, 1;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd75c0_0, 0, 1;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %load/vec4 v0x5bb40bcd7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.20;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
T_5.24 ;
T_5.22 ;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %load/vec4 v0x5bb40bcd7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.34;
T_5.25 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.30 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.39, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x5bb40bcd7280_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
T_5.42 ;
T_5.40 ;
    %jmp T_5.34;
T_5.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd78a0_0, 0, 1;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %load/vec4 v0x5bb40bcd7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd78a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.49;
T_5.43 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.49;
T_5.44 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.49;
T_5.45 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.49;
T_5.46 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd77e0_0, 0, 1;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd77e0_0, 0, 1;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7960_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %load/vec4 v0x5bb40bcd7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.54;
T_5.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.54;
T_5.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.54;
T_5.52 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bb40bcd7a20_0, 0, 4;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %load/vec4 v0x5bb40bcd70e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.55, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_5.56, 8;
T_5.55 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_5.56, 8;
 ; End of false expr.
    %blend;
T_5.56;
    %store/vec4 v0x5bb40bcd6f40_0, 0, 2;
    %load/vec4 v0x5bb40bcd71a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.59, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcd7f40_0, 0, 1;
    %jmp T_5.61;
T_5.57 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.61;
T_5.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.61;
T_5.59 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.61;
T_5.61 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bb40bcd6f40_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd7660_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bb40bcd6f40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bb40bcd7420_0, 0, 3;
    %load/vec4 v0x5bb40bcd7be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcd6e80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcd6da0_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bb40bcdc820;
T_6 ;
Ewait_2 .event/or E_0x5bb40bcdcb30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5bb40bcdd8e0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5bb40bcdd8e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bb40bcdd2f0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5bb40bcdd9c0_0, 0, 32;
    %load/vec4 v0x5bb40bcdda80_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5bb40bcdda80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bb40bcdd2f0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x5bb40bcddb40_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5bb40bcdc820;
T_7 ;
    %wait E_0x5bb40bb999b0;
    %load/vec4 v0x5bb40bcddc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x5bb40bcdcc80;
    %jmp t_0;
    .scope S_0x5bb40bcdcc80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcdce80_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5bb40bcdce80_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5bb40bcdce80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bcdd2f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bb40bcdce80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5bb40bcdce80_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5bb40bcdc820;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bb40bcdd230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5bb40bcdd090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5bb40bcdd170_0;
    %load/vec4 v0x5bb40bcdd090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bcdd2f0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5bb40bcdb8a0;
T_8 ;
Ewait_3 .event/or E_0x5bb40bcdba60, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5bb40bcdbaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %add;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %sub;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %and;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %or;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %xor;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %ix/getv 4, v0x5bb40bcdbea0_0;
    %shiftl 4;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %ix/getv 4, v0x5bb40bcdbea0_0;
    %shiftr 4;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %ix/getv 4, v0x5bb40bcdbea0_0;
    %shiftr/s 4;
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5bb40bcdbbf0_0;
    %load/vec4 v0x5bb40bcdbcd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bcdbdc0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bb40bcdc050;
T_9 ;
Ewait_4 .event/or E_0x5bb40bcdc2f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5bb40bcdc530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcdc690_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcdc690_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcdc690_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5bb40bcdc5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x5bb40bcdc690_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5bb40bcdc5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x5bb40bcdc690_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5bb40bcd9510;
T_10 ;
    %wait E_0x5bb40bcd9a20;
    %load/vec4 v0x5bb40bcda560_0;
    %pad/u 64;
    %cmpi/u 1048576, 0, 64;
    %flag_get/vec4 5;
    %store/vec4 v0x5bb40bcdae50_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5bb40bcd9510;
T_11 ;
    %wait E_0x5bb40bcd9990;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcdafe0_0, 0, 1;
    %load/vec4 v0x5bb40bcdad70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcdafe0_0, 0, 1;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5bb40bcdafe0_0, 0, 1;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5bb40bcdb400_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.10 ;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcdafe0_0, 0, 1;
    %load/vec4 v0x5bb40bcdb400_0;
    %store/vec4 v0x5bb40bcdb080_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bb40bcdb160_0, 0, 4;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5bb40bcd9510;
T_12 ;
    %wait E_0x5bb40bcd9930;
    %load/vec4 v0x5bb40bcdad70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda620_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcda620_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5bb40bcda620_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5bb40bcda560_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5bb40bcda620_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5bb40bcd9510;
T_13 ;
    %wait E_0x5bb40bcd9890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcda1f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcda300_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcda3e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %load/vec4 v0x5bb40bcdb240_0;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
    %load/vec4 v0x5bb40bcdb240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5bb40bcdaae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
T_13.5 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5bb40bcdae50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x5bb40bcdaba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5bb40bcdafe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.13, 9;
    %load/vec4 v0x5bb40bcdb160_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda1f0_0, 0, 1;
    %load/vec4 v0x5bb40bcdb080_0;
    %store/vec4 v0x5bb40bcda300_0, 0, 32;
    %load/vec4 v0x5bb40bcdb160_0;
    %store/vec4 v0x5bb40bcda3e0_0, 0, 4;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5bb40bcdaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x5bb40bcda620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda1f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bb40bcda3e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
T_13.17 ;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
T_13.15 ;
T_13.10 ;
T_13.8 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5bb40bcda130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcda960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bb40bcdb320_0, 0, 2;
T_13.18 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5bb40bcd9510;
T_14 ;
    %wait E_0x5bb40bb7ee40;
    %load/vec4 v0x5bb40bcda7c0_0;
    %store/vec4 v0x5bb40bcda6e0_0, 0, 32;
    %load/vec4 v0x5bb40bcdb240_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5bb40bcda130_0;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_3, S_0x5bb40bcd9a80;
    %jmp t_2;
    .scope S_0x5bb40bcd9a80;
t_3 ;
    %load/vec4 v0x5bb40bcda040_0;
    %load/vec4 v0x5bb40bcd9e60_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x5bb40bcd9c80_0, 0, 8;
    %load/vec4 v0x5bb40bcda040_0;
    %load/vec4 v0x5bb40bcd9e60_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 16;
    %store/vec4 v0x5bb40bcd9d80_0, 0, 16;
    %load/vec4 v0x5bb40bcdb5a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcda6e0_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x5bb40bcdb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5bb40bcd9c80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x5bb40bcd9c80_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5bb40bcd9c80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5bb40bcda6e0_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x5bb40bcdb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5bb40bcd9d80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x5bb40bcd9d80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5bb40bcd9d80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x5bb40bcda6e0_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x5bb40bcda040_0;
    %store/vec4 v0x5bb40bcda6e0_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5bb40bcd9510;
t_2 %join;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5bb40bcd9510;
T_15 ;
    %wait E_0x5bb40bb999b0;
    %load/vec4 v0x5bb40bcdaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bb40bcdb240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bcd9e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5bb40bcdb5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bb40bcdb4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bcda7c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5bb40bcdb320_0;
    %assign/vec4 v0x5bb40bcdb240_0, 0;
    %load/vec4 v0x5bb40bcdb240_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.6, 4;
    %load/vec4 v0x5bb40bcdaa20_0;
    %and;
T_15.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v0x5bb40bcdae50_0;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x5bb40bcda620_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5bb40bcda560_0;
    %assign/vec4 v0x5bb40bcd9e60_0, 0;
    %load/vec4 v0x5bb40bcdad70_0;
    %assign/vec4 v0x5bb40bcdb5a0_0, 0;
    %load/vec4 v0x5bb40bcda8a0_0;
    %assign/vec4 v0x5bb40bcdb4e0_0, 0;
T_15.2 ;
    %load/vec4 v0x5bb40bcdb240_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.10, 4;
    %load/vec4 v0x5bb40bcdaa20_0;
    %and;
T_15.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x5bb40bcdae50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_15.11, 9;
    %load/vec4 v0x5bb40bcda620_0;
    %or;
T_15.11;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bcda7c0_0, 0;
T_15.7 ;
    %load/vec4 v0x5bb40bcdb240_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x5bb40bcda130_0;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x5bb40bcda6e0_0;
    %assign/vec4 v0x5bb40bcda7c0_0, 0;
T_15.12 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5bb40bcdde30;
T_16 ;
Ewait_5 .event/or E_0x5bb40bcde1f0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcdeec0_0, 0, 1;
    %load/vec4 v0x5bb40bcdeb80_0;
    %store/vec4 v0x5bb40bcded00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bcde4a0_0, 0, 1;
    %load/vec4 v0x5bb40bcde950_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5bb40bcdeac0_0, 0, 32;
    %load/vec4 v0x5bb40bcdf030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bcde4a0_0, 0, 1;
    %load/vec4 v0x5bb40bcdef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5bb40bcde6d0_0;
    %store/vec4 v0x5bb40bcdeac0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5bb40bcde5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5bb40bcde3c0_0;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5bb40bcde540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5bb40bcde3c0_0;
    %load/vec4 v0x5bb40bcde950_0;
    %add;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x5bb40bcdef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x5bb40bcde950_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x5bb40bcde890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x5bb40bcde7b0_0;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x5bb40bcde2c0_0;
    %store/vec4 v0x5bb40bcdedf0_0, 0, 32;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x5bb40bcdec40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.12, 8;
    %load/vec4 v0x5bb40bcdeb80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.12;
    %store/vec4 v0x5bb40bcdeec0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5bb40bc9ad80;
T_17 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x5bb40bce3b80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5bb40bce4920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5bb40bce1410_0;
    %load/vec4 v0x5bb40bce3300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bb40bce3b80_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5bb40bc9ad80;
T_18 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 99;
    %assign/vec4 v0x5bb40bce3aa0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5bb40bce4920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5bb40bce09f0_0;
    %load/vec4 v0x5bb40bce1b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce14d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce4330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce4580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce00f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce03a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce0cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bb40bce3aa0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5bb40bc9ad80;
T_19 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 148;
    %assign/vec4 v0x5bb40bce39e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5bb40bce4920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5bb40bce0ac0_0;
    %load/vec4 v0x5bb40bce1bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce46e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce31a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce0dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce24f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bcdfee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bb40bce39e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5bb40bc9ad80;
T_20 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 140;
    %assign/vec4 v0x5bb40bce3c60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5bb40bce4920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5bb40bce49c0_0;
    %load/vec4 v0x5bb40bce1c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce33f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce0e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce28a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce4b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce3eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce1f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bcdffb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bb40bce2280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bb40bce3c60_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5bb40bce5c60;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bce6cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bce7430_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bce6dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bce7540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb40bce7b90_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5bb40bce7b90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5bb40bce7b90_0;
    %store/vec4a v0x5bb40bce6c10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5bb40bce7b90_0;
    %store/vec4a v0x5bb40bce6eb0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5bb40bce7b90_0;
    %store/vec4a v0x5bb40bce7370, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5bb40bce7b90_0;
    %store/vec4a v0x5bb40bce7630, 4, 0;
    %load/vec4 v0x5bb40bce7b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb40bce7b90_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x5bb40bce5c60;
T_22 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5bb40bce71a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5bb40bce7090_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.2 ;
    %load/vec4 v0x5bb40bce71a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.7, 9;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x5bb40bce7090_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.5 ;
    %load/vec4 v0x5bb40bce71a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.10, 9;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5bb40bce7090_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.8 ;
    %load/vec4 v0x5bb40bce71a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.13, 9;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x5bb40bce7090_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5bb40bce6ae0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.11 ;
T_22.0 ;
    %load/vec4 v0x5bb40bce76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x5bb40bce78d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.18, 9;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x5bb40bce77c0_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.16 ;
    %load/vec4 v0x5bb40bce78d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.21, 9;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %load/vec4 v0x5bb40bce77c0_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.19 ;
    %load/vec4 v0x5bb40bce78d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.24, 9;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x5bb40bce77c0_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.22 ;
    %load/vec4 v0x5bb40bce78d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.27, 9;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x5bb40bce77c0_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5bb40bce72b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7c70, 0, 4;
T_22.25 ;
T_22.14 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5bb40bce5c60;
T_23 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce6ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce6c10, 0, 4;
    %load/vec4 v0x5bb40bce6fa0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce6eb0, 0, 4;
    %load/vec4 v0x5bb40bce72b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7370, 0, 4;
    %load/vec4 v0x5bb40bce76d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5bb40bce7b90_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5bb40bce7b90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5bb40bce7b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce6c10, 4;
    %ix/getv/s 3, v0x5bb40bce7b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce6c10, 0, 4;
    %load/vec4 v0x5bb40bce7b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce6eb0, 4;
    %ix/getv/s 3, v0x5bb40bce7b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce6eb0, 0, 4;
    %load/vec4 v0x5bb40bce7b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7370, 4;
    %ix/getv/s 3, v0x5bb40bce7b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7370, 0, 4;
    %load/vec4 v0x5bb40bce7b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bb40bce7630, 4;
    %ix/getv/s 3, v0x5bb40bce7b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb40bce7630, 0, 4;
    %load/vec4 v0x5bb40bce7b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb40bce7b90_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5bb40bce5c60;
T_24 ;
    %wait E_0x5bb40bb98650;
    %fork t_5, S_0x5bb40bce6170;
    %jmp t_4;
    .scope S_0x5bb40bce6170;
t_5 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bb40bce6c10, 4;
    %store/vec4 v0x5bb40bce6470_0, 0, 20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bb40bce7370, 4;
    %store/vec4 v0x5bb40bce6640_0, 0, 20;
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6470_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6470_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6470_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bce6370_0, 0, 32;
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6640_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6640_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6640_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5bb40bce6720;
    %load/vec4 v0x5bb40bce6640_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5bb40bce6920_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5bb40bce6720;
    %free S_0x5bb40bce6720;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb40bce6550_0, 0, 32;
    %load/vec4 v0x5bb40bce6370_0;
    %assign/vec4 v0x5bb40bce6cd0_0, 0;
    %load/vec4 v0x5bb40bce6550_0;
    %assign/vec4 v0x5bb40bce7430_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bb40bce6eb0, 4;
    %assign/vec4 v0x5bb40bce6dc0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bb40bce7630, 4;
    %assign/vec4 v0x5bb40bce7540_0, 0;
    %end;
    .scope S_0x5bb40bce5c60;
t_4 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5bb40bc9a400;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bce87e0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5bb40bc9a400;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x5bb40bce87e0_0;
    %inv;
    %store/vec4 v0x5bb40bce87e0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5bb40bc9a400;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb40bce8960_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5bb40bb98650;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bce8960_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5bb40bc9a400;
T_28 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce8960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb40bce8880_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5bb40bce8880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5bb40bce8880_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5bb40bc9a400;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb40bce8a90_0, 0, 1;
    %load/vec4 v0x5bb40bce8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_call/w 4 39 "$display", "Retirement trace ENABLED" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %vpi_call/w 4 42 "$display", "Retirement trace DISABLED" {0 0 0};
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_0x5bb40bc9a400;
T_30 ;
    %wait E_0x5bb40bb98650;
    %load/vec4 v0x5bb40bce8960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.3, 10;
    %load/vec4 v0x5bb40bce8a90_0;
    %and;
T_30.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x5bb40bce1770_0;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 4 51 "$display", "[CYCLE %0d] RETIRE | PC=0x%08h | NEXT_PC=0x%08h", v0x5bb40bce8880_0, v0x5bb40bce35c0_0, v0x5bb40bce34b0_0 {0 0 0};
T_30.0 ;
    %load/vec4 v0x5bb40bce8960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.7, 10;
    %load/vec4 v0x5bb40bce8a90_0;
    %and;
T_30.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0x5bb40bce16d0_0;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %vpi_call/w 4 57 "$display", "[CYCLE %0d] MEM | stall=%b, lsu_done=%b, waddr=%h, ld=%h", v0x5bb40bce8880_0, v0x5bb40bce4920_0, v0x5bb40bce2660_0, v0x5bb40bce0510_0, v0x5bb40bcda6e0_0 {0 0 0};
T_30.4 ;
    %load/vec4 v0x5bb40bce8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %vpi_call/w 4 60 "$display", "[CYCLE %0d] PC=%h | rf_wen=%b, mem_ren_wb=0x%08h, rf_wdata=0x%08h, instr_accept=%b, stall=%b", v0x5bb40bce8880_0, v0x5bb40bce3300_0, v0x5bb40bce4240_0, v0x5bb40bce2970_0, v0x5bb40bce4130_0, v0x5bb40bce1320_0, v0x5bb40bce4920_0 {0 0 0};
T_30.8 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5bb40bc9a400;
T_31 ;
    %fork t_7, S_0x5bb40bc9a8a0;
    %jmp t_6;
    .scope S_0x5bb40bc9a8a0;
t_7 ;
    %pushi/str "program.hex";
    %store/str v0x5bb40bcb30f0_0;
    %vpi_func 4 148 "$value$plusargs" 32, "PROG=%s", v0x5bb40bcb30f0_0 {0 0 0};
    %store/vec4 v0x5bb40bcb2a50_0, 0, 32;
    %vpi_call/w 4 150 "$display", "Loading program: %s", v0x5bb40bcb30f0_0 {0 0 0};
    %vpi_call/w 4 151 "$readmemh", v0x5bb40bcb30f0_0, v0x5bb40bce7c70 {0 0 0};
    %end;
    .scope S_0x5bb40bc9a400;
t_6 %join;
    %end;
    .thread T_31;
    .scope S_0x5bb40bc9a400;
T_32 ;
T_32.0 ;
    %load/vec4 v0x5bb40bce8960_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_32.1, 6;
    %wait E_0x5bb40bb98f70;
    %jmp T_32.0;
T_32.1 ;
T_32.2 ;
    %load/vec4 v0x5bb40bce8880_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_32.4, 5;
    %load/vec4 v0x5bb40bce8b50_0;
    %nor/r;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz T_32.3, 8;
    %wait E_0x5bb40bb98650;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call/w 4 163 "$display", "\012=======================================" {0 0 0};
    %vpi_call/w 4 164 "$display", "Simulation finished at cycle %0d", v0x5bb40bce8880_0 {0 0 0};
    %vpi_call/w 4 165 "$display", "=======================================\012" {0 0 0};
    %fork TD_core_tb.dump_registers, S_0x5bb40bce58a0;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0x5bb40bce56e0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5bb40bce5600_0, 0, 32;
    %fork TD_core_tb.dump_memory, S_0x5bb40bce4f30;
    %join;
    %vpi_call/w 4 170 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "../RTL/mrv32_pkg.sv";
    "core_tb.sv";
    "../RTL/mrv32_core.sv";
    "../RTL/mrv32_id.sv";
    "../RTL/mrv32_imm_gen.sv";
    "../RTL/mrv32_fetch.sv";
    "../RTL/mrv32_lsu.sv";
    "../RTL/mrv32_alu.sv";
    "../RTL/mrv32_bru.sv";
    "../RTL/mrv32_rf.sv";
    "../RTL/mrv32_wb.sv";
    "../RTL/mem_dual_port.sv";
