

================================================================
== Vitis HLS Report for 'cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.932 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       32|  0.620 us|  0.640 us|   31|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cacheDataDR_LOverRLooP  |       31|       31|         1|          1|          1|    32|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      59|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|     194|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |r_fu_233_p2                             |         +|   0|  0|  12|           5|           1|
    |io_acc_block_signal_op19                |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op22                |       and|   0|  0|   2|           1|           1|
    |icmp_ln171_fu_239_p2                    |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state2                         |        or|   0|  0|   2|           1|           1|
    |p_digitReseversedOutputBuff_M_imag4_d0  |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_imag_d0   |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_real3_d0  |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_real_d0   |    select|   0|  0|  27|           1|          27|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 135|          17|         114|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |p_inData_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |r21_reg_151                |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  59|         13|   10|         21|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |r21_reg_151  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout                       |   in|   27|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n                    |   in|    1|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read                       |  out|    1|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout                      |   in|   27|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n                   |   in|    1|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read                      |  out|    1|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_0_dout                       |   in|   27|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n                    |   in|    1|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read                       |  out|    1|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_02_dout                      |   in|   27|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_empty_n                   |   in|    1|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_read                      |  out|    1|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_digitReseversedOutputBuff_M_real_address0   |  out|    5|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_we0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_d0         |  out|   27|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real3_address0  |  out|    5|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_ce0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_we0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_d0        |  out|   27|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_imag_address0   |  out|    5|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_we0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_d0         |  out|   27|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag4_address0  |  out|    5|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_ce0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_we0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_d0        |  out|   27|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln171 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 7 'br' 'br_ln171' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split4, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r21 = phi i5 0, void, i5 %r, void %.split4, i5 0, void"   --->   Operation 9 'phi' 'r21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split4, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_02, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln171 = br void %.split4" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 13 'br' 'br_ln171' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i5 %r21" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 15 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 16 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 17 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %r21, i32 4" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:184]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.93ns)   --->   "%empty_87 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'empty_87' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%temp_M_real_V_0 = extractvalue i54 %empty_87" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'extractvalue' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0 = extractvalue i54 %empty_87" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'extractvalue' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%empty_88 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_1_0_0_02" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'empty_88' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_2 = extractvalue i54 %empty_88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'extractvalue' 'temp_M_real_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_2 = extractvalue i54 %empty_88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'extractvalue' 'temp_M_imag_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_5 = select i1 %tmp, i27 %temp_M_real_V_0, i27 %temp_M_real_V_0_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'select' 'temp_M_real_V_1_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_6 = select i1 %tmp, i27 %temp_M_real_V_0_2, i27 %temp_M_real_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'select' 'temp_M_real_V_1_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_5 = select i1 %tmp, i27 %temp_M_imag_V_0, i27 %temp_M_imag_V_0_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'select' 'temp_M_imag_V_1_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_6 = select i1 %tmp, i27 %temp_M_imag_V_0_2, i27 %temp_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'select' 'temp_M_imag_V_1_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln171" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 29 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln171" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 30 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%store_ln188 = store i27 %temp_M_real_V_1_6, i5 %p_digitReseversedOutputBuff_M_real_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 31 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "%store_ln188 = store i27 %temp_M_imag_V_1_6, i5 %p_digitReseversedOutputBuff_M_imag_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 32 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real3_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real3, i64 0, i64 %zext_ln171" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 33 'getelementptr' 'p_digitReseversedOutputBuff_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag4_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag4, i64 0, i64 %zext_ln171" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 34 'getelementptr' 'p_digitReseversedOutputBuff_M_imag4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.67ns)   --->   "%store_ln188 = store i27 %temp_M_real_V_1_5, i5 %p_digitReseversedOutputBuff_M_real3_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 35 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 36 [1/1] (0.67ns)   --->   "%store_ln188 = store i27 %temp_M_imag_V_1_5, i5 %p_digitReseversedOutputBuff_M_imag4_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 36 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%r = add i5 %r21, i5 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 37 'add' 'r' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns)   --->   "%icmp_ln171 = icmp_eq  i5 %r21, i5 31" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 38 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 39 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%return_ln191 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 40 'return' 'return_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln191 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 41 'br' 'br_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_digitReseversedOutputBuff_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                        (specinterface    ) [ 000]
specinterface_ln0                        (specinterface    ) [ 000]
specinterface_ln0                        (specinterface    ) [ 000]
specinterface_ln0                        (specinterface    ) [ 000]
br_ln171                                 (br               ) [ 011]
do_init                                  (phi              ) [ 001]
r21                                      (phi              ) [ 001]
br_ln0                                   (br               ) [ 000]
specmemcore_ln0                          (specmemcore      ) [ 000]
specmemcore_ln0                          (specmemcore      ) [ 000]
br_ln171                                 (br               ) [ 000]
empty                                    (speclooptripcount) [ 000]
zext_ln171                               (zext             ) [ 000]
specpipeline_ln174                       (specpipeline     ) [ 000]
specloopname_ln174                       (specloopname     ) [ 000]
tmp                                      (bitselect        ) [ 000]
empty_87                                 (read             ) [ 000]
temp_M_real_V_0                          (extractvalue     ) [ 000]
temp_M_imag_V_0                          (extractvalue     ) [ 000]
empty_88                                 (read             ) [ 000]
temp_M_real_V_0_2                        (extractvalue     ) [ 000]
temp_M_imag_V_0_2                        (extractvalue     ) [ 000]
temp_M_real_V_1_5                        (select           ) [ 000]
temp_M_real_V_1_6                        (select           ) [ 000]
temp_M_imag_V_1_5                        (select           ) [ 000]
temp_M_imag_V_1_6                        (select           ) [ 000]
p_digitReseversedOutputBuff_M_real_addr  (getelementptr    ) [ 000]
p_digitReseversedOutputBuff_M_imag_addr  (getelementptr    ) [ 000]
store_ln188                              (store            ) [ 000]
store_ln188                              (store            ) [ 000]
p_digitReseversedOutputBuff_M_real3_addr (getelementptr    ) [ 000]
p_digitReseversedOutputBuff_M_imag4_addr (getelementptr    ) [ 000]
store_ln188                              (store            ) [ 000]
store_ln188                              (store            ) [ 000]
r                                        (add              ) [ 011]
icmp_ln171                               (icmp             ) [ 001]
br_ln171                                 (br               ) [ 011]
return_ln191                             (return           ) [ 000]
br_ln191                                 (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_1_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_digitReseversedOutputBuff_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_digitReseversedOutputBuff_M_real3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_digitReseversedOutputBuff_M_imag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_digitReseversedOutputBuff_M_imag4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_87_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="54" slack="0"/>
<pin id="70" dir="0" index="1" bw="27" slack="0"/>
<pin id="71" dir="0" index="2" bw="27" slack="0"/>
<pin id="72" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_87/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_88_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="54" slack="0"/>
<pin id="78" dir="0" index="1" bw="27" slack="0"/>
<pin id="79" dir="0" index="2" bw="27" slack="0"/>
<pin id="80" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_88/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_digitReseversedOutputBuff_M_real_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="27" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_digitReseversedOutputBuff_M_imag_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="27" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln188_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="27" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln188_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_digitReseversedOutputBuff_M_real3_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="27" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real3_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_digitReseversedOutputBuff_M_imag4_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="27" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag4_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln188_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln188_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="27" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="do_init_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="do_init_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="r21_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r21 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="r21_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="1" slack="0"/>
<pin id="161" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r21/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln171_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="temp_M_real_V_0_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="54" slack="0"/>
<pin id="183" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="temp_M_imag_V_0_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="54" slack="0"/>
<pin id="187" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="temp_M_real_V_0_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="54" slack="0"/>
<pin id="191" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="temp_M_imag_V_0_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="54" slack="0"/>
<pin id="195" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="temp_M_real_V_1_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="27" slack="0"/>
<pin id="200" dir="0" index="2" bw="27" slack="0"/>
<pin id="201" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_real_V_1_5/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="temp_M_real_V_1_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="27" slack="0"/>
<pin id="209" dir="0" index="2" bw="27" slack="0"/>
<pin id="210" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_real_V_1_6/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="temp_M_imag_V_1_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="27" slack="0"/>
<pin id="218" dir="0" index="2" bw="27" slack="0"/>
<pin id="219" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_imag_V_1_5/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="temp_M_imag_V_1_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="27" slack="0"/>
<pin id="227" dir="0" index="2" bw="27" slack="0"/>
<pin id="228" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_imag_V_1_6/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln171_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="return_ln191_fu_245">
<pin_list>
<pin id="246" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln191/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="r_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="62" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="168"><net_src comp="155" pin="6"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="155" pin="6"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="68" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="68" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="76" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="76" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="173" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="181" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="189" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="211"><net_src comp="173" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="189" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="181" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="220"><net_src comp="173" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="185" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="193" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="229"><net_src comp="173" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="193" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="185" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="237"><net_src comp="155" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="155" pin="6"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="155" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_inData_0_0_0_0_0 | {}
	Port: p_inData_0_0_0_0_01 | {}
	Port: p_inData_0_1_0_0_0 | {}
	Port: p_inData_0_1_0_0_02 | {}
	Port: p_digitReseversedOutputBuff_M_real | {2 }
	Port: p_digitReseversedOutputBuff_M_real3 | {2 }
	Port: p_digitReseversedOutputBuff_M_imag | {2 }
	Port: p_digitReseversedOutputBuff_M_imag4 | {2 }
 - Input state : 
	Port: cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_0_0_0_0 | {2 }
	Port: cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_0_0_0_01 | {2 }
	Port: cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_1_0_0_0 | {2 }
	Port: cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_1_0_0_02 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln171 : 1
		tmp : 1
		temp_M_real_V_1_5 : 1
		temp_M_real_V_1_6 : 1
		temp_M_imag_V_1_5 : 1
		temp_M_imag_V_1_6 : 1
		p_digitReseversedOutputBuff_M_real_addr : 2
		p_digitReseversedOutputBuff_M_imag_addr : 2
		store_ln188 : 2
		store_ln188 : 2
		p_digitReseversedOutputBuff_M_real3_addr : 2
		p_digitReseversedOutputBuff_M_imag4_addr : 2
		store_ln188 : 2
		store_ln188 : 2
		r : 1
		icmp_ln171 : 1
		br_ln171 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          | temp_M_real_V_1_5_fu_197 |    0    |    27   |
|  select  | temp_M_real_V_1_6_fu_206 |    0    |    27   |
|          | temp_M_imag_V_1_5_fu_215 |    0    |    27   |
|          | temp_M_imag_V_1_6_fu_224 |    0    |    27   |
|----------|--------------------------|---------|---------|
|    add   |         r_fu_233         |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln171_fu_239    |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   |    empty_87_read_fu_68   |    0    |    0    |
|          |    empty_88_read_fu_76   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln171_fu_165    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_173        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  temp_M_real_V_0_fu_181  |    0    |    0    |
|extractvalue|  temp_M_imag_V_0_fu_185  |    0    |    0    |
|          | temp_M_real_V_0_2_fu_189 |    0    |    0    |
|          | temp_M_imag_V_0_2_fu_193 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln191_fu_245   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   129   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_136|    1   |
|  r21_reg_151  |    5   |
|   r_reg_247   |    5   |
+---------------+--------+
|     Total     |   11   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   129  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   129  |
+-----------+--------+--------+
