(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-11-10T17:50:38Z")
 (DESIGN "Lab 5")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Lab 5")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb RX_UART_RX\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_UART_TX\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_DISPLAY\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_MOTOR_SPEED\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BUZZER\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_TACHO\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb IRQ_TACHO.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED_TACHO\(0\).pad_out LED_TACHO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (2.945:2.945:2.945))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (2.945:2.945:2.945))
    (INTERCONNECT MODIN1_0.q \\UART_TX\:BUART\:rx_postpoll\\.main_2 (4.474:4.474:4.474))
    (INTERCONNECT MODIN1_0.q \\UART_TX\:BUART\:rx_state_0\\.main_7 (3.707:3.707:3.707))
    (INTERCONNECT MODIN1_0.q \\UART_TX\:BUART\:rx_status_3\\.main_7 (3.707:3.707:3.707))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (2.635:2.635:2.635))
    (INTERCONNECT MODIN1_1.q \\UART_TX\:BUART\:rx_postpoll\\.main_1 (5.452:5.452:5.452))
    (INTERCONNECT MODIN1_1.q \\UART_TX\:BUART\:rx_state_0\\.main_6 (5.933:5.933:5.933))
    (INTERCONNECT MODIN1_1.q \\UART_TX\:BUART\:rx_status_3\\.main_6 (5.933:5.933:5.933))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_TX\:BUART\:rx_load_fifo\\.main_7 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_TX\:BUART\:rx_state_0\\.main_10 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_TX\:BUART\:rx_state_2\\.main_9 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_TX\:BUART\:rx_state_3\\.main_7 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_TX\:BUART\:rx_load_fifo\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_TX\:BUART\:rx_state_0\\.main_9 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_TX\:BUART\:rx_state_2\\.main_8 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_TX\:BUART\:rx_state_3\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_TX\:BUART\:rx_load_fifo\\.main_5 (4.218:4.218:4.218))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_TX\:BUART\:rx_state_0\\.main_8 (3.636:3.636:3.636))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_TX\:BUART\:rx_state_2\\.main_7 (4.218:4.218:4.218))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_TX\:BUART\:rx_state_3\\.main_5 (4.218:4.218:4.218))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (5.669:5.669:5.669))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (5.669:5.669:5.669))
    (INTERCONNECT MODIN5_0.q \\UART_RX\:BUART\:rx_postpoll\\.main_2 (6.108:6.108:6.108))
    (INTERCONNECT MODIN5_0.q \\UART_RX\:BUART\:rx_state_0\\.main_7 (6.663:6.663:6.663))
    (INTERCONNECT MODIN5_0.q \\UART_RX\:BUART\:rx_status_3\\.main_7 (5.669:5.669:5.669))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.642:2.642:2.642))
    (INTERCONNECT MODIN5_1.q \\UART_RX\:BUART\:rx_postpoll\\.main_1 (4.364:4.364:4.364))
    (INTERCONNECT MODIN5_1.q \\UART_RX\:BUART\:rx_state_0\\.main_6 (4.918:4.918:4.918))
    (INTERCONNECT MODIN5_1.q \\UART_RX\:BUART\:rx_status_3\\.main_6 (2.642:2.642:2.642))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_RX\:BUART\:rx_load_fifo\\.main_7 (3.186:3.186:3.186))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_RX\:BUART\:rx_state_0\\.main_10 (3.186:3.186:3.186))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_RX\:BUART\:rx_state_2\\.main_9 (3.186:3.186:3.186))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_RX\:BUART\:rx_state_3\\.main_7 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RX\:BUART\:rx_load_fifo\\.main_6 (3.358:3.358:3.358))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RX\:BUART\:rx_state_0\\.main_9 (3.358:3.358:3.358))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RX\:BUART\:rx_state_2\\.main_8 (3.358:3.358:3.358))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RX\:BUART\:rx_state_3\\.main_6 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RX\:BUART\:rx_load_fifo\\.main_5 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RX\:BUART\:rx_state_0\\.main_8 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RX\:BUART\:rx_state_2\\.main_7 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RX\:BUART\:rx_state_3\\.main_5 (2.652:2.652:2.652))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_145.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_MOTOR_SPEED\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_145.q SPEED\(0\).pin_input (6.318:6.318:6.318))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\BUZZER\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT RX_UART_RX\(0\).fb MODIN5_0.main_2 (7.545:7.545:7.545))
    (INTERCONNECT RX_UART_RX\(0\).fb MODIN5_1.main_2 (7.545:7.545:7.545))
    (INTERCONNECT RX_UART_RX\(0\).fb \\UART_RX\:BUART\:rx_last\\.main_0 (6.194:6.194:6.194))
    (INTERCONNECT RX_UART_RX\(0\).fb \\UART_RX\:BUART\:rx_postpoll\\.main_0 (6.194:6.194:6.194))
    (INTERCONNECT RX_UART_RX\(0\).fb \\UART_RX\:BUART\:rx_state_0\\.main_5 (5.623:5.623:5.623))
    (INTERCONNECT RX_UART_RX\(0\).fb \\UART_RX\:BUART\:rx_state_2\\.main_5 (5.623:5.623:5.623))
    (INTERCONNECT RX_UART_RX\(0\).fb \\UART_RX\:BUART\:rx_status_3\\.main_5 (7.545:7.545:7.545))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_251.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_TACHO\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_22.q TX_UART_RX\(0\).pin_input (6.005:6.005:6.005))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:genblk8\:stsreg\\.interrupt IRQ_TACHO.interrupt (7.872:7.872:7.872))
    (INTERCONNECT TACHO_SENSOR\(0\).fb LED_TACHO\(0\).pin_input (2.717:2.717:2.717))
    (INTERCONNECT TACHO_SENSOR\(0\).fb \\Counter_TACHO\:CounterUDB\:count_enable\\.main_0 (9.406:9.406:9.406))
    (INTERCONNECT TACHO_SENSOR\(0\).fb \\Counter_TACHO\:CounterUDB\:count_stored_i\\.main_0 (9.406:9.406:9.406))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_251.q \\Counter_TACHO\:CounterUDB\:hwCapture\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT Net_251.q \\Counter_TACHO\:CounterUDB\:prevCapture\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.596:5.596:5.596))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.596:5.596:5.596))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (6.313:6.313:6.313))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (5.596:5.596:5.596))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (6.464:6.464:6.464))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (6.313:6.313:6.313))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (6.464:6.464:6.464))
    (INTERCONNECT Net_266.q Tx_1\(0\).pin_input (7.016:7.016:7.016))
    (INTERCONNECT Net_41.q TX_UART_TX\(0\).pin_input (6.528:6.528:6.528))
    (INTERCONNECT Rx_UART_TX\(0\).fb MODIN1_0.main_2 (6.152:6.152:6.152))
    (INTERCONNECT Rx_UART_TX\(0\).fb MODIN1_1.main_2 (6.152:6.152:6.152))
    (INTERCONNECT Rx_UART_TX\(0\).fb \\UART_TX\:BUART\:rx_last\\.main_0 (6.152:6.152:6.152))
    (INTERCONNECT Rx_UART_TX\(0\).fb \\UART_TX\:BUART\:rx_postpoll\\.main_0 (6.135:6.135:6.135))
    (INTERCONNECT Rx_UART_TX\(0\).fb \\UART_TX\:BUART\:rx_state_0\\.main_5 (5.246:5.246:5.246))
    (INTERCONNECT Rx_UART_TX\(0\).fb \\UART_TX\:BUART\:rx_state_2\\.main_5 (5.221:5.221:5.221))
    (INTERCONNECT Rx_UART_TX\(0\).fb \\UART_TX\:BUART\:rx_status_3\\.main_5 (5.246:5.246:5.246))
    (INTERCONNECT SCL_DISPLAY\(0\).pad_out SCL_DISPLAY\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_DISPLAY\(0\).pad_out SDA_DISPLAY\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPEED\(0\).pad_out SPEED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_RX\(0\).pad_out TX_UART_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_TX\(0\).pad_out TX_UART_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\BUZZER\:PWMUDB\:prevCompare1\\.main_0 (5.171:5.171:5.171))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\BUZZER\:PWMUDB\:status_0\\.main_1 (5.171:5.171:5.171))
    (INTERCONNECT \\BUZZER\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\BUZZER\:PWMUDB\:runmode_enable\\.main_0 (5.128:5.128:5.128))
    (INTERCONNECT \\BUZZER\:PWMUDB\:prevCompare1\\.q \\BUZZER\:PWMUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\BUZZER\:PWMUDB\:runmode_enable\\.q \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.072:3.072:3.072))
    (INTERCONNECT \\BUZZER\:PWMUDB\:runmode_enable\\.q \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.948:2.948:2.948))
    (INTERCONNECT \\BUZZER\:PWMUDB\:runmode_enable\\.q \\BUZZER\:PWMUDB\:status_2\\.main_0 (3.074:3.074:3.074))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:status_0\\.q \\BUZZER\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.167:5.167:5.167))
    (INTERCONNECT \\BUZZER\:PWMUDB\:status_2\\.q \\BUZZER\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\BUZZER\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.904:2.904:2.904))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.903:2.903:2.903))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\BUZZER\:PWMUDB\:status_2\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce1_comb \\Counter_TACHO\:CounterUDB\:prevCompare\\.main_4 (2.814:2.814:2.814))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce1_comb \\Counter_TACHO\:CounterUDB\:status_0\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_TACHO\:CounterUDB\:prevCompare\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_TACHO\:CounterUDB\:status_0\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_TACHO\:CounterUDB\:count_enable\\.main_1 (2.315:2.315:2.315))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:count_enable\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.153:3.153:3.153))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:count_enable\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.181:3.181:3.181))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:count_enable\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (2.318:2.318:2.318))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:count_enable\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:count_stored_i\\.q \\Counter_TACHO\:CounterUDB\:count_enable\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_0 \\Counter_TACHO\:CounterUDB\:prevCompare\\.main_2 (2.643:2.643:2.643))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_0 \\Counter_TACHO\:CounterUDB\:status_0\\.main_2 (2.633:2.633:2.633))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_1 \\Counter_TACHO\:CounterUDB\:prevCompare\\.main_1 (2.791:2.791:2.791))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_1 \\Counter_TACHO\:CounterUDB\:status_0\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_2 \\Counter_TACHO\:CounterUDB\:prevCompare\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_2 \\Counter_TACHO\:CounterUDB\:status_0\\.main_0 (2.610:2.610:2.610))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.780:3.780:3.780))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (3.780:3.780:3.780))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (4.108:4.108:4.108))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (4.108:4.108:4.108))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.229:3.229:3.229))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (3.229:3.229:3.229))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (2.900:2.900:2.900))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (2.900:2.900:2.900))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:hwCapture\\.q \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (3.206:3.206:3.206))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:overflow_reg_i\\.q \\Counter_TACHO\:CounterUDB\:status_2\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_TACHO\:CounterUDB\:overflow_reg_i\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_TACHO\:CounterUDB\:status_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:prevCapture\\.q \\Counter_TACHO\:CounterUDB\:hwCapture\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:prevCompare\\.q \\Counter_TACHO\:CounterUDB\:status_0\\.main_5 (2.298:2.298:2.298))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:status_0\\.q \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.330:2.330:2.330))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.166:4.166:4.166))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:status_2\\.q \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_TACHO\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT SCL_DISPLAY\(0\).fb \\I2C_DISPLAY\:bI2C_UDB\:clk_eq_reg\\.main_0 (6.012:6.012:6.012))
    (INTERCONNECT SCL_DISPLAY\(0\).fb \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.main_0 (6.012:6.012:6.012))
    (INTERCONNECT SDA_DISPLAY\(0\).fb \\I2C_DISPLAY\:bI2C_UDB\:sda_in_reg\\.main_0 (6.563:6.563:6.563))
    (INTERCONNECT SDA_DISPLAY\(0\).fb \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_6 (5.052:5.052:5.052))
    (INTERCONNECT \\I2C_DISPLAY\:Net_643_3\\.q SCL_DISPLAY\(0\).pin_input (6.149:6.149:6.149))
    (INTERCONNECT \\I2C_DISPLAY\:Net_643_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:clk_eq_reg\\.main_1 (3.879:3.879:3.879))
    (INTERCONNECT \\I2C_DISPLAY\:Net_643_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_8 (5.919:5.919:5.919))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.interrupt \\I2C_DISPLAY\:I2C_IRQ\\.interrupt (7.936:7.936:7.936))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_DISPLAY\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.304:2.304:2.304))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clk_eq_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (2.906:2.906:2.906))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2C_DISPLAY\:Net_643_3\\.main_0 (2.939:2.939:2.939))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:Net_643_3\\.main_7 (4.839:4.839:4.839))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (5.157:5.157:5.157))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_7 (4.599:4.599:4.599))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (5.811:5.811:5.811))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_7 (7.390:7.390:7.390))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_10 (5.879:5.879:5.879))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_7 (6.046:6.046:6.046))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_4 (5.157:5.157:5.157))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_10 (4.149:4.149:4.149))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_10 (5.811:5.811:5.811))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_10 (4.829:4.829:4.829))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_8 (7.390:7.390:7.390))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_10 (2.918:2.918:2.918))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.q \\I2C_DISPLAY\:Net_643_3\\.main_8 (5.607:5.607:5.607))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (4.300:4.300:4.300))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (4.300:4.300:4.300))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (4.300:4.300:4.300))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.main_0 (3.700:3.700:3.700))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_2 (2.332:2.332:2.332))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_2 (3.245:3.245:3.245))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_3 (2.320:2.320:2.320))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_0 (4.907:4.907:4.907))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_DISPLAY\:sda_x_wire\\.main_1 (4.907:4.907:4.907))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_2 (3.645:3.645:3.645))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_1 (4.334:4.334:4.334))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_1 (4.204:4.204:4.204))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_1 (4.335:4.335:4.335))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_1 (4.839:4.839:4.839))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_0 (5.530:5.530:5.530))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_0 (6.277:6.277:6.277))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_0 (6.078:6.078:6.078))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (2.927:2.927:2.927))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (3.661:3.661:3.661))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (2.289:2.289:2.289))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (4.317:4.317:4.317))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.main_0 (2.643:2.643:2.643))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_1 (4.334:4.334:4.334))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_1 (4.334:4.334:4.334))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.main_2 (2.934:2.934:2.934))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_11 (3.054:3.054:3.054))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_11 (4.497:4.497:4.497))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_11 (3.059:3.059:3.059))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_11 (4.790:4.790:4.790))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_9 (6.868:6.868:6.868))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:Net_643_3\\.main_6 (5.518:5.518:5.518))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_5 (2.950:2.950:2.950))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (3.065:3.065:3.065))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (6.440:6.440:6.440))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:lost_arb_reg\\.main_1 (6.253:6.253:6.253))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_6 (6.296:6.296:6.296))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_9 (6.714:6.714:6.714))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_6 (7.329:7.329:7.329))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_3 (6.440:6.440:6.440))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_9 (4.957:4.957:4.957))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_9 (7.275:7.275:7.275))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_5 (9.931:9.931:9.931))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_9 (4.546:4.546:4.546))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_6 (3.065:3.065:3.065))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_7 (6.296:6.296:6.296))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_6 (3.065:3.065:3.065))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_7 (3.065:3.065:3.065))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_reset\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_8 (9.931:9.931:9.931))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:Net_643_3\\.main_5 (6.756:6.756:6.756))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_4 (8.602:8.602:8.602))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (6.756:6.756:6.756))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (3.303:3.303:3.303))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_5 (3.310:3.310:3.310))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_8 (3.307:3.307:3.307))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_5 (9.916:9.916:9.916))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_8 (6.769:6.769:6.769))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_8 (3.303:3.303:3.303))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_4 (8.607:8.607:8.607))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_8 (5.387:5.387:5.387))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_5 (3.310:3.310:3.310))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_5 (7.688:7.688:7.688))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_6 (6.316:6.316:6.316))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.main_4 (6.316:6.316:6.316))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_7 (8.607:8.607:8.607))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_8 (2.287:2.287:2.287))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:Net_643_3\\.main_4 (9.163:9.163:9.163))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_3 (3.797:3.797:3.797))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (9.163:9.163:9.163))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (10.243:10.243:10.243))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_4 (10.258:10.258:10.258))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_7 (12.715:12.715:12.715))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_4 (2.520:2.520:2.520))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_7 (10.155:10.155:10.155))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_7 (10.243:10.243:10.243))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_3 (4.740:4.740:4.740))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_7 (11.388:11.388:11.388))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_5 (6.162:6.162:6.162))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_4 (10.258:10.258:10.258))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_4 (5.654:5.654:5.654))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_5 (6.162:6.162:6.162))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.main_3 (6.162:6.162:6.162))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_6 (4.740:4.740:4.740))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:Net_643_3\\.main_3 (7.843:7.843:7.843))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_2 (3.948:3.948:3.948))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (7.843:7.843:7.843))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (8.668:8.668:8.668))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_3 (9.405:9.405:9.405))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_6 (9.398:9.398:9.398))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_3 (5.387:5.387:5.387))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_2 (4.500:4.500:4.500))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_6 (7.147:7.147:7.147))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_6 (8.668:8.668:8.668))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_2 (3.904:3.904:3.904))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_6 (7.835:7.835:7.835))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_4 (4.957:4.957:4.957))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_3 (9.405:9.405:9.405))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_3 (4.982:4.982:4.982))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_4 (4.957:4.957:4.957))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.main_2 (4.957:4.957:4.957))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_5 (3.904:3.904:3.904))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_5 (4.414:4.414:4.414))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:Net_643_3\\.main_2 (11.043:11.043:11.043))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_1 (9.727:9.727:9.727))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (11.043:11.043:11.043))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (9.598:9.598:9.598))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (6.339:6.339:6.339))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_2 (3.882:3.882:3.882))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_5 (4.909:4.909:4.909))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_2 (10.628:10.628:10.628))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_1 (9.740:9.740:9.740))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_5 (9.113:9.113:9.113))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_5 (6.339:6.339:6.339))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_5 (10.482:10.482:10.482))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_3 (9.575:9.575:9.575))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_2 (3.882:3.882:3.882))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_2 (9.598:9.598:9.598))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_3 (9.575:9.575:9.575))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.main_1 (9.575:9.575:9.575))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_4 (10.479:10.479:10.479))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:Net_643_3\\.main_1 (6.392:6.392:6.392))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_0 (3.560:3.560:3.560))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (6.392:6.392:6.392))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (3.696:3.696:3.696))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (6.656:6.656:6.656))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_1 (6.684:6.684:6.684))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_0_split\\.main_4 (6.683:6.683:6.683))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_1 (4.461:4.461:4.461))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2\\.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_4 (5.438:5.438:5.438))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_4 (6.656:6.656:6.656))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_1 (2.617:2.617:2.617))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_4 (5.439:5.439:5.439))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_2 (3.685:3.685:3.685))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_1 (6.684:6.684:6.684))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_1 (3.696:3.696:3.696))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_2 (3.685:3.685:3.685))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.main_0 (3.685:3.685:3.685))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_3 (2.617:2.617:2.617))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.q \\I2C_DISPLAY\:bI2C_UDB\:m_state_4\\.main_6 (3.652:3.652:3.652))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_1 (3.963:3.963:3.963))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_6 (2.292:2.292:2.292))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (3.963:3.963:3.963))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.main_1 (3.963:3.963:3.963))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:cnt_reset\\.main_5 (4.317:4.317:4.317))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:scl_in_last_reg\\.main_0 (4.331:4.331:4.331))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:scl_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:bus_busy_reg\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.route_si (2.804:2.804:2.804))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:sda_in_reg\\.q \\I2C_DISPLAY\:bI2C_UDB\:sda_in_last_reg\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2C_DISPLAY\:sda_x_wire\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_0 (2.810:2.810:2.810))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_0\\.main_0 (2.779:2.779:2.779))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_1 (7.025:7.025:7.025))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_1\\.main_0 (2.633:2.633:2.633))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_2 (4.181:4.181:4.181))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_2\\.main_0 (3.610:3.610:3.610))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_3 (9.787:9.787:9.787))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.q \\I2C_DISPLAY\:bI2C_UDB\:status_3\\.main_0 (6.716:6.716:6.716))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_4\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_4 (2.301:2.301:2.301))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:status_5\\.q \\I2C_DISPLAY\:bI2C_UDB\:StsReg\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (2.888:2.888:2.888))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (4.452:4.452:4.452))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:m_state_0\\.main_0 (4.466:4.466:4.466))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:m_state_1\\.main_0 (4.705:4.705:4.705))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:m_state_2_split\\.main_3 (3.387:3.387:3.387))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:m_state_3\\.main_3 (4.452:4.452:4.452))
    (INTERCONNECT \\I2C_DISPLAY\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_DISPLAY\:bI2C_UDB\:m_state_4_split\\.main_3 (3.394:3.394:3.394))
    (INTERCONNECT \\I2C_DISPLAY\:sda_x_wire\\.q SDA_DISPLAY\(0\).pin_input (7.682:7.682:7.682))
    (INTERCONNECT \\I2C_DISPLAY\:sda_x_wire\\.q \\I2C_DISPLAY\:sda_x_wire\\.main_0 (5.421:5.421:5.421))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_145.main_1 (3.528:3.528:3.528))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_MOTOR_SPEED\:PWMUDB\:prevCompare1\\.main_0 (6.777:6.777:6.777))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_MOTOR_SPEED\:PWMUDB\:status_0\\.main_1 (6.768:6.768:6.768))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:prevCompare1\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:status_0\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.q Net_145.main_0 (6.830:6.830:6.830))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (6.810:6.810:6.810))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (6.811:6.811:6.811))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:runmode_enable\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:status_2\\.main_0 (6.830:6.830:6.830))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:status_0\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.335:6.335:6.335))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:status_2\\.q \\PWM_MOTOR_SPEED\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_MOTOR_SPEED\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.099:3.099:3.099))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.975:2.975:2.975))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_MOTOR_SPEED\:PWMUDB\:status_2\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0_comb Net_251.main_1 (6.279:6.279:6.279))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0_comb \\PWM_TACHO\:PWMUDB\:prevCompare1\\.main_0 (6.279:6.279:6.279))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0_comb \\PWM_TACHO\:PWMUDB\:status_0\\.main_1 (6.279:6.279:6.279))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_251.main_2 (6.289:6.289:6.289))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_TACHO\:PWMUDB\:prevCompare1\\.main_1 (6.289:6.289:6.289))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_TACHO\:PWMUDB\:status_0\\.main_2 (6.289:6.289:6.289))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_TACHO\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:prevCompare1\\.q \\PWM_TACHO\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:runmode_enable\\.q Net_251.main_0 (8.336:8.336:8.336))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:runmode_enable\\.q \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (8.344:8.344:8.344))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:runmode_enable\\.q \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.545:5.545:5.545))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:runmode_enable\\.q \\PWM_TACHO\:PWMUDB\:status_2\\.main_0 (8.196:8.196:8.196))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:status_0\\.q \\PWM_TACHO\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:status_2\\.q \\PWM_TACHO\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_TACHO\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.122:6.122:6.122))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (7.051:7.051:7.051))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.415:3.415:3.415))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_TACHO\:PWMUDB\:status_2\\.main_1 (7.067:7.067:7.067))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.852:2.852:2.852))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (3.181:3.181:3.181))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (3.181:3.181:3.181))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (3.200:3.200:3.200))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (3.200:3.200:3.200))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (10.150:10.150:10.150))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (10.150:10.150:10.150))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (10.139:10.139:10.139))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (10.150:10.150:10.150))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (10.150:10.150:10.150))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (8.022:8.022:8.022))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.832:2.832:2.832))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (7.102:7.102:7.102))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (7.102:7.102:7.102))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (5.474:5.474:5.474))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (3.625:3.625:3.625))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (6.596:6.596:6.596))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (6.596:6.596:6.596))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (6.593:6.593:6.593))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (6.596:6.596:6.596))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (6.608:6.608:6.608))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (6.608:6.608:6.608))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (6.568:6.568:6.568))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (6.608:6.608:6.608))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (6.536:6.536:6.536))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (6.536:6.536:6.536))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (6.538:6.538:6.538))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (6.536:6.536:6.536))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (5.970:5.970:5.970))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (3.733:3.733:3.733))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.314:4.314:4.314))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.293:2.293:2.293))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (2.687:2.687:2.687))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (2.687:2.687:2.687))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (2.687:2.687:2.687))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.612:3.612:3.612))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (2.700:2.700:2.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (2.707:2.707:2.707))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (2.707:2.707:2.707))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.700:2.700:2.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (2.707:2.707:2.707))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.700:2.700:2.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (2.707:2.707:2.707))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.680:2.680:2.680))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.680:2.680:2.680))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.680:2.680:2.680))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.852:2.852:2.852))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.865:2.865:2.865))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.302:2.302:2.302))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (3.624:3.624:3.624))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (7.697:7.697:7.697))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (7.697:7.697:7.697))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (5.855:5.855:5.855))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.532:4.532:4.532))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.531:4.531:4.531))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (7.041:7.041:7.041))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (7.030:7.030:7.030))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (4.532:4.532:4.532))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (4.532:4.532:4.532))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.030:7.030:7.030))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (4.019:4.019:4.019))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (4.019:4.019:4.019))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (7.152:7.152:7.152))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (4.045:4.045:4.045))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (4.586:4.586:4.586))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (4.586:4.586:4.586))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (4.045:4.045:4.045))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (4.586:4.586:4.586))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (4.045:4.045:4.045))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (4.586:4.586:4.586))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (6.518:6.518:6.518))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (6.521:6.521:6.521))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (6.521:6.521:6.521))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (6.500:6.500:6.500))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (6.544:6.544:6.544))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (6.178:6.178:6.178))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (7.182:7.182:7.182))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.156:7.156:7.156))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (3.468:3.468:3.468))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (3.470:3.470:3.470))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (7.182:7.182:7.182))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (7.182:7.182:7.182))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (3.470:3.470:3.470))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (3.468:3.468:3.468))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (4.026:4.026:4.026))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.052:4.052:4.052))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (7.063:7.063:7.063))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (4.026:4.026:4.026))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (4.026:4.026:4.026))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (7.063:7.063:7.063))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (3.718:3.718:3.718))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (8.263:8.263:8.263))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (7.741:7.741:7.741))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (3.718:3.718:3.718))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (3.718:3.718:3.718))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (7.741:7.741:7.741))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (8.263:8.263:8.263))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (5.876:5.876:5.876))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.249:2.249:2.249))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_266.main_0 (2.532:2.532:2.532))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.531:2.531:2.531))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_RX\:BUART\:counter_load_not\\.q \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:rx_load_fifo\\.main_2 (6.818:6.818:6.818))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:rx_state_0\\.main_2 (6.818:6.818:6.818))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:rx_state_2\\.main_2 (6.818:6.818:6.818))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:rx_state_3\\.main_2 (5.850:5.850:5.850))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:rx_status_3\\.main_2 (4.418:4.418:4.418))
    (INTERCONNECT \\UART_RX\:BUART\:rx_bitclk_enable\\.q \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.260:6.260:6.260))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_RX\:BUART\:rx_bitclk_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_RX\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_RX\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_RX\:BUART\:rx_counter_load\\.q \\UART_RX\:BUART\:sRX\:RxBitCounter\\.load (2.306:2.306:2.306))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_RX\:BUART\:rx_status_4\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_RX\:BUART\:rx_status_5\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_RX\:BUART\:rx_last\\.q \\UART_RX\:BUART\:rx_state_2\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_RX\:BUART\:rx_load_fifo\\.q \\UART_RX\:BUART\:rx_status_4\\.main_0 (3.631:3.631:3.631))
    (INTERCONNECT \\UART_RX\:BUART\:rx_load_fifo\\.q \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.186:4.186:4.186))
    (INTERCONNECT \\UART_RX\:BUART\:rx_postpoll\\.q \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.310:2.310:2.310))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_counter_load\\.main_1 (5.501:5.501:5.501))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_load_fifo\\.main_1 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_state_0\\.main_1 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_state_2\\.main_1 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_state_3\\.main_1 (5.501:5.501:5.501))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_state_stop1_reg\\.main_1 (5.501:5.501:5.501))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:rx_status_3\\.main_1 (6.080:6.080:6.080))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_0\\.q \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.698:4.698:4.698))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_counter_load\\.main_3 (5.282:5.282:5.282))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_load_fifo\\.main_4 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_state_0\\.main_4 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_state_2\\.main_4 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_state_3\\.main_4 (5.282:5.282:5.282))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_state_stop1_reg\\.main_3 (5.282:5.282:5.282))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_2\\.q \\UART_RX\:BUART\:rx_status_3\\.main_4 (5.842:5.842:5.842))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_counter_load\\.main_2 (3.747:3.747:3.747))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_load_fifo\\.main_3 (6.970:6.970:6.970))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_state_0\\.main_3 (6.970:6.970:6.970))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_state_2\\.main_3 (6.970:6.970:6.970))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_state_3\\.main_3 (3.747:3.747:3.747))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_state_stop1_reg\\.main_2 (3.747:3.747:3.747))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_3\\.q \\UART_RX\:BUART\:rx_status_3\\.main_3 (6.118:6.118:6.118))
    (INTERCONNECT \\UART_RX\:BUART\:rx_state_stop1_reg\\.q \\UART_RX\:BUART\:rx_status_5\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_RX\:BUART\:rx_status_3\\.q \\UART_RX\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_RX\:BUART\:rx_status_4\\.q \\UART_RX\:BUART\:sRX\:RxSts\\.status_4 (4.246:4.246:4.246))
    (INTERCONNECT \\UART_RX\:BUART\:rx_status_5\\.q \\UART_RX\:BUART\:sRX\:RxSts\\.status_5 (4.219:4.219:4.219))
    (INTERCONNECT \\UART_RX\:BUART\:tx_bitclk\\.q \\UART_RX\:BUART\:tx_state_0\\.main_5 (4.102:4.102:4.102))
    (INTERCONNECT \\UART_RX\:BUART\:tx_bitclk\\.q \\UART_RX\:BUART\:tx_state_1\\.main_5 (4.102:4.102:4.102))
    (INTERCONNECT \\UART_RX\:BUART\:tx_bitclk\\.q \\UART_RX\:BUART\:tx_state_2\\.main_5 (4.102:4.102:4.102))
    (INTERCONNECT \\UART_RX\:BUART\:tx_bitclk\\.q \\UART_RX\:BUART\:txn\\.main_6 (5.650:5.650:5.650))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:counter_load_not\\.main_2 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.056:4.056:4.056))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:tx_bitclk\\.main_2 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:tx_state_0\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:tx_state_1\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:tx_state_2\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RX\:BUART\:tx_status_0\\.main_2 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RX\:BUART\:tx_state_1\\.main_4 (3.767:3.767:3.767))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RX\:BUART\:tx_state_2\\.main_4 (3.767:3.767:3.767))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RX\:BUART\:txn\\.main_5 (3.748:3.748:3.748))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_counter_load\\.main_0 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_load_fifo\\.main_0 (7.513:7.513:7.513))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_state_0\\.main_0 (7.513:7.513:7.513))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_state_2\\.main_0 (7.513:7.513:7.513))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_state_3\\.main_0 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_state_stop1_reg\\.main_0 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:rx_status_3\\.main_0 (5.097:5.097:5.097))
    (INTERCONNECT \\UART_RX\:BUART\:tx_ctrl_mark_last\\.q \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.937:6.937:6.937))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RX\:BUART\:sTX\:TxSts\\.status_1 (4.564:4.564:4.564))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RX\:BUART\:tx_state_0\\.main_3 (3.527:3.527:3.527))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RX\:BUART\:tx_status_0\\.main_3 (4.497:4.497:4.497))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RX\:BUART\:sTX\:TxSts\\.status_3 (4.243:4.243:4.243))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RX\:BUART\:tx_status_2\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_RX\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:counter_load_not\\.main_1 (3.825:3.825:3.825))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:tx_bitclk\\.main_1 (3.825:3.825:3.825))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:tx_state_0\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:tx_state_1\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:tx_state_2\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:tx_status_0\\.main_1 (3.825:3.825:3.825))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_0\\.q \\UART_RX\:BUART\:txn\\.main_2 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:counter_load_not\\.main_0 (4.013:4.013:4.013))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:tx_bitclk\\.main_0 (4.013:4.013:4.013))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:tx_state_0\\.main_0 (3.087:3.087:3.087))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:tx_state_1\\.main_0 (3.087:3.087:3.087))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:tx_state_2\\.main_0 (3.087:3.087:3.087))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:tx_status_0\\.main_0 (4.013:4.013:4.013))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_1\\.q \\UART_RX\:BUART\:txn\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:counter_load_not\\.main_3 (3.533:3.533:3.533))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:tx_bitclk\\.main_3 (3.533:3.533:3.533))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:tx_state_0\\.main_4 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:tx_state_1\\.main_3 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:tx_state_2\\.main_3 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:tx_status_0\\.main_4 (3.533:3.533:3.533))
    (INTERCONNECT \\UART_RX\:BUART\:tx_state_2\\.q \\UART_RX\:BUART\:txn\\.main_4 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_RX\:BUART\:tx_status_0\\.q \\UART_RX\:BUART\:sTX\:TxSts\\.status_0 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_RX\:BUART\:tx_status_2\\.q \\UART_RX\:BUART\:sTX\:TxSts\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_RX\:BUART\:txn\\.q Net_22.main_0 (6.585:6.585:6.585))
    (INTERCONNECT \\UART_RX\:BUART\:txn\\.q \\UART_RX\:BUART\:txn\\.main_0 (3.271:3.271:3.271))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_RX\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_TX\:BUART\:counter_load_not\\.q \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:rx_load_fifo\\.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:rx_state_0\\.main_2 (3.239:3.239:3.239))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:rx_state_2\\.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:rx_state_3\\.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:rx_status_3\\.main_2 (3.239:3.239:3.239))
    (INTERCONNECT \\UART_TX\:BUART\:rx_bitclk_enable\\.q \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.154:4.154:4.154))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_TX\:BUART\:rx_bitclk_enable\\.main_2 (2.895:2.895:2.895))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (3.815:3.815:3.815))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (3.815:3.815:3.815))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_TX\:BUART\:rx_bitclk_enable\\.main_1 (4.379:4.379:4.379))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (3.805:3.805:3.805))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (3.805:3.805:3.805))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_TX\:BUART\:rx_bitclk_enable\\.main_0 (4.366:4.366:4.366))
    (INTERCONNECT \\UART_TX\:BUART\:rx_counter_load\\.q \\UART_TX\:BUART\:sRX\:RxBitCounter\\.load (2.315:2.315:2.315))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_TX\:BUART\:rx_status_4\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_TX\:BUART\:rx_status_5\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_TX\:BUART\:rx_last\\.q \\UART_TX\:BUART\:rx_state_2\\.main_6 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_TX\:BUART\:rx_load_fifo\\.q \\UART_TX\:BUART\:rx_status_4\\.main_0 (3.847:3.847:3.847))
    (INTERCONNECT \\UART_TX\:BUART\:rx_load_fifo\\.q \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.393:4.393:4.393))
    (INTERCONNECT \\UART_TX\:BUART\:rx_postpoll\\.q \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.294:2.294:2.294))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_counter_load\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_load_fifo\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_state_0\\.main_1 (5.107:5.107:5.107))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_state_2\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_state_3\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_state_stop1_reg\\.main_1 (5.107:5.107:5.107))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:rx_status_3\\.main_1 (5.107:5.107:5.107))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_0\\.q \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.019:4.019:4.019))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_counter_load\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_load_fifo\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_state_0\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_state_2\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_state_3\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_state_stop1_reg\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_2\\.q \\UART_TX\:BUART\:rx_status_3\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_counter_load\\.main_2 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_load_fifo\\.main_3 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_state_0\\.main_3 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_state_2\\.main_3 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_state_3\\.main_3 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_state_stop1_reg\\.main_2 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_3\\.q \\UART_TX\:BUART\:rx_status_3\\.main_3 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_TX\:BUART\:rx_state_stop1_reg\\.q \\UART_TX\:BUART\:rx_status_5\\.main_1 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_TX\:BUART\:rx_status_3\\.q \\UART_TX\:BUART\:sRX\:RxSts\\.status_3 (2.896:2.896:2.896))
    (INTERCONNECT \\UART_TX\:BUART\:rx_status_4\\.q \\UART_TX\:BUART\:sRX\:RxSts\\.status_4 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_TX\:BUART\:rx_status_5\\.q \\UART_TX\:BUART\:sRX\:RxSts\\.status_5 (2.333:2.333:2.333))
    (INTERCONNECT \\UART_TX\:BUART\:tx_bitclk\\.q \\UART_TX\:BUART\:tx_state_0\\.main_5 (8.035:8.035:8.035))
    (INTERCONNECT \\UART_TX\:BUART\:tx_bitclk\\.q \\UART_TX\:BUART\:tx_state_1\\.main_5 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_TX\:BUART\:tx_bitclk\\.q \\UART_TX\:BUART\:tx_state_2\\.main_5 (8.035:8.035:8.035))
    (INTERCONNECT \\UART_TX\:BUART\:tx_bitclk\\.q \\UART_TX\:BUART\:txn\\.main_6 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:counter_load_not\\.main_2 (3.870:3.870:3.870))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.552:4.552:4.552))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:tx_bitclk\\.main_2 (3.870:3.870:3.870))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:tx_state_0\\.main_2 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:tx_state_1\\.main_2 (4.479:4.479:4.479))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:tx_state_2\\.main_2 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_TX\:BUART\:tx_status_0\\.main_2 (6.827:6.827:6.827))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_TX\:BUART\:tx_state_1\\.main_4 (2.916:2.916:2.916))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_TX\:BUART\:tx_state_2\\.main_4 (5.138:5.138:5.138))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_TX\:BUART\:txn\\.main_5 (2.916:2.916:2.916))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_counter_load\\.main_0 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_load_fifo\\.main_0 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_state_0\\.main_0 (6.021:6.021:6.021))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_state_2\\.main_0 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_state_3\\.main_0 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_state_stop1_reg\\.main_0 (6.021:6.021:6.021))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:rx_status_3\\.main_0 (6.021:6.021:6.021))
    (INTERCONNECT \\UART_TX\:BUART\:tx_ctrl_mark_last\\.q \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.532:5.532:5.532))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_TX\:BUART\:sTX\:TxSts\\.status_1 (5.863:5.863:5.863))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_TX\:BUART\:tx_state_0\\.main_3 (7.090:7.090:7.090))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_TX\:BUART\:tx_status_0\\.main_3 (7.080:7.080:7.080))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_TX\:BUART\:sTX\:TxSts\\.status_3 (4.376:4.376:4.376))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_TX\:BUART\:tx_status_2\\.main_0 (3.781:3.781:3.781))
    (INTERCONNECT \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_TX\:BUART\:txn\\.main_3 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:counter_load_not\\.main_1 (8.034:8.034:8.034))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (8.537:8.537:8.537))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:tx_bitclk\\.main_1 (8.034:8.034:8.034))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:tx_state_0\\.main_1 (2.969:2.969:2.969))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:tx_state_1\\.main_1 (9.420:9.420:9.420))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:tx_state_2\\.main_1 (2.969:2.969:2.969))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:tx_status_0\\.main_1 (2.971:2.971:2.971))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_0\\.q \\UART_TX\:BUART\:txn\\.main_2 (9.420:9.420:9.420))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:counter_load_not\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:tx_bitclk\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:tx_state_0\\.main_0 (8.101:8.101:8.101))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:tx_state_1\\.main_0 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:tx_state_2\\.main_0 (8.101:8.101:8.101))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:tx_status_0\\.main_0 (7.576:7.576:7.576))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_1\\.q \\UART_TX\:BUART\:txn\\.main_1 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:counter_load_not\\.main_3 (6.737:6.737:6.737))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:tx_bitclk\\.main_3 (6.737:6.737:6.737))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:tx_state_0\\.main_4 (2.679:2.679:2.679))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:tx_state_1\\.main_3 (6.745:6.745:6.745))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:tx_state_2\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:tx_status_0\\.main_4 (2.674:2.674:2.674))
    (INTERCONNECT \\UART_TX\:BUART\:tx_state_2\\.q \\UART_TX\:BUART\:txn\\.main_4 (6.745:6.745:6.745))
    (INTERCONNECT \\UART_TX\:BUART\:tx_status_0\\.q \\UART_TX\:BUART\:sTX\:TxSts\\.status_0 (7.342:7.342:7.342))
    (INTERCONNECT \\UART_TX\:BUART\:tx_status_2\\.q \\UART_TX\:BUART\:sTX\:TxSts\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_TX\:BUART\:txn\\.q Net_41.main_0 (2.597:2.597:2.597))
    (INTERCONNECT \\UART_TX\:BUART\:txn\\.q \\UART_TX\:BUART\:txn\\.main_0 (2.599:2.599:2.599))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_TX\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_MOTOR_SPEED\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\BUZZER\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_TACHO\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_TACHO\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_UART_TX\(0\)_PAD Rx_UART_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_TX\(0\).pad_out TX_UART_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_TX\(0\)_PAD TX_UART_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_UART_RX\(0\)_PAD RX_UART_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_RX\(0\).pad_out TX_UART_RX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_UART_RX\(0\)_PAD TX_UART_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_DISPLAY\(0\).pad_out SCL_DISPLAY\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_DISPLAY\(0\)_PAD SCL_DISPLAY\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_DISPLAY\(0\).pad_out SDA_DISPLAY\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_DISPLAY\(0\)_PAD SDA_DISPLAY\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPEED\(0\).pad_out SPEED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SPEED\(0\)_PAD SPEED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIRECTION\(0\)_PAD DIRECTION\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TACHO_SENSOR\(0\)_PAD TACHO_SENSOR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_TACHO\(0\).pad_out LED_TACHO\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_TACHO\(0\)_PAD LED_TACHO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
