// Seed: 1908555318
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  assign id_2 = id_2;
  always begin : LABEL_0
    id_2 = 1;
    #id_3 id_2 <= 1'b0;
  end
  wire id_4;
  wire id_5, id_6;
  wire id_7 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  assign id_5 = 1 * (id_2);
endmodule
