# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_0/sim/SCPU_SIM_xlslice_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_1/sim/SCPU_SIM_xlslice_0_1.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_util_vector_logic_0_0/sim/SCPU_SIM_util_vector_logic_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_0/sim/SCPU_SIM_dist_mem_gen_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_1/sim/SCPU_SIM_dist_mem_gen_0_1.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ADC32.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ALU.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Control.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/EX_reg_MEM.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ID_reg_EX.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/IF_reg_ID.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ImmGen.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MEM_reg_WB.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX2T1_32.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX4T1_32.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/PC_CTRL.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_EX.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_IF.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_MEM.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_WB.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Regs.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_CPU.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_Pipeline_CPU_0_0/sim/SCPU_SIM_Pipeline_CPU_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/SCPU_SIM/sim/SCPU_SIM.v" \
"../../../../SOC_NEW.srcs/sources_1/imports/hdl/SCPU_SIM_wrapper.v" \
"../../../../SOC_NEW.srcs/sim_1/new/SCPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
