Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 21:08:36 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_2_control_sets_placed.rpt
| Design       : lab7_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           21 |
| No           | No                    | Yes                    |              62 |           21 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             619 |          185 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                            Enable Signal                            |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_div/out_BUFG[0]                           |                                                                     | rst_IBUF                      |                2 |              2 |         1.00 |
|  vga_inst/E[0]                                 |                                                                     |                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                1 |              4 |         4.00 |
|  mem_addr_gen_inst/rotate_times_reg[4]_i_2_n_0 |                                                                     |                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/E[0]                                       | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_7[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_10[0]                        | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_1[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_8[0]                         | rst_IBUF                      |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_0[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_4[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_2[0]                         | rst_IBUF                      |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_3[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_6[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_5[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key_valid_reg_9[0]                         | rst_IBUF                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                 |                                                                     |                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                3 |              8 |         2.67 |
|  clk_div/out_BUFG[0]                           |                                                                     | vga_inst/pixel_cnt[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_div/out_BUFG[0]                           | vga_inst/line_cnt                                                   | vga_inst/line_cnt[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  clk_div/out_BUFG[0]                           |                                                                     |                               |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/key                                        | rst_IBUF                      |                8 |             16 |         2.00 |
|  mem_addr_gen_inst/pixel_addr_reg[16]_i_2_n_0  |                                                                     |                               |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG                                 |                                                                     | rst_IBUF                      |               21 |             62 |         2.95 |
|  clk_IBUF_BUFG                                 | mem_addr_gen_inst/key_de/op/E[0]                                    | rst_IBUF                      |              142 |            512 |         3.61 |
+------------------------------------------------+---------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


