{
    "line_num": [
        [
            336,
            336
        ],
        [
            88,
            334
        ],
        [
            86,
            86
        ],
        [
            67,
            83
        ]
    ],
    "blocks": [
        "endmodule",
        "initial begin\n  $timeformat(-9,2,\"ns\", 16);\n`ifdef SDFSCAN\n  $sdf_annotate(\"sdf/FMULT_tsmc18_scan.sdf\", test.top);\n`endif\n\n  clk         = 1'b0;\n  reset       = 1'b0;\n  scan_in0    = 1'b0;\n  scan_in1    = 1'b0;\n  scan_in2    = 1'b0;\n  scan_in3    = 1'b0;\n  scan_in4    = 1'b0;\n  scan_enable = 1'b0;\n  test_mode   = 1'b0;\n\n  \n  for (model=0; model<2; model=model+1) begin\n    for (rate=0; rate<4; rate=rate+1) begin\n      for (operation=0; operation<3; operation = operation+1) begin\n        if(!(model==0 && operation==2)) begin \n          for (type=0; type<2; type=type+1) begin\n            for (law=0; law<2; law=law+1) begin\n              $display(\"%s %s %s %s %s law\", models[model], rates[rate], operations[operation], types[type], laws[law]);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"vectorSize.t\"}, vectorSizes);\n              \tloop = vectorSizes[0];\n\t\t\tfor (in_select=0; in_select<8; in_select=in_select+1) begin\n\t\t\t\tcase (in_select)\n\t\t\t\t\n\t\t\t\t\t4'b0000:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"a1.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"sr1.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wa1.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0001:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"a2.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"sr2.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wa2.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0010:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b1.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq1.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb1.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0011:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b2.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq2.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb2.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0100:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b3.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq3.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb3.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0101:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b4.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq4.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb4.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0110:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b5.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq5.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb5.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4'b0111:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b6.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq6.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb6.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\tendcase\n\t\t\t\t@(posedge clk);\n\t\t\t\tfor (j=0; j<loop; j=j+1) begin \n\t\t\t\t\tAnBn = AnBns[j];\n\t\t\t\t\tSRnDQn = SRnDQns[j];\n\t\t\t\t\t@(posedge clk);\n\t\t\t\t\t`ifdef VERBOSE\n\t\t\t\t\t\t$display(\"AnBn = %h\", AnBn);\n\t\t\t\t\t\t$display(\"SRnDQn = %h\", SRnDQn);\n\t\t\t\t\t\t$display(\"WAWBn = %h\", WAnWBn);\n\t\t\t\t\t`endif\n\t\t\t\t\tif (WAnWBn !== WAnWBns[j]) begin\n\t\t\t\t\t\n\t\t\t\t\t$display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, AnBn = %h, SRnDQn = %h. WAnWBn = %h instead of %h\",\n                    \t\t\t\t$time, j, models[model], rates[rate], laws[law], types[type], operations[operation], AnBn, SRnDQn, WAnWBn, WAnWBns[j]); \n\t\t\t\t\t`ifdef ERRORSTOP\n                  \t\t\t$stop;\n\t\t\t\t\t`endif\n                \t\t\tend \n              \t\tend \n\t\t\tend \n            end \n          end \n        end \n      end \n    end \n  end \n\n  \n  for (model=0; model<2; model=model+1) begin\n    for (rate=0; rate<4; rate=rate+1) begin\n      for (operation=0; operation<2; operation = operation+1) begin\n        for (type=0; type<2; type=type+1) begin\n          if(!(model==0 && type==1)) begin \n            for (law=2; law<4; law=law+1) begin\n              $display(\"%s %s %s %s %s law\", models[model], rates[rate], operations[operation], types[type], laws[law]);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"vectorSize.t\"}, vectorSizes);\n              loop = vectorSizes[0];\n\t\t\tfor (in_select=0; in_select<8; in_select=in_select+1) begin\n\t\t\t\tcase (in_select)\n\t\t\t\t\n\t\t\t\t\t0:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"a1.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"sr1.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wa1.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t1:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"a2.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"sr2.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wa2.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t2:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b1.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq1.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb1.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t3:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b2.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq2.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb2.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t4:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b3.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq3.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb3.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t5:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b4.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq4.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb4.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t6:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b5.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq5.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb5.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\t\t7:\n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"b6.t\"}, AnBns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"dq6.t\"}, SRnDQns);\n\t\t\t\t\t\t  $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n\t\t\t\t\t\t    operations[operation],\"/\",rates[rate],\"/\",\"wb6.t\"}, WAnWBns);\n\t\t\t\t\t\tend\n\t\t\t\tendcase\n\t\t\t\t@(posedge clk);\n\t\t\t\tfor (j=0; j<loop; j=j+1) begin \n\t\t\t\t\tAnBn = AnBns[j];\n\t\t\t\t\tSRnDQn = SRnDQns[j];\n\t\t\t\t\t@(posedge clk);\n\t\t\t\t\t`ifdef VERBOSE\n\t\t\t\t\t\t$display(\"AnBn = %h\", AnBn);\n\t\t\t\t\t\t$display(\"SRnDQn = %h\", SRnDQn);\n\t\t\t\t\t\t$display(\"WAWBn = %h\", WAnWBn);\n\t\t\t\t\t`endif\n\t\t\t\t\tif (WAnWBn !== WAnWBns[j]) begin\n\t\t\t\t\t\n\t\t\t\t\t$display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, AnBn = %h, SRnDQn = %h. WAnWBn = %h instead of %h\",\n                    \t\t\t\t$time, j, models[model], rates[rate], laws[law], types[type], operations[operation], AnBn, SRnDQn, WAnWBn, WAnWBns[j]); \n\t\t\t\t\t`ifdef ERRORSTOP\n                  \t\t\t$stop;\n\t\t\t\t\t`endif\n                \t\t\tend \n              \t\tend \n\t\t\tend \n            end \n          end \n        end \n      end \n    end \n  end \n\n  #10 $display(\"%t TEST COMPLETE\", $time);\n  $finish;\nend ",
        "always #(`CLK_PERIOD/2) clk = ~clk;",
        "initial begin\n  rates[0]      = \"40\";\n  rates[1]      = \"32\";\n  rates[2]      = \"24\";\n  rates[3]      = \"16\";\n  laws[0]       = \"AA\";\n  laws[1]       = \"MM\";  \n  laws[2]       = \"AM\";\n  laws[3]       = \"MA\";\n  operations[0] = \"nrm\";\n  operations[1] = \"ovr\";\n  operations[2] = \"i\";\n  types[0]      = \"reset\";\n  types[1]      = \"homing\";\n  models[0]     = \"enc\";\n  models[1]     = \"dec\";\nend"
    ]
}