// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_fifo_from_t1_iter32_to_t1_iter33 #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 5,
    parameter DEPTH      = 32
) (
    input wire                       clk,
    input wire  [(DATA_WIDTH - 1):0] if_din,
    output wire [(DATA_WIDTH - 1):0] if_dout,
    output wire                      if_empty_n,
    output wire                      if_full_n,
    input wire                       if_read,
    input wire                       if_read_ce,
    input wire                       if_write,
    input wire                       if_write_ce,
    input wire                       reset
);

wire [(DATA_WIDTH - 1):0] __rs_pipelined_if_din;
wire                      __rs_pipelined_if_full_n;
wire                      __rs_pipelined_if_write;
wire                      __rs_pipelined_reset;



fifo #(
    .ADDR_WIDTH (ADDR_WIDTH),
    .DATA_WIDTH (DATA_WIDTH),
    .DEPTH      (DEPTH)
) _ /**   from_t1_iter32_to_t1_iter33   **/ (
    .clk         (clk),
    .if_din      (__rs_pipelined_if_din),
    .if_dout     (if_dout),
    .if_empty_n  (if_empty_n),
    .if_full_n   (__rs_pipelined_if_full_n),
    .if_read     (if_read),
    .if_read_ce  ( 1'b1),
    .if_write    (__rs_pipelined_if_write),
    .if_write_ce ( 1'b1),
    .reset       (__rs_pipelined_reset)
);

(* RS_ROUTE="SLOT_X1Y2_TO_SLOT_X1Y2,SLOT_X0Y2_TO_SLOT_X0Y2" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__BODY_1_REGION ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__HEAD_REGION   ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__TAIL_REGION   ("SLOT_X0Y2_TO_SLOT_X0Y2")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (clk),
    .if_din  ({ reset }),
    .if_dout ({ __rs_pipelined_reset })
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X0Y2_TO_SLOT_X0Y2" *)
__rs_hs_pipeline_2 #(
    .BODY_LEVEL                      (2),
    .DATA_WIDTH                      (( ( ( ( DATA_WIDTH - 1 ) - ( 0 ) + 1 ) ) + 0 )),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION                 ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__HEAD_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION                   ("SLOT_X0Y2_TO_SLOT_X0Y2")
) hs_1 /**   Generated by RapidStream   **/ (
    .clk        (clk),
    .if_din     ({ if_din }),
    .if_dout    ({ __rs_pipelined_if_din }),
    .if_empty_n (__rs_pipelined_if_write),
    .if_full_n  (if_full_n),
    .if_read    (__rs_pipelined_if_full_n),
    .if_write   (if_write),
    .reset      (1'b0)
);

endmodule  // __rs_pipelined_fifo_from_t1_iter32_to_t1_iter33