--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 32 -u par_tdc.ncd
syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.060ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch(0)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch[0]/SR
  Location pin: ILOGIC_X14Y117.SR
  Clock network: general_rst
--------------------------------------------------------------------------------
Slack: 30.941ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch(0)/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch[0]/CLK0
  Location pin: ILOGIC_X14Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP         
"cmp_GN4124_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_GN4124_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_GN4124_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_GN4124.cmp_clk_in_rx_pllout_xs
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_GN4124.cmp_clk_in_rx_pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 822 paths analyzed, 347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.432ns.
--------------------------------------------------------------------------------
Slack:                  43.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5           net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.BX           net (fanout=6)        1.658   N_7514
    SLICE_X52Y19.CMUX         Taxc                  0.310   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           6.393ns (1.640ns logic, 4.753ns route)
                                                            (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  43.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      6.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5           net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.AX           net (fanout=6)        1.432   N_7514
    SLICE_X52Y19.CMUX         Taxc                  0.348   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           6.205ns (1.678ns logic, 4.527ns route)
                                                            (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  43.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y23.AQ           Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                            cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6           net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.BX           net (fanout=6)        1.658   N_7514
    SLICE_X52Y19.CMUX         Taxc                  0.310   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.978ns (1.679ns logic, 4.299ns route)
                                                            (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  44.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5           net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX           net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT         Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.959ns (1.684ns logic, 4.275ns route)
                                                            (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  44.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.909ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5           net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX           net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT         Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.909ns (1.790ns logic, 4.119ns route)
                                                            (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  44.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.AX          net (fanout=6)        1.432   N_7514
    SLICE_X52Y19.BMUX        Taxb                  0.255   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.847ns (1.531ns logic, 4.316ns route)
                                                           (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  44.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y23.AQ           Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                            cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6           net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.AX           net (fanout=6)        1.432   N_7514
    SLICE_X52Y19.CMUX         Taxc                  0.348   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.790ns (1.717ns logic, 4.073ns route)
                                                            (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  44.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT        Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.BMUX        Tcinb                 0.292   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.725ns (1.661ns logic, 4.064ns route)
                                                           (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  44.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.DMUX        Tcxd                  0.288   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.B5          net (fanout=1)        0.380   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X53Y19.B           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X3Y14.ADDRAWRADDR7 net (fanout=1)        1.082   N_2386
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.706ns (1.564ns logic, 4.142ns route)
                                                           (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  44.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT        Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.BMUX        Tcinb                 0.292   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.675ns (1.767ns logic, 3.908ns route)
                                                           (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  44.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.BMUX        Taxb                  0.255   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y28.A3          net (fanout=1)        0.949   N_72_0_i
    SLICE_X53Y28.A           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o6
    RAMB8_X3Y14.ADDRAWRADDR5 net (fanout=1)        0.649   N_72_0
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.653ns (1.531ns logic, 4.122ns route)
                                                           (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  44.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.sclk_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.418ns (0.901 - 0.483)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.rst_in_synch[1] to cmp_tdc_clks_rsts_mgment.sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    SLICE_X39Y25.B1      net (fanout=37)       2.858   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
    SLICE_X39Y25.B       Tilo                  0.259   cmp_tdc_clks_rsts_mgment.dac_bit_index(4)
                                                       cmp_tdc_clks_rsts_mgment.dac_bit_index_RNIMG4Q_o6[0]
    OLOGIC_X17Y3.D1      net (fanout=2)        1.752   cmp_tdc_clks_rsts_mgment.pll_sdi_o_2_sqmuxa
    OLOGIC_X17Y3.CLK0    Todck                 0.803   cmp_tdc_clks_rsts_mgment.sclk_oreg
                                                       cmp_tdc_clks_rsts_mgment.sclk_oreg
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.453ns logic, 4.610ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  44.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.DMUX        Taxd                  0.377   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.B5          net (fanout=1)        0.380   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X53Y19.B           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X3Y14.ADDRAWRADDR7 net (fanout=1)        1.082   N_2386
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.639ns (1.653ns logic, 3.986ns route)
                                                           (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  44.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.CMUX        Taxc                  0.348   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.A6          net (fanout=1)        0.307   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(4)
    SLICE_X53Y19.A           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_2_RNIB1092
    RAMB8_X3Y14.ADDRAWRADDR6 net (fanout=1)        1.116   N_2387
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.571ns (1.624ns logic, 3.947ns route)
                                                           (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  44.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT        Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.AMUX        Tcina                 0.202   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.C5          net (fanout=1)        0.192   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X53Y19.C           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X3Y14.ADDRAWRADDR8 net (fanout=1)        1.118   N_2385
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.564ns (1.571ns logic, 3.993ns route)
                                                           (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  44.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y23.AQ           Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                            cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6           net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX           net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT         Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.544ns (1.723ns logic, 3.821ns route)
                                                            (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  44.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X50Y24.DQ          Tcko                  0.408   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5          net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT        Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.AMUX        Tcina                 0.202   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.C5          net (fanout=1)        0.192   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X53Y19.C           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X3Y14.ADDRAWRADDR8 net (fanout=1)        1.118   N_2385
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.514ns (1.677ns logic, 3.837ns route)
                                                           (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  44.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y23.AQ           Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                            cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6           net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX           net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT         Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.494ns (1.829ns logic, 3.665ns route)
                                                            (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  44.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_status_synch[0] (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (0.909 - 0.483)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.rst_in_synch[1] to cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    ILOGIC_X24Y0.SR      net (fanout=37)       4.757   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   cmp_tdc_clks_rsts_mgment.pll_status_synch(0)
                                                       cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.125ns logic, 4.757ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  44.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y19.AX          net (fanout=6)        1.432   N_7514
    SLICE_X52Y19.BMUX        Taxb                  0.255   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.432ns (1.570ns logic, 3.862ns route)
                                                           (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  44.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT        Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.BMUX        Tcinb                 0.292   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.310ns (1.700ns logic, 3.610ns route)
                                                           (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  44.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.DMUX        Tcxd                  0.288   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.B5          net (fanout=1)        0.380   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X53Y19.B           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X3Y14.ADDRAWRADDR7 net (fanout=1)        1.082   N_2386
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.291ns (1.603ns logic, 3.688ns route)
                                                           (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  44.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT        Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.BMUX        Tcinb                 0.292   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.D4          net (fanout=1)        0.430   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X53Y19.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X3Y14.ADDRAWRADDR9 net (fanout=1)        0.951   N_2384
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.260ns (1.806ns logic, 3.454ns route)
                                                           (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  44.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.BMUX        Taxb                  0.255   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y28.A3          net (fanout=1)        0.949   N_72_0_i
    SLICE_X53Y28.A           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o6
    RAMB8_X3Y14.ADDRAWRADDR5 net (fanout=1)        0.649   N_72_0
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.238ns (1.570ns logic, 3.668ns route)
                                                           (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  44.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.DMUX        Taxd                  0.377   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.B5          net (fanout=1)        0.380   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X53Y19.B           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X3Y14.ADDRAWRADDR7 net (fanout=1)        1.082   N_2386
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.224ns (1.692ns logic, 3.532ns route)
                                                           (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  44.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X53Y18.B5           net (fanout=33)       1.503   pll_sclk_o_c
    SLICE_X53Y18.B            Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                            cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.DX           net (fanout=6)        0.414   N_7514
    SLICE_X52Y18.COUT         Tdxcy                 0.087   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.190ns (1.678ns logic, 3.512ns route)
                                                            (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  44.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X50Y24.DQ           Tcko                  0.408   pll_sclk_o_c
                                                            cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X52Y18.B1           net (fanout=33)       1.864   pll_sclk_o_c
    SLICE_X52Y18.COUT         Topcyb                0.380   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_axb_1
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN          net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.CMUX         Tcinc                 0.261   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y28.A2           net (fanout=1)        1.079   N_73_0_i
    SLICE_X53Y28.AMUX         Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                            cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X3Y14.ADDRAWRADDR10 net (fanout=1)        0.513   N_73_0
    RAMB8_X3Y14.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                            cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ------------------------------------------------------  ---------------------------
    Total                                           5.171ns (1.712ns logic, 3.459ns route)
                                                            (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  44.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.CMUX        Taxc                  0.348   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X53Y19.A6          net (fanout=1)        0.307   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(4)
    SLICE_X53Y19.A           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_2_RNIB1092
    RAMB8_X3Y14.ADDRAWRADDR6 net (fanout=1)        1.116   N_2387
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.156ns (1.663ns logic, 3.493ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  44.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.CX          net (fanout=6)        1.177   N_7514
    SLICE_X52Y18.COUT        Tcxcy                 0.093   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.AMUX        Tcina                 0.202   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.C5          net (fanout=1)        0.192   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X53Y19.C           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X3Y14.ADDRAWRADDR8 net (fanout=1)        1.118   N_2385
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.149ns (1.610ns logic, 3.539ns route)
                                                           (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  44.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[1] (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.450 - 0.483)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.rst_in_synch[1] to cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    SLICE_X32Y41.SR      net (fanout=37)       4.225   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
    SLICE_X32Y41.CLK     Tsrck                 0.455   cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)
                                                       cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[1]
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (0.846ns logic, 4.225ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  44.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X48Y23.AQ          Tcko                  0.447   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X53Y18.B6          net (fanout=14)       1.049   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X53Y18.B           Tilo                  0.259   cmp_GN4124.cmp_l2p_dma_master.data_fifo_empty
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X52Y18.AX          net (fanout=6)        1.021   N_7514
    SLICE_X52Y18.COUT        Taxcy                 0.199   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X52Y19.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X52Y19.AMUX        Tcina                 0.202   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X53Y19.C5          net (fanout=1)        0.192   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X53Y19.C           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X3Y14.ADDRAWRADDR8 net (fanout=1)        1.118   N_2385
    RAMB8_X3Y14.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.099ns (1.716ns logic, 3.383ns route)
                                                           (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  44.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.dac_word[3] (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.450 - 0.483)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.rst_in_synch[1] to cmp_tdc_clks_rsts_mgment.dac_word[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    SLICE_X33Y41.SR      net (fanout=37)       4.225   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
    SLICE_X33Y41.CLK     Tsrck                 0.446   cmp_tdc_clks_rsts_mgment.dac_word(3)
                                                       cmp_tdc_clks_rsts_mgment.dac_word[3]
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.837ns logic, 4.225ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X3Y14.CLKAWRCLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: svec_clk_ibuf_cb/I0
  Logical resource: svec_clk_ibuf_cb/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf_c
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_dac_sync_o_c/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X17Y2.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_clks_rsts_mgment.sclk_oreg/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.sclk_oreg/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_cs_o_c/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_cs_n_o/CK0
  Location pin: OLOGIC_X19Y1.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch(0)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[0]/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch(0)/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[0]/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5/CK
  Location pin: SLICE_X32Y39.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[0]/CK
  Location pin: SLICE_X32Y41.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[1]/CK
  Location pin: SLICE_X32Y41.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[2]/CK
  Location pin: SLICE_X32Y41.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.rst/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.rst/CK
  Location pin: SLICE_X42Y27.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.sclk/CK
  Location pin: SLICE_X50Y24.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment_pll_status_o/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[1]/CK
  Location pin: SLICE_X54Y6.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: m25_e_2/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[0]/CK
  Location pin: SLICE_X54Y19.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: m25_e_2/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[0]/SR
  Location pin: SLICE_X54Y19.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4]/SR
  Location pin: SLICE_X54Y28.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]/SR
  Location pin: SLICE_X54Y28.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]/SR
  Location pin: SLICE_X54Y28.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]/SR
  Location pin: SLICE_X54Y28.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15]/CK
  Location pin: SLICE_X54Y28.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_bit_index(3)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_bit_index[2]/SR
  Location pin: SLICE_X38Y25.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: m81_e_0/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index[1]/SR
  Location pin: SLICE_X48Y24.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(1)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[1]/CK
  Location pin: SLICE_X52Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(6)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[6]/CK
  Location pin: SLICE_X52Y19.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 584171 paths analyzed, 16176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.966ns.
--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[2] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    SLICE_X33Y71.A4      net (fanout=205)      1.354   cmp_sdb_crossbar.crossbar.matrix_old(2)
    SLICE_X33Y71.A       Tilo                  0.259   cnx_master_out_3.adr(6)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_o6
    SLICE_X33Y61.A4      net (fanout=4)        1.922   cnx_master_out_3.adr(6)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.340   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (1.564ns logic, 6.333ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.554 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X37Y78.C4      net (fanout=82)       0.998   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.340   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (1.249ns logic, 6.629ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[2] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    SLICE_X33Y71.A4      net (fanout=205)      1.354   cmp_sdb_crossbar.crossbar.matrix_old(2)
    SLICE_X33Y71.A       Tilo                  0.259   cnx_master_out_3.adr(6)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_o6
    SLICE_X33Y61.A4      net (fanout=4)        1.922   cnx_master_out_3.adr(6)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.881ns (1.548ns logic, 6.333ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_dat_o_t[1] (FF)
  Destination:          cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 2)
  Clock Path Skew:      0.402ns (0.906 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_dat_o_t[1] to cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y74.BQ      Tcko                  0.391   cnx_slave_in_0.dat(1)
                                                       cmp_GN4124.cmp_wbmaster32.wb_dat_o_t[1]
    SLICE_X11Y100.A1     net (fanout=28)       4.708   cnx_slave_in_0.dat(1)
    SLICE_X11Y100.AMUX   Tilo                  0.313   cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n(0)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.0.slave_logic.slave_matrix_or.result_2_lut6_2_o5[0]
    OLOGIC_X1Y117.T1     net (fanout=1)        2.387   cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_4_i
    OLOGIC_X1Y117.CLK0   Totck                 0.516   cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i
                                                       ProtoComp12.T1USED.1
                                                       cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (1.220ns logic, 7.095ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.one_hz_phase[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.552 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.one_hz_phase[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X36Y79.A2      net (fanout=82)       1.543   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X36Y79.A       Tilo                  0.205   cmp_tdc_mezz.N_70_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old_RNIOTOO_o6[6]
    SLICE_X33Y34.CX      net (fanout=18)       5.604   cmp_tdc_mezz.N_62_i
    SLICE_X33Y34.CLK     Tdick                 0.063   cmp_tdc_mezz.cmp_tdc_core.pulse_delay(15)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.one_hz_phase[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (0.715ns logic, 7.147ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.554 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X37Y78.C4      net (fanout=82)       0.998   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (1.233ns logic, 6.629ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[2] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    SLICE_X33Y71.A4      net (fanout=205)      1.354   cmp_sdb_crossbar.crossbar.matrix_old(2)
    SLICE_X33Y71.A       Tilo                  0.259   cnx_master_out_3.adr(6)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_o6
    SLICE_X33Y61.A4      net (fanout=4)        1.922   cnx_master_out_3.adr(6)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.316   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.873ns (1.540ns logic, 6.333ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.572 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X35Y78.B5      net (fanout=82)       1.336   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X35Y78.B       Tilo                  0.259   cmp_tdc_mezz.cnx_master_out_1.adr(9)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_23_lut6_2_o6[9]
    SLICE_X33Y61.A2      net (fanout=2)        1.915   cmp_tdc_mezz.cnx_master_out_1.adr(9)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.340   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.564ns logic, 6.308ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.554 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X37Y78.C4      net (fanout=82)       0.998   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.316   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[27]
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (1.225ns logic, 6.629ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[3] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.486 - 0.526)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AMUX    Tshcko                0.461   cmp_tdc_mezz.cnx_master_out_1.dat(29)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[5]
    SLICE_X20Y48.D5      net (fanout=41)       1.800   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0(5)
    SLICE_X20Y48.DMUX    Tilo                  0.251   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out_sn_N_72
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0_RNIT9U6_o5[6]
    SLICE_X14Y43.B1      net (fanout=1)        1.321   cmp_tdc_mezz.cmp_tdc_core.N_3429
    SLICE_X14Y43.B       Tilo                  0.203   cmp_tdc_mezz.cnx_master_in_1.dat(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0_RNIS52B_o6[2]
    SLICE_X32Y61.A2      net (fanout=30)       3.159   cmp_tdc_mezz.cmp_tdc_core.N_1559
    SLICE_X32Y61.A       Tilo                  0.205   cmp_tdc_mezz.cnx_master_in_1.dat(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out_27[3]
    SLICE_X32Y61.B6      net (fanout=1)        0.118   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out_27[3]/O
    SLICE_X32Y61.CLK     Tas                   0.341   cmp_tdc_mezz.cnx_master_in_1.dat(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out[3]
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (1.461ns logic, 6.398ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_config_rdbk_6cst[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_config_rdbk_6cst[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AMUX    Tshcko                0.488   cmp_tdc_mezz.cmp_tdc_core.N_3298
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5]
    SLICE_X29Y26.D3      net (fanout=8)        1.018   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(5)
    SLICE_X29Y26.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y51.A4      net (fanout=10)       2.032   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y51.A       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.acam_config_1(11)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o24_1
    SLICE_X20Y38.B3      net (fanout=10)       1.596   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o24_1
    SLICE_X20Y38.B       Tilo                  0.205   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.un1_acam_config_rdbk_04_5_i
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o24_1_RNIL14K2_o6
    SLICE_X5Y38.CE       net (fanout=14)       1.765   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.un1_acam_config_rdbk_04_5_i
    SLICE_X5Y38.CLK      Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_6(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_config_rdbk_6cst[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (1.479ns logic, 6.411ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26]
    SLICE_X35Y6.D3       net (fanout=3)        0.499   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(26)
    SLICE_X35Y6.DMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(123)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_lut6_2_o5
    SLICE_X33Y7.A5       net (fanout=1)        0.399   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X29Y11.A5      net (fanout=86)       1.136   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X29Y11.AMUX    Tilo                  0.313   N_7263
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over_lut6_2_o5[22]
    SLICE_X29Y10.C1      net (fanout=2)        0.588   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over(21)
    SLICE_X29Y10.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_8_2
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B5      net (fanout=91)       1.053   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.A1      net (fanout=18)       1.020   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(24)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (2.431ns logic, 5.453ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30]
    SLICE_X35Y7.B1       net (fanout=3)        0.596   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(30)
    SLICE_X35Y7.BMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_3_lut6_2_o5
    SLICE_X33Y7.A6       net (fanout=1)        0.304   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X29Y11.A5      net (fanout=86)       1.136   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X29Y11.AMUX    Tilo                  0.313   N_7263
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over_lut6_2_o5[22]
    SLICE_X29Y10.C1      net (fanout=2)        0.588   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over(21)
    SLICE_X29Y10.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_8_2
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B5      net (fanout=91)       1.053   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.A1      net (fanout=18)       1.020   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(24)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (2.431ns logic, 5.455ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.572 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X35Y78.B5      net (fanout=82)       1.336   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X35Y78.B       Tilo                  0.259   cmp_tdc_mezz.cnx_master_out_1.adr(9)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_23_lut6_2_o6[9]
    SLICE_X33Y61.A2      net (fanout=2)        1.915   cmp_tdc_mezz.cnx_master_out_1.adr(9)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (1.548ns logic, 6.308ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[2] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    SLICE_X33Y71.A4      net (fanout=205)      1.354   cmp_sdb_crossbar.crossbar.matrix_old(2)
    SLICE_X33Y71.A       Tilo                  0.259   cnx_master_out_3.adr(6)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_o6
    SLICE_X33Y61.A4      net (fanout=4)        1.922   cnx_master_out_3.adr(6)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.295   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20]
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (1.519ns logic, 6.333ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[24] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.554 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X37Y78.C4      net (fanout=82)       0.998   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.295   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (1.204ns logic, 6.629ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.572 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X35Y78.B5      net (fanout=82)       1.336   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X35Y78.B       Tilo                  0.259   cmp_tdc_mezz.cnx_master_out_1.adr(9)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_23_lut6_2_o6[9]
    SLICE_X33Y61.A2      net (fanout=2)        1.915   cmp_tdc_mezz.cnx_master_out_1.adr(9)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.316   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (1.540ns logic, 6.308ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.885ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.588 - 0.580)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.CQ      Tcko                  0.391   cnx_slave_in_0.we
                                                       cmp_GN4124.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X33Y53.A4      net (fanout=115)      2.832   gn_wb_adr(0)
    SLICE_X33Y53.AMUX    Tilo                  0.313   cmp_tdc_mezz.cnx_master_out_4.dat(3)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old_RNI803U_o5[2]
    SLICE_X34Y62.D2      net (fanout=14)       2.003   cmp_tdc_mezz.cnx_master_out_1.adr(2)
    SLICE_X34Y62.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_2303
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_9
    SLICE_X27Y55.CE      net (fanout=10)       1.803   cmp_tdc_mezz.cmp_tdc_core.N_2303
    SLICE_X27Y55.CLK     Tceck                 0.340   cmp_tdc_mezz.cmp_tdc_core.acam_inputs_en(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.885ns (1.247ns logic, 6.638ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.552 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X36Y79.A2      net (fanout=82)       1.543   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X36Y79.A       Tilo                  0.205   cmp_tdc_mezz.N_70_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old_RNIOTOO_o6[6]
    SLICE_X32Y34.CX      net (fanout=18)       5.495   cmp_tdc_mezz.N_62_i
    SLICE_X32Y34.CLK     Tdick                 0.136   cmp_tdc_mezz.cmp_tdc_core.starting_utc(15)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (0.788ns logic, 7.038ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_adr_t[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.830ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.554 - 0.599)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_adr_t[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.BQ      Tcko                  0.447   gn_wb_adr(7)
                                                       cmp_GN4124.cmp_wbmaster32.wb_adr_t[5]
    SLICE_X37Y78.C3      net (fanout=45)       0.950   gn_wb_adr(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.340   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (1.249ns logic, 6.581ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[3] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[28] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.480 - 0.529)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[3] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0[3]
    SLICE_X31Y35.A4      net (fanout=88)       3.033   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.reg_adr_pipe0(3)
    SLICE_X31Y35.AMUX    Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.acam_ififo2(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out_12_lut6_2_o5[25]
    SLICE_X32Y56.B1      net (fanout=4)        2.642   cmp_tdc_mezz.cmp_tdc_core.N_1715
    SLICE_X32Y56.B       Tilo                  0.205   cmp_tdc_mezz.cmp_tdc_core.acam_config_1(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o_RNO_2[28]
    SLICE_X32Y53.D3      net (fanout=1)        0.778   cmp_tdc_mezz.cmp_tdc_core.reg_control_block.dat_out_32i0(28)
    SLICE_X32Y53.CLK     Tas                   0.407   cmp_tdc_mezz.cnx_master_in_1.dat(28)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o_RNO_0[28]
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o_RNO[28]
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.tdc_config_wb_dat_o[28]
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (1.372ns logic, 6.453ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.459 - 0.507)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26]
    SLICE_X35Y6.D3       net (fanout=3)        0.499   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(26)
    SLICE_X35Y6.DMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(123)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_lut6_2_o5
    SLICE_X33Y7.A5       net (fanout=1)        0.399   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X35Y11.A6      net (fanout=86)       0.895   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X35Y11.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_13
    SLICE_X26Y11.B5      net (fanout=1)        0.916   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_N_65
    SLICE_X26Y11.COUT    Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_18
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59
    SLICE_X26Y12.CIN     net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
    SLICE_X26Y12.CMUX    Tcinc                 0.284   N_7273
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_83
    SLICE_X32Y20.A6      net (fanout=108)      1.812   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i
    SLICE_X32Y20.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(78)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.local_utc_3[14]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (2.542ns logic, 5.282ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.459 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30]
    SLICE_X35Y7.B1       net (fanout=3)        0.596   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(30)
    SLICE_X35Y7.BMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_3_lut6_2_o5
    SLICE_X33Y7.A6       net (fanout=1)        0.304   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X35Y11.A6      net (fanout=86)       0.895   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X35Y11.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_13
    SLICE_X26Y11.B5      net (fanout=1)        0.916   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_N_65
    SLICE_X26Y11.COUT    Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_18
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59
    SLICE_X26Y12.CIN     net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
    SLICE_X26Y12.CMUX    Tcinc                 0.284   N_7273
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_83
    SLICE_X32Y20.A6      net (fanout=108)      1.812   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i
    SLICE_X32Y20.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(78)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.local_utc_3[14]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (2.542ns logic, 5.284ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.869ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.588 - 0.580)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.CQ      Tcko                  0.391   cnx_slave_in_0.we
                                                       cmp_GN4124.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X33Y53.A4      net (fanout=115)      2.832   gn_wb_adr(0)
    SLICE_X33Y53.AMUX    Tilo                  0.313   cmp_tdc_mezz.cnx_master_out_4.dat(3)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old_RNI803U_o5[2]
    SLICE_X34Y62.D2      net (fanout=14)       2.003   cmp_tdc_mezz.cnx_master_out_1.adr(2)
    SLICE_X34Y62.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_2303
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_9
    SLICE_X27Y55.CE      net (fanout=10)       1.803   cmp_tdc_mezz.cmp_tdc_core.N_2303
    SLICE_X27Y55.CLK     Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.acam_inputs_en(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.869ns (1.231ns logic, 6.638ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y8.BQ       Tcko                  0.391   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(126)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1]
    SLICE_X37Y7.A3       net (fanout=7)        0.507   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(121)
    SLICE_X37Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(127)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_2
    SLICE_X37Y7.B1       net (fanout=1)        0.803   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_2
    SLICE_X37Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(127)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X33Y7.B5       net (fanout=2)        0.426   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X29Y11.A5      net (fanout=86)       1.136   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X29Y11.AMUX    Tilo                  0.313   N_7263
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over_lut6_2_o5[22]
    SLICE_X29Y10.C1      net (fanout=2)        0.588   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_current_retrig_from_roll_over(21)
    SLICE_X29Y10.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_8_2
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B5      net (fanout=91)       1.053   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.A1      net (fanout=18)       1.020   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(24)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (2.321ns logic, 5.533ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_adr_t[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.554 - 0.599)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_adr_t[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.BQ      Tcko                  0.447   gn_wb_adr(7)
                                                       cmp_GN4124.cmp_wbmaster32.wb_adr_t[5]
    SLICE_X37Y78.C3      net (fanout=45)       0.950   gn_wb_adr(5)
    SLICE_X37Y78.C       Tilo                  0.259   cmp_tdc_mezz.N_64_i
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_25_lut6_2_o6[7]
    SLICE_X30Y39.A2      net (fanout=15)       4.386   cmp_tdc_mezz.cnx_master_out_1.adr(7)
    SLICE_X30Y39.A       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.dac_word(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_11
    SLICE_X31Y33.CE      net (fanout=8)        1.245   cmp_tdc_mezz.cmp_tdc_core.N_59
    SLICE_X31Y33.CLK     Tceck                 0.324   cmp_tdc_mezz.cmp_tdc_core.starting_utc(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.starting_utc[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.233ns logic, 6.581ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.572 - 0.602)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X35Y78.B5      net (fanout=82)       1.336   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X35Y78.B       Tilo                  0.259   cmp_tdc_mezz.cnx_master_out_1.adr(9)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.slave_matrixs.1.slave_logic.slave_matrix_or.31.result_23_lut6_2_o6[9]
    SLICE_X33Y61.A2      net (fanout=2)        1.915   cmp_tdc_mezz.cnx_master_out_1.adr(9)
    SLICE_X33Y61.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_2(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_9_lut6_2_RNI0P7L2
    SLICE_X27Y53.D5      net (fanout=16)       1.649   cmp_tdc_mezz.cmp_tdc_core.N_30_0
    SLICE_X27Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_35_0
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_6
    SLICE_X29Y44.CE      net (fanout=8)        1.408   cmp_tdc_mezz.cmp_tdc_core.N_35_0
    SLICE_X29Y44.CLK     Tceck                 0.295   cmp_tdc_mezz.cmp_tdc_core.acam_config_5(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_config_5[20]
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (1.519ns logic, 6.308ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26]
    SLICE_X35Y6.D3       net (fanout=3)        0.499   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(26)
    SLICE_X35Y6.DMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(123)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_lut6_2_o5
    SLICE_X33Y7.A5       net (fanout=1)        0.399   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X28Y6.A2       net (fanout=86)       1.082   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X28Y6.A        Tilo                  0.205   N_7283
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_9_2
    SLICE_X29Y10.C3      net (fanout=1)        0.710   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_9_2
    SLICE_X29Y10.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_8_2
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B5      net (fanout=91)       1.053   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.A1      net (fanout=18)       1.020   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(24)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (2.323ns logic, 5.521ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.588 - 0.580)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.wb_adr_t[0] to cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.CQ      Tcko                  0.391   cnx_slave_in_0.we
                                                       cmp_GN4124.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X33Y53.A4      net (fanout=115)      2.832   gn_wb_adr(0)
    SLICE_X33Y53.AMUX    Tilo                  0.313   cmp_tdc_mezz.cnx_master_out_4.dat(3)
                                                       cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.matrix_old_RNI803U_o5[2]
    SLICE_X34Y62.D2      net (fanout=14)       2.003   cmp_tdc_mezz.cnx_master_out_1.adr(2)
    SLICE_X34Y62.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_2303
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.clear_ctrl_regc_6_lut6_2_RNII5UM5_9
    SLICE_X27Y55.CE      net (fanout=10)       1.803   cmp_tdc_mezz.cmp_tdc_core.N_2303
    SLICE_X27Y55.CLK     Tceck                 0.316   cmp_tdc_mezz.cmp_tdc_core.acam_inputs_en(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.reg_control_block.acam_inputs_en[27]
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.223ns logic, 6.638ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.462 - 0.507)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(27)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[26]
    SLICE_X35Y6.D3       net (fanout=3)        0.499   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(26)
    SLICE_X35Y6.DMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(123)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_lut6_2_o5
    SLICE_X33Y7.A5       net (fanout=1)        0.399   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_0_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X35Y11.A6      net (fanout=86)       0.895   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X35Y11.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_13
    SLICE_X26Y11.B5      net (fanout=1)        0.916   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_N_65
    SLICE_X26Y11.COUT    Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_18
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59
    SLICE_X26Y12.CIN     net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
    SLICE_X26Y12.CMUX    Tcinc                 0.284   N_7273
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_83
    SLICE_X32Y18.A4      net (fanout=108)      1.795   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i
    SLICE_X32Y18.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(93)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.local_utc_3[26]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (2.542ns logic, 5.265ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30]
    SLICE_X35Y7.B1       net (fanout=3)        0.596   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(30)
    SLICE_X35Y7.BMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_3_lut6_2_o5
    SLICE_X33Y7.A6       net (fanout=1)        0.304   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X28Y6.A2       net (fanout=86)       1.082   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X28Y6.A        Tilo                  0.205   N_7283
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_9_2
    SLICE_X29Y10.C3      net (fanout=1)        0.710   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_9_2
    SLICE_X29Y10.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_8_2
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B5      net (fanout=91)       1.053   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_2_4
    SLICE_X33Y11.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.A1      net (fanout=18)       1.020   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X31Y11.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(24)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (2.323ns logic, 5.523ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 7)
  Clock Path Skew:      -0.042ns (0.462 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.447   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.retrig_nb_counter.counter[30]
    SLICE_X35Y7.B1       net (fanout=3)        0.596   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.current_retrig_nb(30)
    SLICE_X35Y7.BMUX     Tilo                  0.313   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_3_lut6_2_o5
    SLICE_X33Y7.A6       net (fanout=1)        0.304   cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24_2
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.start_retrigger_block.op_lt.un5_roll_over_incr_recent_olto31_24
    SLICE_X33Y7.B4       net (fanout=34)       0.758   cmp_tdc_mezz.cmp_tdc_core.roll_over_incr_recent_24
    SLICE_X33Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_previous_roll_over_nb(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X35Y11.A6      net (fanout=86)       0.895   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X35Y11.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(31)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_13
    SLICE_X26Y11.B5      net (fanout=1)        0.916   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_N_65
    SLICE_X26Y11.COUT    Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_18
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59
    SLICE_X26Y12.CIN     net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_59/O
    SLICE_X26Y12.CMUX    Tcinc                 0.284   N_7273
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i_0_I_83
    SLICE_X32Y18.A4      net (fanout=108)      1.795   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_retrig_nb_offset_i
    SLICE_X32Y18.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(93)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.local_utc_3[26]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.local_utc[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (2.542ns logic, 5.267ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKA
  Logical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKB
  Logical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKB
  Location pin: RAMB16_X1Y38.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Logical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Logical resource: cmp_tdc_mezz.cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y36.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: cmp_tdc_clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig4_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o/CK0
  Location pin: OLOGIC_X26Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y116.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: irq_p_o_c/CLK0
  Logical resource: cmp_vic.U_Wrapped_VIC.irq_master_o/CK0
  Location pin: OLOGIC_X25Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_1_o/CK0
  Location pin: OLOGIC_X13Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_2_o/CK0
  Location pin: OLOGIC_X13Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_3_o/CK0
  Location pin: OLOGIC_X15Y1.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: enable_inputs_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.enable_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_4_o/CK0
  Location pin: OLOGIC_X15Y0.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_5_o/CK0
  Location pin: OLOGIC_X21Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cs_n_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.acam_data_block.cs_n_o/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rd_n_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.acam_data_block.rd_n_o/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1018_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
    T14.O                net (fanout=1)        0.362   cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
    T14.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1019_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o
    W18.O                net (fanout=1)        0.362   tdc_led_trig1_o_c
    W18.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1020_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   tdc_led_trig2_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o
    B20.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    B20.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1021_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   tdc_led_trig3_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o
    A20.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    A20.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1022_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o (FF)
  Destination:          tdc_led_trig4_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o to tdc_led_trig4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y117.OQ    Tockq                 0.842   tdc_led_trig4_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o
    D17.O                net (fanout=1)        0.362   tdc_led_trig4_o_c
    D17.PAD              Tioop                 2.001   tdc_led_trig4_o
                                                       tdc_led_trig4_o_obuf
                                                       tdc_led_trig4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1023_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y116.OQ    Tockq                 0.842   tdc_led_trig5_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o
    C18.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    C18.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1024_0_path" TIG;

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  17.819ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Data Path Delay:      17.819ns (Levels of Logic = 4)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X12Y60.C6      net (fanout=6)        3.720   gn4124_status(0)
    SLICE_X12Y60.CLK     Tas                   0.412   cnx_master_in_1.dat(1)
                                                       cmp_carrier_info.rddata_reg_RNO_1[1]
                                                       cmp_carrier_info.rddata_reg_RNO[1]
                                                       cmp_carrier_info.rddata_reg[1]
    -------------------------------------------------  ---------------------------
    Total                                     17.819ns (3.033ns logic, 14.786ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  16.770ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[6] (FF)
  Data Path Delay:      16.770ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR      net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK     Trck                  0.243   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[6]
    -------------------------------------------------  ---------------------------
    Total                                     16.770ns (2.864ns logic, 13.906ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  16.759ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[5] (FF)
  Data Path Delay:      16.759ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR      net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK     Trck                  0.232   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[5]
    -------------------------------------------------  ---------------------------
    Total                                     16.759ns (2.853ns logic, 13.906ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  16.743ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.busyd (FF)
  Data Path Delay:      16.743ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.busyd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X53Y68.SR      net (fanout=6)        2.752   gn4124_status(0)
    SLICE_X53Y68.CLK     Trck                  0.304   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.busyd
    -------------------------------------------------  ---------------------------
    Total                                     16.743ns (2.925ns logic, 13.818ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  16.736ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[7] (FF)
  Data Path Delay:      16.736ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR      net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK     Trck                  0.209   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[7]
    -------------------------------------------------  ---------------------------
    Total                                     16.736ns (2.830ns logic, 13.906ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  16.723ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[8] (FF)
  Data Path Delay:      16.723ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.348   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[8]
    -------------------------------------------------  ---------------------------
    Total                                     16.723ns (2.969ns logic, 13.754ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  16.722ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[8] (FF)
  Data Path Delay:      16.722ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR      net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK     Trck                  0.195   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[8]
    -------------------------------------------------  ---------------------------
    Total                                     16.722ns (2.816ns logic, 13.906ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  16.706ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.rst_clk (FF)
  Data Path Delay:      16.706ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.rst_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X53Y68.SR      net (fanout=6)        2.752   gn4124_status(0)
    SLICE_X53Y68.CLK     Trck                  0.267   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.rst_clk
    -------------------------------------------------  ---------------------------
    Total                                     16.706ns (2.888ns logic, 13.818ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  16.664ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[7] (FF)
  Data Path Delay:      16.664ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.289   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[7]
    -------------------------------------------------  ---------------------------
    Total                                     16.664ns (2.910ns logic, 13.754ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  16.644ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[6] (FF)
  Data Path Delay:      16.644ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.269   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[6]
    -------------------------------------------------  ---------------------------
    Total                                     16.644ns (2.890ns logic, 13.754ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  16.642ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[5] (FF)
  Data Path Delay:      16.642ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.267   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[5]
    -------------------------------------------------  ---------------------------
    Total                                     16.642ns (2.888ns logic, 13.754ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  16.638ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[10] (FF)
  Data Path Delay:      16.638ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y70.SR      net (fanout=6)        2.708   gn4124_status(0)
    SLICE_X50Y70.CLK     Trck                  0.243   cmp_GN4124.cmp_clk_in.counter(10)
                                                       cmp_GN4124.cmp_clk_in.counter[10]
    -------------------------------------------------  ---------------------------
    Total                                     16.638ns (2.864ns logic, 13.774ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  16.637ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[4] (FF)
  Data Path Delay:      16.637ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X53Y68.SR      net (fanout=6)        2.752   gn4124_status(0)
    SLICE_X53Y68.CLK     Trck                  0.198   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.state[4]
    -------------------------------------------------  ---------------------------
    Total                                     16.637ns (2.819ns logic, 13.818ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  16.627ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[9] (FF)
  Data Path Delay:      16.627ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y70.SR      net (fanout=6)        2.708   gn4124_status(0)
    SLICE_X50Y70.CLK     Trck                  0.232   cmp_GN4124.cmp_clk_in.counter(10)
                                                       cmp_GN4124.cmp_clk_in.counter[9]
    -------------------------------------------------  ---------------------------
    Total                                     16.627ns (2.853ns logic, 13.774ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  16.618ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[2] (FF)
  Data Path Delay:      16.618ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X50Y68.CLK     Trck                  0.243   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[2]
    -------------------------------------------------  ---------------------------
    Total                                     16.618ns (2.864ns logic, 13.754ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  16.607ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[1] (FF)
  Data Path Delay:      16.607ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X50Y68.CLK     Trck                  0.232   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[1]
    -------------------------------------------------  ---------------------------
    Total                                     16.607ns (2.853ns logic, 13.754ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  16.598ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.enable (FF)
  Data Path Delay:      16.598ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.223   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.enable
    -------------------------------------------------  ---------------------------
    Total                                     16.598ns (2.844ns logic, 13.754ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  16.594ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[11] (FF)
  Data Path Delay:      16.594ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.219   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.counter[11]
    -------------------------------------------------  ---------------------------
    Total                                     16.594ns (2.840ns logic, 13.754ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  16.584ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[3] (FF)
  Data Path Delay:      16.584ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X50Y68.CLK     Trck                  0.209   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[3]
    -------------------------------------------------  ---------------------------
    Total                                     16.584ns (2.830ns logic, 13.754ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  16.578ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.cal_clk (FF)
  Data Path Delay:      16.578ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.cal_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.203   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.cal_clk
    -------------------------------------------------  ---------------------------
    Total                                     16.578ns (2.824ns logic, 13.754ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  16.573ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[0] (FF)
  Data Path Delay:      16.573ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X51Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X51Y68.CLK     Trck                  0.198   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                     16.573ns (2.819ns logic, 13.754ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  16.570ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[4] (FF)
  Data Path Delay:      16.570ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.DMUX    Tilo                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y68.SR      net (fanout=6)        2.688   gn4124_status(0)
    SLICE_X50Y68.CLK     Trck                  0.195   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[4]
    -------------------------------------------------  ---------------------------
    Total                                     16.570ns (2.816ns logic, 13.754ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  13.696ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.rst_reg (FF)
  Data Path Delay:      13.696ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=8)        5.725   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X59Y39.D2      net (fanout=2)        5.341   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X59Y39.CLK     Tas                   0.322   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o6
                                                       cmp_GN4124.rst_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.696ns (2.630ns logic, 11.066ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  6.522ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[4] (FF)
  Data Path Delay:      6.522ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X26Y75.SR      net (fanout=8)        4.903   rst_n_a_i_c_i
    SLICE_X26Y75.CLK     Tsrck                 0.442   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (1.619ns logic, 4.903ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay:                  6.511ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Data Path Delay:      6.511ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X26Y75.SR      net (fanout=8)        4.903   rst_n_a_i_c_i
    SLICE_X26Y75.CLK     Tsrck                 0.431   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (1.608ns logic, 4.903ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.505ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[3] (FF)
  Data Path Delay:      6.505ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X26Y75.SR      net (fanout=8)        4.903   rst_n_a_i_c_i
    SLICE_X26Y75.CLK     Tsrck                 0.425   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[3]
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.602ns logic, 4.903ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay:                  5.728ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Data Path Delay:      5.728ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X34Y76.SR      net (fanout=8)        4.126   rst_n_a_i_c_i
    SLICE_X34Y76.CLK     Tsrck                 0.425   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.602ns logic, 4.126ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay:                  5.620ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Data Path Delay:      5.620ns (Levels of Logic = 1)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X53Y28.SR      net (fanout=8)        4.139   rst_n_a_i_c_i
    SLICE_X53Y28.CLK     Trck                  0.304   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.481ns logic, 4.139ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  5.618ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.rst_in_synch[0] (FF)
  Data Path Delay:      5.618ns (Levels of Logic = 1)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_tdc_clks_rsts_mgment.rst_in_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X53Y28.SR      net (fanout=8)        4.139   rst_n_a_i_c_i
    SLICE_X53Y28.CLK     Trck                  0.302   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (1.479ns logic, 4.139ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay:                  5.577ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[1] (FF)
  Data Path Delay:      5.577ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X33Y75.SR      net (fanout=8)        3.978   rst_n_a_i_c_i
    SLICE_X33Y75.CLK     Tsrck                 0.422   cmp_sdb_crossbar.crossbar.matrix_old(1)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[1]
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.599ns logic, 3.978ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay:                  5.557ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[0] (FF)
  Data Path Delay:      5.557ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X33Y75.SR      net (fanout=8)        3.978   rst_n_a_i_c_i
    SLICE_X33Y75.CLK     Tsrck                 0.402   cmp_sdb_crossbar.crossbar.matrix_old(1)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.579ns logic, 3.978ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay:                  4.135ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.rst_reg (FF)
  Data Path Delay:      4.135ns (Levels of Logic = 1)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp886.IINV
                                                       ProtoComp886.IMUX
    SLICE_X59Y39.SR      net (fanout=8)        2.645   rst_n_a_i_c_i
    SLICE_X59Y39.CLK     Trck                  0.313   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.490ns logic, 2.645ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_rx_pllout_xs = PERIOD TIMEGRP       
  "cmp_GN4124_cmp_clk_in_rx_pllout_xs"         
TS_cmp_GN4124_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP       
  "cmp_GN4124_cmp_clk_in_rx_pllout_x1"         
TS_cmp_GN4124_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20257 paths analyzed, 6536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.951ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.480 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X49Y59.SR      net (fanout=515)      3.681   cmp_GN4124.rst_reg_i
    SLICE_X49Y59.CLK     Trck                  0.267   cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
                                                       cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (0.917ns logic, 3.966ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_d[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_d[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X51Y59.CLK     Trck                  0.313   cmp_GN4124.p2l_d(27)
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (0.963ns logic, 3.920ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.478 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X47Y58.SR      net (fanout=515)      3.745   cmp_GN4124.rst_reg_i
    SLICE_X47Y58.CLK     Trck                  0.198   cmp_GN4124.cmp_p2l_dma_master.N_240_i
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (0.848ns logic, 4.030ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.483 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y60.SR      net (fanout=515)      3.661   cmp_GN4124.rst_reg_i
    SLICE_X50Y60.CLK     Trck                  0.285   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.935ns logic, 3.946ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_d[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_d[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X51Y59.CLK     Trck                  0.289   cmp_GN4124.p2l_d(27)
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.939ns logic, 3.920ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.483 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y60.SR      net (fanout=515)      3.661   cmp_GN4124.rst_reg_i
    SLICE_X50Y60.CLK     Trck                  0.251   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.901ns logic, 3.946ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_d[25] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_d[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X51Y59.CLK     Trck                  0.269   cmp_GN4124.p2l_d(27)
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d[25]
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (0.919ns logic, 3.920ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_d[24] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_d[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X51Y59.CLK     Trck                  0.267   cmp_GN4124.p2l_d(27)
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d[24]
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.917ns logic, 3.920ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X57Y49.A6      net (fanout=41)       1.768   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X57Y49.A       Tilo                  0.259   cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa_0_a3_0_a2
    SLICE_X51Y61.B6      net (fanout=16)       2.014   cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa
    SLICE_X51Y61.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNO[3]
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.028ns logic, 3.782ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.483 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y60.SR      net (fanout=515)      3.661   cmp_GN4124.rst_reg_i
    SLICE_X50Y60.CLK     Trck                  0.232   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.882ns logic, 3.946ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[17] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.243   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[17]
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.893ns logic, 3.920ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[7] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.477 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X48Y58.SR      net (fanout=515)      3.642   cmp_GN4124.rst_reg_i
    SLICE_X48Y58.CLK     Trck                  0.228   cmp_GN4124.cmp_p2l_dma_master.l2p_len_header(9)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.878ns logic, 3.927ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[9] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.477 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X48Y58.SR      net (fanout=515)      3.642   cmp_GN4124.rst_reg_i
    SLICE_X48Y58.CLK     Trck                  0.225   cmp_GN4124.cmp_p2l_dma_master.l2p_len_header(9)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[9]
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.875ns logic, 3.927ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[16] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.232   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.882ns logic, 3.920ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.477 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X48Y58.SR      net (fanout=515)      3.642   cmp_GN4124.rst_reg_i
    SLICE_X48Y58.CLK     Trck                  0.217   cmp_GN4124.cmp_p2l_dma_master.l2p_len_header(9)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.867ns logic, 3.927ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.142 - 0.164)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X54Y55.D6      net (fanout=41)       0.975   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X54Y55.D       Tilo                  0.205   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X52Y52.C5      net (fanout=38)       0.916   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X52Y52.COUT    Topcyc                0.277   cmp_GN4124.next_item_next_h(23)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt_RNIJI7C1[12]
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
    SLICE_X52Y53.COUT    Tbyp                  0.076   cmp_GN4124.des_pd_data(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X52Y54.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(29)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X52Y55.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X52Y56.BMUX    Tcinb                 0.292   cmp_GN4124.des_pd_data(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X53Y56.D4      net (fanout=1)        1.013   cmp_GN4124.cmp_p2l_dma_master.N_1463
    SLICE_X53Y56.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[27]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.771ns logic, 2.995ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.142 - 0.164)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X54Y55.D6      net (fanout=41)       0.975   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X54Y55.D       Tilo                  0.205   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X52Y52.D5      net (fanout=38)       0.932   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X52Y52.COUT    Topcyd                0.261   cmp_GN4124.next_item_next_h(23)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt_RNILM7C1[13]
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
    SLICE_X52Y53.COUT    Tbyp                  0.076   cmp_GN4124.des_pd_data(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X52Y54.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(29)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X52Y55.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X52Y56.BMUX    Tcinb                 0.292   cmp_GN4124.des_pd_data(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X53Y56.D4      net (fanout=1)        1.013   cmp_GN4124.cmp_p2l_dma_master.N_1463
    SLICE_X53Y56.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[27]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.755ns logic, 3.011ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.477 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X48Y58.SR      net (fanout=515)      3.642   cmp_GN4124.rst_reg_i
    SLICE_X48Y58.CLK     Trck                  0.211   cmp_GN4124.cmp_p2l_dma_master.l2p_len_header(9)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_header[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.861ns logic, 3.927ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[18] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.209   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[18]
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (0.859ns logic, 3.920ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.483 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y60.SR      net (fanout=515)      3.661   cmp_GN4124.rst_reg_i
    SLICE_X50Y60.CLK     Trck                  0.184   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (0.834ns logic, 3.946ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.201   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (0.851ns logic, 3.920ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[19] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.195   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.845ns logic, 3.920ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_des.p2l_data_t2[15] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.487 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_des.p2l_data_t2[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X55Y63.SR      net (fanout=515)      3.512   cmp_GN4124.rst_reg_i
    SLICE_X55Y63.CLK     Trck                  0.313   cmp_GN4124.cmp_p2l_des.p2l_data_t2(15)
                                                       cmp_GN4124.cmp_p2l_des.p2l_data_t2[15]
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (0.963ns logic, 3.797ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[25] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.178   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[25]
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (0.828ns logic, 3.920ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.142 - 0.164)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X54Y55.D6      net (fanout=41)       0.975   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X54Y55.D       Tilo                  0.205   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X52Y53.A4      net (fanout=38)       0.845   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X52Y53.COUT    Topcya                0.379   cmp_GN4124.des_pd_data(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt_RNINQ7C1[14]
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X52Y54.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(29)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X52Y55.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X52Y56.BMUX    Tcinb                 0.292   cmp_GN4124.des_pd_data(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X53Y56.D4      net (fanout=1)        1.013   cmp_GN4124.cmp_p2l_dma_master.N_1463
    SLICE_X53Y56.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[27]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.797ns logic, 2.921ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.481 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X50Y59.SR      net (fanout=515)      3.635   cmp_GN4124.rst_reg_i
    SLICE_X50Y59.CLK     Trck                  0.170   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din(19)
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_din[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.820ns logic, 3.920ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.142 - 0.164)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X54Y55.D6      net (fanout=41)       0.975   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X54Y55.D       Tilo                  0.205   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X52Y52.B5      net (fanout=38)       0.755   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X52Y52.COUT    Topcyb                0.380   cmp_GN4124.next_item_next_h(23)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt_RNIHE7C1[11]
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
    SLICE_X52Y53.COUT    Tbyp                  0.076   cmp_GN4124.des_pd_data(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X52Y54.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(29)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X52Y55.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X52Y56.BMUX    Tcinb                 0.292   cmp_GN4124.des_pd_data(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X53Y56.D4      net (fanout=1)        1.013   cmp_GN4124.cmp_p2l_dma_master.N_1463
    SLICE_X53Y56.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[27]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.874ns logic, 2.834ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.completion_error (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.485 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.completion_error
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X53Y61.SR      net (fanout=515)      3.492   cmp_GN4124.rst_reg_i
    SLICE_X53Y61.CLK     Trck                  0.313   cmp_GN4124.cmp_p2l_dma_master.completion_error
                                                       cmp_GN4124.cmp_p2l_dma_master.completion_error
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.963ns logic, 3.777ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.142 - 0.164)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X54Y55.D6      net (fanout=41)       0.975   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X54Y55.D       Tilo                  0.205   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X52Y52.A3      net (fanout=38)       0.753   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X52Y52.COUT    Topcya                0.379   cmp_GN4124.next_item_next_h(23)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_0_RNO
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
    SLICE_X52Y53.COUT    Tbyp                  0.076   cmp_GN4124.des_pd_data(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X52Y54.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(29)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X52Y55.COUT    Tbyp                  0.076   cmp_GN4124.next_item_len(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X52Y56.BMUX    Tcinb                 0.292   cmp_GN4124.des_pd_data(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X53Y56.D4      net (fanout=1)        1.013   cmp_GN4124.cmp_p2l_dma_master.N_1463
    SLICE_X53Y56.CLK     Tas                   0.322   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[27]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.873ns logic, 2.832ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_des.p2l_data_t2[14] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.487 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_des.p2l_data_t2[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X55Y63.SR      net (fanout=515)      3.512   cmp_GN4124.rst_reg_i
    SLICE_X55Y63.CLK     Trck                  0.289   cmp_GN4124.cmp_p2l_des.p2l_data_t2(15)
                                                       cmp_GN4124.cmp_p2l_des.p2l_data_t2[14]
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.939ns logic, 3.797ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_des.p2l_data_t2[31] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.486 - 0.473)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_des.p2l_data_t2[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X55Y62.SR      net (fanout=515)      3.486   cmp_GN4124.rst_reg_i
    SLICE_X55Y62.CLK     Trck                  0.313   cmp_GN4124.cmp_p2l_des.p2l_data_t2(31)
                                                       cmp_GN4124.cmp_p2l_des.p2l_data_t2[31]
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (0.963ns logic, 3.771ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[3] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[3] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y53.BQ      Tcko                  0.391   cmp_GN4124.cmp_dma_controller.dma_len_reg(5)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[3]
    SLICE_X57Y53.C2      net (fanout=2)        0.927   cmp_GN4124.cmp_dma_controller.dma_len_reg(3)
    SLICE_X57Y53.C       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.dma_len_reg(5)
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_1_3
    SLICE_X59Y53.A5      net (fanout=1)        0.373   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_1_3
    SLICE_X59Y53.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.dma_len_reg(29)
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_1_4
    SLICE_X57Y50.A6      net (fanout=5)        0.528   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_1_4
    SLICE_X57Y50.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.dma_hstarth_reg(11)
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X50Y46.CE      net (fanout=13)       1.342   N_2676
    SLICE_X50Y46.CLK     Tceck                 0.335   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.503ns logic, 3.170ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_GN4124_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_GN4124_cmp_clk_in_rx_pllout_x1"
        TS_cmp_GN4124_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y20.CLKB
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y36.CLKA
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_GN4124.cmp_clk_in.bufg_135/I0
  Logical resource: cmp_GN4124.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_GN4124.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(0)/SR
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(1)/SR
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l2p_rdy_t/SR
  Logical resource: cmp_GN4124.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l_wr_rdy_t(0)/SR
  Logical resource: cmp_GN4124.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l_wr_rdy_t(1)/SR
  Logical resource: cmp_GN4124.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(0)/CLK0
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(1)/CLK0
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l2p_rdy_t/CLK0
  Logical resource: cmp_GN4124.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l_wr_rdy_t(0)/CLK0
  Logical resource: cmp_GN4124.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l_wr_rdy_t(1)/CLK0
  Logical resource: cmp_GN4124.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[7]/CK
  Location pin: SLICE_X50Y39.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[7]/SR
  Location pin: SLICE_X50Y39.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[8]/CK
  Location pin: SLICE_X50Y39.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[8]/SR
  Location pin: SLICE_X50Y39.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[9]/CK
  Location pin: SLICE_X50Y39.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[9]/SR
  Location pin: SLICE_X50Y39.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[10]/CK
  Location pin: SLICE_X50Y39.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[10]/SR
  Location pin: SLICE_X50Y39.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[11]/CK
  Location pin: SLICE_X50Y40.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[11]/SR
  Location pin: SLICE_X50Y40.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[12]/CK
  Location pin: SLICE_X50Y40.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[12]/SR
  Location pin: SLICE_X50Y40.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[13]/CK
  Location pin: SLICE_X50Y40.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[13]/SR
  Location pin: SLICE_X50Y40.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[14]/CK
  Location pin: SLICE_X50Y40.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[14]/SR
  Location pin: SLICE_X50Y40.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(18)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[15]/CK
  Location pin: SLICE_X50Y41.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk_125m" 

 438 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.269ns.
--------------------------------------------------------------------------------
Offset:                 7.269ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      10.135ns (Levels of Logic = 9)
  Clock Path Delay:     2.891ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_carrier_info.rddata_reg[1]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X59Y39.D1        net (fanout=1)        2.309   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X59Y39.DMUX      Tilo                  0.313   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X12Y60.C6        net (fanout=6)        3.720   gn4124_status(0)
    SLICE_X12Y60.CLK       Tas                   0.412   cnx_master_in_1.dat(1)
                                                         cmp_carrier_info.rddata_reg_RNO_1[1]
                                                         cmp_carrier_info.rddata_reg_RNO[1]
                                                         cmp_carrier_info.rddata_reg[1]
    ---------------------------------------------------  ---------------------------
    Total                                       10.135ns (0.738ns logic, 9.397ns route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X12Y60.CLK     net (fanout=1092)     1.212   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.017ns logic, 1.874ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Offset:                 7.268ns (data path - clock path + uncertainty)
  Source:               p2l_clk_p_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      10.134ns (Levels of Logic = 8)
  Clock Path Delay:     2.891ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p2l_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.950   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X59Y39.D1        net (fanout=1)        2.309   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X59Y39.DMUX      Tilo                  0.313   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X12Y60.C6        net (fanout=6)        3.720   gn4124_status(0)
    SLICE_X12Y60.CLK       Tas                   0.412   cnx_master_in_1.dat(1)
                                                         cmp_carrier_info.rddata_reg_RNO_1[1]
                                                         cmp_carrier_info.rddata_reg_RNO[1]
                                                         cmp_carrier_info.rddata_reg[1]
    ---------------------------------------------------  ---------------------------
    Total                                       10.134ns (0.738ns logic, 9.396ns route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X12Y60.CLK     net (fanout=1092)     1.212   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.017ns logic, 1.874ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Offset:                 5.961ns (data path - clock path + uncertainty)
  Source:               data_bus_io(2) (PAD)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_1[2] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      8.807ns (Levels of Logic = 1)
  Clock Path Delay:     2.871ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(2) to cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_1[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.790   data_bus_io(2)
                                                       data_bus_io(2)
                                                       data_bus_io_iobuf[2]/IBUF
                                                       ProtoComp1.IMUX.6
    SLICE_X29Y47.CX      net (fanout=15)       7.954   data_bus_io_in(2)
    SLICE_X29Y47.CLK     Tdick                 0.063   cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_1(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_1[2]
    -------------------------------------------------  ---------------------------
    Total                                      8.807ns (0.853ns logic, 7.954ns route)
                                                       (9.7% logic, 90.3% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_1[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X29Y47.CLK     net (fanout=1092)     1.192   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.017ns logic, 1.854ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "clk_125m" 

 8792 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  21.004ns.
--------------------------------------------------------------------------------
Offset:                 21.004ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(1) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.891ns (Levels of Logic = 7)
  Clock Path Delay:     3.088ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X30Y24.CLK     net (fanout=1092)     1.217   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (1.159ns logic, 1.929ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AMUX    Tshcko                0.488   cmp_tdc_mezz.cmp_tdc_core.N_3298
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5]
    SLICE_X29Y26.D3      net (fanout=8)        1.018   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(5)
    SLICE_X29Y26.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y35.B3      net (fanout=10)       1.221   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y35.B       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X26Y29.D1      net (fanout=6)        0.920   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X26Y29.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_9(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X33Y60.A1      net (fanout=26)       3.824   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X33Y60.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[1]
    SLICE_X33Y60.B6      net (fanout=1)        0.118   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(1)
    SLICE_X33Y60.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[1]
    SLICE_X30Y53.A1      net (fanout=1)        1.343   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(1)
    SLICE_X30Y53.A       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_1085
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[1]
    Y6.O                 net (fanout=1)        5.572   acm_dat_w(1)
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     17.891ns (3.875ns logic, 14.016ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Offset:                 20.875ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(1) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.762ns (Levels of Logic = 7)
  Clock Path Delay:     3.088ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X30Y24.CLK     net (fanout=1092)     1.217   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (1.159ns logic, 1.929ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.DMUX    Tshcko                0.488   cmp_tdc_mezz.cmp_tdc_core.N_3298
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    SLICE_X29Y26.D4      net (fanout=12)       0.889   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(6)
    SLICE_X29Y26.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y35.B3      net (fanout=10)       1.221   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y35.B       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X26Y29.D1      net (fanout=6)        0.920   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X26Y29.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_9(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X33Y60.A1      net (fanout=26)       3.824   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X33Y60.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[1]
    SLICE_X33Y60.B6      net (fanout=1)        0.118   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(1)
    SLICE_X33Y60.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[1]
    SLICE_X30Y53.A1      net (fanout=1)        1.343   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(1)
    SLICE_X30Y53.A       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_1085
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[1]
    Y6.O                 net (fanout=1)        5.572   acm_dat_w(1)
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     17.762ns (3.875ns logic, 13.887ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Offset:                 20.839ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c[1] (FF)
  Destination:          data_bus_io(1) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.724ns (Levels of Logic = 6)
  Clock Path Delay:     3.090ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp881.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X32Y25.CLK     net (fanout=1092)     1.219   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.159ns logic, 1.931ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c[1] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.AQ      Tcko                  0.408   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c(3)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c[1]
    SLICE_X26Y35.B1      net (fanout=12)       2.411   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.config_adr_c(1)
    SLICE_X26Y35.B       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X26Y29.D1      net (fanout=6)        0.920   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X26Y29.D       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.acam_config_rdbk_9(7)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X33Y60.A1      net (fanout=26)       3.824   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X33Y60.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[1]
    SLICE_X33Y60.B6      net (fanout=1)        0.118   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(1)
    SLICE_X33Y60.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[1]
    SLICE_X30Y53.A1      net (fanout=1)        1.343   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(1)
    SLICE_X30Y53.A       Tilo                  0.203   cmp_tdc_mezz.cmp_tdc_core.N_1085
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[1]
    Y6.O                 net (fanout=1)        5.572   acm_dat_w(1)
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     17.724ns (3.536ns logic, 14.188ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"cmp_GN4124.sys_clk" 

 49 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.764ns.
--------------------------------------------------------------------------------
Offset:                 5.764ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[6] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      9.086ns (Levels of Logic = 8)
  Clock Path Delay:     2.376ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X59Y39.D1        net (fanout=1)        2.309   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X59Y39.DMUX      Tilo                  0.313   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR        net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK       Trck                  0.243   cmp_GN4124.cmp_clk_in.counter(8)
                                                         cmp_GN4124.cmp_clk_in.counter[6]
    ---------------------------------------------------  ---------------------------
    Total                                        9.086ns (0.569ns logic, 8.517ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X50Y69.CLK       net (fanout=464)      1.186   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.376ns (-0.481ns logic, 2.857ns route)

--------------------------------------------------------------------------------
Offset:                 5.763ns (data path - clock path + uncertainty)
  Source:               p2l_clk_p_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[6] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      9.085ns (Levels of Logic = 7)
  Clock Path Delay:     2.376ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.950   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X59Y39.D1        net (fanout=1)        2.309   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X59Y39.DMUX      Tilo                  0.313   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR        net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK       Trck                  0.243   cmp_GN4124.cmp_clk_in.counter(8)
                                                         cmp_GN4124.cmp_clk_in.counter[6]
    ---------------------------------------------------  ---------------------------
    Total                                        9.085ns (0.569ns logic, 8.516ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X50Y69.CLK       net (fanout=464)      1.186   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.376ns (-0.481ns logic, 2.857ns route)

--------------------------------------------------------------------------------
Offset:                 5.753ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[5] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      9.075ns (Levels of Logic = 8)
  Clock Path Delay:     2.376ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_clk_in.counter[5]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X59Y39.D1        net (fanout=1)        2.309   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X59Y39.DMUX      Tilo                  0.313   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X50Y69.SR        net (fanout=6)        2.840   gn4124_status(0)
    SLICE_X50Y69.CLK       Trck                  0.232   cmp_GN4124.cmp_clk_in.counter(8)
                                                         cmp_GN4124.cmp_clk_in.counter[5]
    ---------------------------------------------------  ---------------------------
    Total                                        9.075ns (0.558ns logic, 8.517ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[5]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X50Y69.CLK       net (fanout=464)      1.186   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.376ns (-0.481ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"cmp_GN4124.sys_clk" 

 4 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  10.771ns.
--------------------------------------------------------------------------------
Offset:                 10.771ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      6.412ns (Levels of Logic = 2)
  Clock Path Delay:     2.805ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X51Y74.CLK       net (fanout=464)      1.242   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.805ns (-0.381ns logic, 3.186ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.BQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y93.A5      net (fanout=3)        1.762   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X55Y93.A       Tilo                  0.259   p2l_rdy_o_c
                                                       cmp_GN4124.p2l_rdy_o
    J16.O                net (fanout=1)        2.379   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (2.271ns logic, 4.141ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Offset:                 10.364ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      6.005ns (Levels of Logic = 2)
  Clock Path Delay:     2.805ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X51Y74.CLK       net (fanout=464)      1.242   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.805ns (-0.381ns logic, 3.186ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.BQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y93.D4      net (fanout=3)        1.982   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X56Y93.D       Tilo                  0.203   p_wr_rdy_o_c(0)
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512_RNI0U0D
    K16.O                net (fanout=2)        1.808   p_wr_rdy_o_c(0)
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (2.215ns logic, 3.790ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Offset:                 10.231ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(0) (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      5.872ns (Levels of Logic = 2)
  Clock Path Delay:     2.805ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X51Y74.CLK       net (fanout=464)      1.242   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.805ns (-0.381ns logic, 3.186ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.BQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y93.D4      net (fanout=3)        1.982   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X56Y93.D       Tilo                  0.203   p_wr_rdy_o_c(0)
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512_RNI0U0D
    L15.O                net (fanout=2)        1.675   p_wr_rdy_o_c(0)
    L15.PAD              Tioop                 1.621   p_wr_rdy_o(0)
                                                       p_wr_rdy_o_obuf[0]
                                                       p_wr_rdy_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (2.215ns logic, 3.657ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"clk_20m_vcxo_buf" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.328ns.
--------------------------------------------------------------------------------
Offset:                 0.328ns (data path - clock path + uncertainty)
  Source:               pll_status_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll_status_i to cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y18.I                Tiopi                 0.790   pll_status_i
                                                       pll_status_i
                                                       pll_status_i_ibuf
                                                       ProtoComp5.IMUX.31
    IODELAY_X24Y0.IDATAINnet (fanout=1)        0.153   pll_status_i_c
    IODELAY_X24Y0.DATAOUTTioddo_IDATAIN        2.187   cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
                                                       cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
    ILOGIC_X24Y0.DDLY    net (fanout=1)        0.007   cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2_SIG_ML
    ILOGIC_X24Y0.CLK0    Tidockd               0.302   cmp_tdc_clks_rsts_mgment.pll_status_synch(0)
                                                       ProtoComp14.D2OFFBYP_SRC.3
                                                       cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp5.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    ILOGIC_X24Y0.CLK0    net (fanout=37)       1.618   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.881ns logic, 2.255ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"clk_20m_vcxo_buf" 

 39 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  11.075ns.
--------------------------------------------------------------------------------
Offset:                 11.075ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 3)
  Clock Path Delay:     2.921ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp5.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X49Y26.CLK     net (fanout=37)       1.219   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.999ns logic, 1.922ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    SLICE_X54Y27.A1      net (fanout=5)        1.305   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X54Y27.BMUX    Topab                 0.376   N_3124
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X48Y26.D3      net (fanout=1)        0.828   N_3124
    SLICE_X48Y26.D       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.025   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (2.971ns logic, 5.158ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Offset:                 10.892ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      7.946ns (Levels of Logic = 3)
  Clock Path Delay:     2.921ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp5.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X49Y26.CLK     net (fanout=37)       1.219   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.999ns logic, 1.922ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    SLICE_X54Y27.D2      net (fanout=5)        1.132   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X54Y27.BMUX    Topdb                 0.366   N_3124
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X48Y26.D3      net (fanout=1)        0.828   N_3124
    SLICE_X48Y26.D       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.025   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (2.961ns logic, 4.985ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Offset:                 10.860ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 3)
  Clock Path Delay:     2.921ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp5.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X49Y26.CLK     net (fanout=37)       1.219   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.999ns logic, 1.922ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_3
    SLICE_X54Y27.C2      net (fanout=5)        1.095   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X54Y27.BMUX    Topcb                 0.371   N_3124
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X48Y26.D3      net (fanout=1)        0.828   N_3124
    SLICE_X48Y26.D       Tilo                  0.203   cmp_tdc_clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.025   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (2.966ns logic, 4.948ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"cmp_GN4124.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp5.IMUX.12
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp5.IMUX.8
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp5.IMUX.14
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"cmp_GN4124.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(12) (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp881.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y42.CLK0     net (fanout=41)       1.507   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m to l2p_data_o(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y42.OQ     Toscko_OQ             0.898   cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
                                                       cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
    V22.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_data_out.tx_data_out(12)
    V22.PAD              Tioop                 1.621   l2p_data_o(12)
                                                       cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.io_clk_out
                                                       l2p_data_o(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 10440 paths analyzed, 5558 endpoints analyzed, 45 failing endpoints
 45 timing errors detected. (0 setup errors, 45 hold errors)
 Minimum period is  10.969ns.
--------------------------------------------------------------------------------
Delay:                  10.969ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[30] (FF)
  Data Path Delay:      10.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (2.856 - 2.776)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X8Y88.SR       net (fanout=515)      9.563   cmp_GN4124.rst_reg_i
    SLICE_X8Y88.CLK      Trck                  0.243   cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[30]
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (0.893ns logic, 9.848ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay:                  10.958ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[29] (FF)
  Data Path Delay:      10.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (2.856 - 2.776)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X8Y88.SR       net (fanout=515)      9.563   cmp_GN4124.rst_reg_i
    SLICE_X8Y88.CLK      Trck                  0.232   cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[29]
    -------------------------------------------------  ---------------------------
    Total                                     10.730ns (0.882ns logic, 9.848ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay:                  10.935ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[31] (FF)
  Data Path Delay:      10.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (2.856 - 2.776)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.DQ      Tcko                  0.391   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X59Y38.D6      net (fanout=2)        0.285   cmp_GN4124.rst_reg
    SLICE_X59Y38.D       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X8Y88.SR       net (fanout=515)      9.563   cmp_GN4124.rst_reg_i
    SLICE_X8Y88.CLK      Trck                  0.209   cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt(31)
                                                       cmp_GN4124.cmp_p2l_dma_master.wb_write_cnt[31]
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (0.859ns logic, 9.848ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.310ns (1.551 - 0.241)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 to cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.DQ       Tcko                  0.234   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X2Y45.DX       net (fanout=1)        0.212   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
    SLICE_X2Y45.CLK      Tckdi       (-Th)    -0.041   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.275ns logic, 0.212ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.309ns (1.523 - 0.214)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 to cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcko                  0.234   cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
                                                       cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X46Y22.AX      net (fanout=1)        0.208   cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
    SLICE_X46Y22.CLK     Tckdi       (-Th)    -0.048   cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>
                                                       cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.282ns logic, 0.208ns route)
                                                       (57.6% logic, 42.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.310ns (1.551 - 0.241)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 to cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.CQ       Tcko                  0.234   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5
    SLICE_X2Y45.BX       net (fanout=1)        0.218   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>
    SLICE_X2Y45.CLK      Tckdi       (-Th)    -0.041   cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_cmp_GN4124_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_GN4124_cmp_clk_in_buf_P_|      5.000ns|      2.800ns|      4.951ns|            0|            0|            0|        20257|
|clk                            |             |             |             |             |             |             |             |
| TS_cmp_GN4124_cmp_clk_in_rx_pl|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| lout_xs                       |             |             |             |             |             |             |             |
| TS_cmp_GN4124_cmp_clk_in_rx_pl|      5.000ns|      4.951ns|          N/A|            0|            0|        20257|            0|
| lout_x1                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
l2p_rdy_i      |    0.021(R)|      FAST  |    2.848(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.870(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.938(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.850(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.845(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
rst_n_a_i      |   13.143(R)|      SLOW  |    0.230(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
l2p_rdy_i      |    0.021(R)|      FAST  |    2.847(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.869(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.937(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.849(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.844(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
rst_n_a_i      |   13.144(R)|      SLOW  |    0.229(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pll_status_i|    0.328(R)|      SLOW  |    0.875(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
rst_n_a_i   |    2.935(R)|      SLOW  |   -2.078(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
acam_refclk_p_i   |    0.284(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|    0.102(R)|      SLOW  |    1.134(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |    5.654(R)|      SLOW  |   -1.040(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(1)    |    5.290(R)|      SLOW  |   -1.161(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |    5.960(R)|      SLOW  |   -1.206(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |    5.898(R)|      SLOW  |   -1.141(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(4)    |    3.632(R)|      SLOW  |   -1.554(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |    2.975(R)|      SLOW  |   -1.120(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(6)    |    3.751(R)|      SLOW  |   -1.357(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |    2.482(R)|      SLOW  |   -0.499(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(8)    |    4.015(R)|      SLOW  |   -1.371(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |    4.406(R)|      SLOW  |   -1.583(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |    3.765(R)|      SLOW  |   -1.206(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |    3.440(R)|      SLOW  |   -1.317(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |    2.701(R)|      SLOW  |   -1.126(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |    3.094(R)|      SLOW  |   -0.760(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(14)   |    2.887(R)|      SLOW  |   -0.660(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(15)   |    2.907(R)|      SLOW  |   -0.695(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(16)   |    2.971(R)|      SLOW  |   -0.590(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(17)   |    3.114(R)|      SLOW  |   -0.650(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(18)   |    3.336(R)|      SLOW  |    0.205(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(19)   |    3.085(R)|      SLOW  |   -0.319(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(20)   |    2.453(R)|      SLOW  |   -0.165(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(21)   |    2.798(R)|      SLOW  |    0.224(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(22)   |    2.869(R)|      SLOW  |   -0.387(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(23)   |    2.874(R)|      SLOW  |   -0.159(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(24)   |    3.550(R)|      SLOW  |    0.006(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(25)   |    2.872(R)|      SLOW  |    0.168(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(26)   |    3.312(R)|      SLOW  |   -0.985(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(27)   |    3.083(R)|      SLOW  |   -1.000(R)|      SLOW  |clk_125m          |   0.000|
ef1_i             |    0.595(R)|      FAST  |    0.149(R)|      SLOW  |clk_125m          |   0.000|
ef2_i             |    0.634(R)|      FAST  |    0.089(R)|      SLOW  |clk_125m          |   0.000|
err_flag_i        |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
int_flag_i        |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |    0.121(R)|      SLOW  |    1.115(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |    2.740(R)|      SLOW  |   -1.770(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |    1.876(R)|      SLOW  |   -1.232(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(0)      |    3.709(R)|      SLOW  |   -2.313(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(1)      |    4.033(R)|      SLOW  |   -2.425(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(2)      |    3.977(R)|      SLOW  |   -2.472(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(3)      |    3.351(R)|      SLOW  |   -2.104(R)|      FAST  |clk_125m          |   0.000|
prsnt_m2c_n_i     |    4.662(R)|      SLOW  |   -2.940(R)|      FAST  |clk_125m          |   0.000|
rst_n_a_i         |   14.927(R)|      SLOW  |   -1.479(R)|      FAST  |clk_125m          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.286(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
acam_refclk_p_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|    0.103(R)|      SLOW  |    1.134(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |    5.655(R)|      SLOW  |   -1.041(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(1)    |    5.291(R)|      SLOW  |   -1.161(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |    5.961(R)|      SLOW  |   -1.206(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |    5.899(R)|      SLOW  |   -1.142(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(4)    |    3.633(R)|      SLOW  |   -1.554(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |    2.976(R)|      SLOW  |   -1.121(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(6)    |    3.752(R)|      SLOW  |   -1.357(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |    2.483(R)|      SLOW  |   -0.500(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(8)    |    4.016(R)|      SLOW  |   -1.371(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |    4.407(R)|      SLOW  |   -1.583(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |    3.766(R)|      SLOW  |   -1.206(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |    3.441(R)|      SLOW  |   -1.317(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |    2.702(R)|      SLOW  |   -1.126(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |    3.095(R)|      SLOW  |   -0.761(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(14)   |    2.888(R)|      SLOW  |   -0.661(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(15)   |    2.908(R)|      SLOW  |   -0.696(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(16)   |    2.972(R)|      SLOW  |   -0.591(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(17)   |    3.115(R)|      SLOW  |   -0.651(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(18)   |    3.337(R)|      SLOW  |    0.204(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(19)   |    3.086(R)|      SLOW  |   -0.320(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(20)   |    2.454(R)|      SLOW  |   -0.166(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(21)   |    2.799(R)|      SLOW  |    0.223(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(22)   |    2.870(R)|      SLOW  |   -0.388(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(23)   |    2.875(R)|      SLOW  |   -0.160(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(24)   |    3.551(R)|      SLOW  |    0.005(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(25)   |    2.873(R)|      SLOW  |    0.167(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(26)   |    3.313(R)|      SLOW  |   -0.986(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(27)   |    3.084(R)|      SLOW  |   -1.001(R)|      SLOW  |clk_125m          |   0.000|
ef1_i             |    0.595(R)|      FAST  |    0.148(R)|      SLOW  |clk_125m          |   0.000|
ef2_i             |    0.634(R)|      FAST  |    0.088(R)|      SLOW  |clk_125m          |   0.000|
err_flag_i        |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
int_flag_i        |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |    0.122(R)|      SLOW  |    1.115(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |    2.741(R)|      SLOW  |   -1.770(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |    1.877(R)|      SLOW  |   -1.232(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(0)      |    3.710(R)|      SLOW  |   -2.313(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(1)      |    4.034(R)|      SLOW  |   -2.425(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(2)      |    3.978(R)|      SLOW  |   -2.472(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(3)      |    3.352(R)|      SLOW  |   -2.104(R)|      FAST  |clk_125m          |   0.000|
prsnt_m2c_n_i     |    4.663(R)|      SLOW  |   -2.940(R)|      FAST  |clk_125m          |   0.000|
rst_n_a_i         |   14.928(R)|      SLOW  |   -1.479(R)|      FAST  |clk_125m          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
p2l_rdy_o     |        10.771(R)|      SLOW  |         4.423(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(0) |        10.231(R)|      SLOW  |         4.490(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(1) |        10.364(R)|      SLOW  |         4.578(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
p2l_rdy_o     |        10.770(R)|      SLOW  |         4.423(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(0) |        10.230(R)|      SLOW  |         4.490(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(1) |        10.363(R)|      SLOW  |         4.578(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spec_clk_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o      |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_dac_sync_o|         6.661(R)|      SLOW  |         3.179(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_sclk_o    |         6.661(R)|      SLOW  |         3.179(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_sdi_o     |        11.075(R)|      SLOW  |         4.940(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        10.411(R)|      SLOW  |         5.701(R)|      FAST  |clk_125m          |   0.000|
address_o(1)      |        10.460(R)|      SLOW  |         5.678(R)|      FAST  |clk_125m          |   0.000|
address_o(2)      |        10.571(R)|      SLOW  |         5.692(R)|      FAST  |clk_125m          |   0.000|
address_o(3)      |        10.755(R)|      SLOW  |         5.359(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|         6.441(R)|      SLOW  |         3.247(R)|      FAST  |clk_125m          |   0.000|
cs_n_o            |         6.778(R)|      SLOW  |         3.298(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |        18.674(R)|      SLOW  |         6.214(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(1)    |        21.004(R)|      SLOW  |         6.214(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |        20.771(R)|      SLOW  |         6.226(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |        20.001(R)|      SLOW  |         6.226(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(4)    |        20.189(R)|      SLOW  |         6.067(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |        19.713(R)|      SLOW  |         5.112(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(6)    |        19.503(R)|      SLOW  |         6.067(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |        19.120(R)|      SLOW  |         5.112(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(8)    |        19.033(R)|      SLOW  |         6.414(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |        18.807(R)|      SLOW  |         6.271(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |        18.313(R)|      SLOW  |         6.280(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |        18.535(R)|      SLOW  |         6.282(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |        19.300(R)|      SLOW  |         5.939(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |        18.558(R)|      SLOW  |         5.960(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(14)   |        18.621(R)|      SLOW  |         5.784(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(15)   |        18.382(R)|      SLOW  |         5.788(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(16)   |        20.171(R)|      SLOW  |         5.654(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(17)   |        20.233(R)|      SLOW  |         5.745(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(18)   |        18.778(R)|      SLOW  |         5.344(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(19)   |        19.532(R)|      SLOW  |         5.428(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(20)   |        18.663(R)|      SLOW  |         5.500(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(21)   |        18.679(R)|      SLOW  |         5.563(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(22)   |        18.994(R)|      SLOW  |         5.501(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(23)   |        18.637(R)|      SLOW  |         5.501(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(24)   |        17.930(R)|      SLOW  |         5.454(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(25)   |        18.354(R)|      SLOW  |         5.340(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(26)   |        18.369(R)|      SLOW  |         5.964(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(27)   |        18.594(R)|      SLOW  |         6.277(R)|      FAST  |clk_125m          |   0.000|
enable_inputs_o   |         6.814(R)|      SLOW  |         3.334(R)|      FAST  |clk_125m          |   0.000|
irq_p_o           |         6.829(R)|      SLOW  |         3.349(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |         6.420(R)|      SLOW  |         3.226(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
rd_n_o            |         6.831(R)|      SLOW  |         3.351(R)|      FAST  |clk_125m          |   0.000|
start_from_fpga_o |         6.777(R)|      SLOW  |         3.297(R)|      FAST  |clk_125m          |   0.000|
tdc_led_status_o  |         6.803(R)|      SLOW  |         3.373(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig1_o   |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig2_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig3_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig4_o   |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig5_o   |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
term_en_1_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_2_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_3_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_4_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_5_o       |         6.828(R)|      SLOW  |         3.348(R)|      FAST  |clk_125m          |   0.000|
wr_n_o            |         6.831(R)|      SLOW  |         3.351(R)|      FAST  |clk_125m          |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        10.410(R)|      SLOW  |         5.701(R)|      FAST  |clk_125m          |   0.000|
address_o(1)      |        10.459(R)|      SLOW  |         5.678(R)|      FAST  |clk_125m          |   0.000|
address_o(2)      |        10.570(R)|      SLOW  |         5.692(R)|      FAST  |clk_125m          |   0.000|
address_o(3)      |        10.754(R)|      SLOW  |         5.359(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|         6.440(R)|      SLOW  |         3.247(R)|      FAST  |clk_125m          |   0.000|
cs_n_o            |         6.777(R)|      SLOW  |         3.298(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |        18.673(R)|      SLOW  |         6.214(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(1)    |        21.003(R)|      SLOW  |         6.214(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |        20.770(R)|      SLOW  |         6.226(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |        20.000(R)|      SLOW  |         6.226(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(4)    |        20.188(R)|      SLOW  |         6.067(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |        19.712(R)|      SLOW  |         5.112(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(6)    |        19.502(R)|      SLOW  |         6.067(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |        19.119(R)|      SLOW  |         5.112(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(8)    |        19.032(R)|      SLOW  |         6.414(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |        18.806(R)|      SLOW  |         6.271(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |        18.312(R)|      SLOW  |         6.280(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |        18.534(R)|      SLOW  |         6.282(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |        19.299(R)|      SLOW  |         5.939(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |        18.557(R)|      SLOW  |         5.960(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(14)   |        18.620(R)|      SLOW  |         5.784(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(15)   |        18.381(R)|      SLOW  |         5.788(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(16)   |        20.170(R)|      SLOW  |         5.654(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(17)   |        20.232(R)|      SLOW  |         5.745(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(18)   |        18.777(R)|      SLOW  |         5.344(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(19)   |        19.531(R)|      SLOW  |         5.428(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(20)   |        18.662(R)|      SLOW  |         5.500(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(21)   |        18.678(R)|      SLOW  |         5.563(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(22)   |        18.993(R)|      SLOW  |         5.501(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(23)   |        18.636(R)|      SLOW  |         5.501(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(24)   |        17.929(R)|      SLOW  |         5.454(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(25)   |        18.353(R)|      SLOW  |         5.340(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(26)   |        18.368(R)|      SLOW  |         5.964(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(27)   |        18.593(R)|      SLOW  |         6.277(R)|      FAST  |clk_125m          |   0.000|
enable_inputs_o   |         6.813(R)|      SLOW  |         3.334(R)|      FAST  |clk_125m          |   0.000|
irq_p_o           |         6.828(R)|      SLOW  |         3.349(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |         6.419(R)|      SLOW  |         3.226(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
rd_n_o            |         6.830(R)|      SLOW  |         3.351(R)|      FAST  |clk_125m          |   0.000|
start_from_fpga_o |         6.776(R)|      SLOW  |         3.297(R)|      FAST  |clk_125m          |   0.000|
tdc_led_status_o  |         6.802(R)|      SLOW  |         3.373(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig1_o   |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig2_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig3_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig4_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig5_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
term_en_1_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_2_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_3_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_4_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_5_o       |         6.827(R)|      SLOW  |         3.348(R)|      FAST  |clk_125m          |   0.000|
wr_n_o            |         6.830(R)|      SLOW  |         3.351(R)|      FAST  |clk_125m          |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.763|    5.763|         |         |
p2l_clk_p_i    |    5.762|    5.762|         |         |
tdc_clk_n_i    |    2.634|         |         |         |
tdc_clk_p_i    |    2.634|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.764|    5.764|         |         |
p2l_clk_p_i    |    5.763|    5.763|         |         |
tdc_clk_n_i    |    2.634|         |         |         |
tdc_clk_p_i    |    2.634|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    6.432|         |         |         |
tdc_clk_n_i    |    2.922|         |         |         |
tdc_clk_p_i    |    2.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   10.969|    7.268|         |         |
p2l_clk_p_i    |   10.969|    7.267|         |         |
spec_clk_i     |    4.228|         |         |         |
tdc_clk_n_i    |    7.966|         |         |         |
tdc_clk_p_i    |    7.966|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   10.969|    7.269|         |         |
p2l_clk_p_i    |   10.969|    7.268|         |         |
spec_clk_i     |    4.228|         |         |         |
tdc_clk_n_i    |    7.966|         |         |         |
tdc_clk_p_i    |    7.966|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 45  Score: 40304  (Setup/Max: 0, Hold: 40304)

Constraints cover 625093 paths, 0 nets, and 24943 connections

Design statistics:
   Minimum period:  10.969ns{1}   (Maximum frequency:  91.166MHz)
   Minimum input required time before clock:   7.269ns
   Maximum output delay after clock:  21.004ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 23 12:26:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



