<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2096" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2096{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2096{left:411px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2096{left:811px;bottom:48px;letter-spacing:-0.13px;}
#t4_2096{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2096{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2096{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2096{left:96px;bottom:1020px;letter-spacing:0.13px;}
#t8_2096{left:96px;bottom:1002px;letter-spacing:0.12px;word-spacing:-0.21px;}
#t9_2096{left:96px;bottom:983px;letter-spacing:0.12px;}
#ta_2096{left:96px;bottom:959px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tb_2096{left:96px;bottom:941px;letter-spacing:0.13px;}
#tc_2096{left:96px;bottom:922px;letter-spacing:0.12px;}
#td_2096{left:96px;bottom:898px;letter-spacing:0.13px;word-spacing:0.01px;}
#te_2096{left:96px;bottom:872px;letter-spacing:-0.16px;}
#tf_2096{left:96px;bottom:844px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tg_2096{left:96px;bottom:826px;letter-spacing:0.13px;word-spacing:-0.04px;}
#th_2096{left:96px;bottom:808px;letter-spacing:0.12px;word-spacing:0.01px;}
#ti_2096{left:96px;bottom:782px;letter-spacing:-0.16px;}
#tj_2096{left:96px;bottom:754px;letter-spacing:0.13px;}
#tk_2096{left:96px;bottom:732px;letter-spacing:0.16px;word-spacing:0.05px;}
#tl_2096{left:96px;bottom:708px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tm_2096{left:96px;bottom:690px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tn_2096{left:96px;bottom:672px;letter-spacing:0.12px;}
#to_2096{left:96px;bottom:649px;letter-spacing:0.16px;word-spacing:0.05px;}
#tp_2096{left:96px;bottom:626px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tq_2096{left:96px;bottom:607px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tr_2096{left:96px;bottom:571px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ts_2096{left:96px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tt_2096{left:96px;bottom:439px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tu_2096{left:96px;bottom:403px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tv_2096{left:96px;bottom:175px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tw_2096{left:96px;bottom:148px;letter-spacing:0.18px;}
#tx_2096{left:140px;bottom:538px;letter-spacing:0.16px;}
#ty_2096{left:232px;bottom:538px;letter-spacing:0.16px;}
#tz_2096{left:524px;bottom:538px;letter-spacing:0.12px;word-spacing:0.07px;}
#t10_2096{left:138px;bottom:515px;letter-spacing:0.2px;}
#t11_2096{left:231px;bottom:515px;letter-spacing:0.15px;}
#t12_2096{left:300px;bottom:515px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t13_2096{left:133px;bottom:492px;letter-spacing:0.19px;}
#t14_2096{left:243px;bottom:492px;letter-spacing:-0.38px;}
#t15_2096{left:300px;bottom:492px;letter-spacing:0.1px;word-spacing:0.06px;}
#t16_2096{left:99px;bottom:371px;letter-spacing:0.17px;}
#t17_2096{left:413px;bottom:371px;letter-spacing:0.17px;}
#t18_2096{left:638px;bottom:371px;letter-spacing:0.14px;}
#t19_2096{left:99px;bottom:348px;letter-spacing:0.17px;}
#t1a_2096{left:145px;bottom:348px;letter-spacing:0.2px;}
#t1b_2096{left:187px;bottom:348px;}
#t1c_2096{left:195px;bottom:348px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t1d_2096{left:385px;bottom:348px;letter-spacing:0.03px;word-spacing:0.08px;}
#t1e_2096{left:522px;bottom:348px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1f_2096{left:522px;bottom:333px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1g_2096{left:678px;bottom:333px;letter-spacing:0.2px;}
#t1h_2096{left:724px;bottom:333px;letter-spacing:0.04px;}
#t1i_2096{left:742px;bottom:333px;letter-spacing:0.17px;}
#t1j_2096{left:805px;bottom:333px;letter-spacing:0.09px;}
#t1k_2096{left:522px;bottom:318px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1l_2096{left:688px;bottom:318px;letter-spacing:0.15px;}
#t1m_2096{left:729px;bottom:318px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1n_2096{left:522px;bottom:302px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1o_2096{left:774px;bottom:302px;letter-spacing:0.2px;}
#t1p_2096{left:816px;bottom:302px;}
#t1q_2096{left:99px;bottom:279px;letter-spacing:0.17px;}
#t1r_2096{left:620px;bottom:279px;letter-spacing:0.15px;}
#t1s_2096{left:478px;bottom:256px;letter-spacing:0.2px;}
#t1t_2096{left:525px;bottom:256px;letter-spacing:0.15px;}
#t1u_2096{left:666px;bottom:256px;letter-spacing:-0.05px;}
#t1v_2096{left:774px;bottom:256px;letter-spacing:0.17px;}
#t1w_2096{left:99px;bottom:234px;letter-spacing:0.16px;}
#t1x_2096{left:155px;bottom:234px;letter-spacing:0.2px;}
#t1y_2096{left:197px;bottom:234px;}
#t1z_2096{left:205px;bottom:234px;letter-spacing:0.2px;}
#t20_2096{left:247px;bottom:234px;}
#t21_2096{left:255px;bottom:234px;letter-spacing:0.16px;word-spacing:0.05px;}
#t22_2096{left:484px;bottom:234px;letter-spacing:0.24px;}
#t23_2096{left:547px;bottom:234px;letter-spacing:0.17px;}
#t24_2096{left:578px;bottom:234px;letter-spacing:-0.08px;}
#t25_2096{left:675px;bottom:234px;letter-spacing:0.13px;}
#t26_2096{left:689px;bottom:234px;letter-spacing:0.08px;}
#t27_2096{left:710px;bottom:234px;letter-spacing:0.12px;}
#t28_2096{left:779px;bottom:234px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t29_2096{left:99px;bottom:211px;letter-spacing:0.16px;}
#t2a_2096{left:155px;bottom:211px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t2b_2096{left:484px;bottom:211px;letter-spacing:0.24px;}
#t2c_2096{left:547px;bottom:211px;letter-spacing:0.17px;}
#t2d_2096{left:578px;bottom:211px;letter-spacing:-0.08px;}
#t2e_2096{left:675px;bottom:211px;letter-spacing:0.13px;}
#t2f_2096{left:689px;bottom:211px;letter-spacing:0.08px;}
#t2g_2096{left:710px;bottom:211px;letter-spacing:0.12px;}
#t2h_2096{left:779px;bottom:211px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2i_2096{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2096{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2096{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2096{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2096{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2096{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_2096{font-size:15px;font-family:Arial_62w;color:#000;}
.s7_2096{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s8_2096{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2096" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2096Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2096" style="-webkit-user-select: none;"><object width="935" height="1210" data="2096/2096.svg" type="image/svg+xml" id="pdf2096" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2096" class="t s1_2096">Instruction Reference </span><span id="t2_2096" class="t s1_2096">DPPS, VDPPS </span><span id="t3_2096" class="t s1_2096">135 </span>
<span id="t4_2096" class="t s1_2096">26568—Rev. 3.25—November 2021 </span><span id="t5_2096" class="t s1_2096">AMD64 Technology </span>
<span id="t6_2096" class="t s2_2096">of the destination, regardless of how those NaNs were generated from the sources. When the two </span>
<span id="t7_2096" class="t s2_2096">highest-order multiplication produce NaNs and the two lowest-low-order multiplications produce </span>
<span id="t8_2096" class="t s2_2096">infinities of opposite signs, the real indefinite QNaN (produced as the sum of the infinities) is written </span>
<span id="t9_2096" class="t s2_2096">to the destination. </span>
<span id="ta_2096" class="t s2_2096">NaNs in source operands or in computational results result in at least one NaN in the destination. For </span>
<span id="tb_2096" class="t s2_2096">the 256-bit version, NaNs are propagated within the two independent dot product operations only to </span>
<span id="tc_2096" class="t s2_2096">their respective 128-bit results. </span>
<span id="td_2096" class="t s2_2096">There are legacy and extended forms of the instruction: </span>
<span id="te_2096" class="t s3_2096">DPPS </span>
<span id="tf_2096" class="t s2_2096">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tg_2096" class="t s2_2096">a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the </span>
<span id="th_2096" class="t s2_2096">YMM register that corresponds to the destination are not affected. </span>
<span id="ti_2096" class="t s3_2096">VDPPS </span>
<span id="tj_2096" class="t s2_2096">The extended form of the instruction has both 128-bit and 256-bit encodings: </span>
<span id="tk_2096" class="t s4_2096">XMM Encoding </span>
<span id="tl_2096" class="t s2_2096">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tm_2096" class="t s2_2096">a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM reg- </span>
<span id="tn_2096" class="t s2_2096">ister that corresponds to the destination are cleared. </span>
<span id="to_2096" class="t s4_2096">YMM Encoding </span>
<span id="tp_2096" class="t s2_2096">The first source operand is a YMM register and the second source operand is either a YMM register </span>
<span id="tq_2096" class="t s2_2096">or a 256-bit memory location. The destination is a third YMM register. </span>
<span id="tr_2096" class="t s5_2096">Instruction Support </span>
<span id="ts_2096" class="t s2_2096">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tt_2096" class="t s2_2096">dix E of Volume 3. </span>
<span id="tu_2096" class="t s5_2096">Instruction Encoding </span>
<span id="tv_2096" class="t s5_2096">Related Instructions </span>
<span id="tw_2096" class="t s2_2096">(V)DPPD </span>
<span id="tx_2096" class="t s4_2096">Form </span><span id="ty_2096" class="t s4_2096">Subset </span><span id="tz_2096" class="t s4_2096">Feature Flag </span>
<span id="t10_2096" class="t s6_2096">DPPS </span><span id="t11_2096" class="t s6_2096">SSE4.1 </span><span id="t12_2096" class="t s6_2096">CPUID Fn0000_0001_ECX[SSE41] (bit 19) </span>
<span id="t13_2096" class="t s6_2096">VDPPS </span><span id="t14_2096" class="t s6_2096">AVX </span><span id="t15_2096" class="t s6_2096">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t16_2096" class="t s4_2096">Mnemonic </span><span id="t17_2096" class="t s4_2096">Opcode </span><span id="t18_2096" class="t s4_2096">Description </span>
<span id="t19_2096" class="t s6_2096">DPPS </span><span id="t1a_2096" class="t s7_2096">xmm1</span><span id="t1b_2096" class="t s6_2096">, </span><span id="t1c_2096" class="t s7_2096">xmm2/mem128, imm8 </span><span id="t1d_2096" class="t s6_2096">66 0F 3A 40 /r ib </span><span id="t1e_2096" class="t s6_2096">Selectively multiplies packed single-precision </span>
<span id="t1f_2096" class="t s6_2096">floating-point values in </span><span id="t1g_2096" class="t s7_2096">xmm2 </span><span id="t1h_2096" class="t s6_2096">or </span><span id="t1i_2096" class="t s7_2096">mem128 </span><span id="t1j_2096" class="t s6_2096">by </span>
<span id="t1k_2096" class="t s6_2096">corresponding values in </span><span id="t1l_2096" class="t s7_2096">xmm1</span><span id="t1m_2096" class="t s6_2096">, adds interim </span>
<span id="t1n_2096" class="t s6_2096">products, selectively writes results to </span><span id="t1o_2096" class="t s7_2096">xmm1</span><span id="t1p_2096" class="t s6_2096">. </span>
<span id="t1q_2096" class="t s4_2096">Mnemonic </span><span id="t1r_2096" class="t s4_2096">Encoding </span>
<span id="t1s_2096" class="t s4_2096">VEX </span><span id="t1t_2096" class="t s4_2096">RXB.map_select </span><span id="t1u_2096" class="t s4_2096">W.vvvv.L.pp </span><span id="t1v_2096" class="t s4_2096">Opcode </span>
<span id="t1w_2096" class="t s6_2096">VDPPS </span><span id="t1x_2096" class="t s7_2096">xmm1</span><span id="t1y_2096" class="t s6_2096">, </span><span id="t1z_2096" class="t s7_2096">xmm2</span><span id="t20_2096" class="t s6_2096">, </span><span id="t21_2096" class="t s7_2096">xmm3/mem128, imm8 </span><span id="t22_2096" class="t s6_2096">C4 </span><span id="t23_2096" class="t s6_2096">RXB </span><span id="t24_2096" class="t s6_2096">.00011 </span><span id="t25_2096" class="t s6_2096">X.</span><span id="t26_2096" class="t s7_2096">src </span><span id="t27_2096" class="t s6_2096">.0.01 </span><span id="t28_2096" class="t s6_2096">40 /r ib </span>
<span id="t29_2096" class="t s6_2096">VDPPS </span><span id="t2a_2096" class="t s7_2096">ymm1, ymm2, ymm3/mem256, imm8 </span><span id="t2b_2096" class="t s6_2096">C4 </span><span id="t2c_2096" class="t s6_2096">RXB </span><span id="t2d_2096" class="t s6_2096">.00011 </span><span id="t2e_2096" class="t s6_2096">X.</span><span id="t2f_2096" class="t s7_2096">src </span><span id="t2g_2096" class="t s6_2096">.1.01 </span><span id="t2h_2096" class="t s6_2096">40 /r ib </span>
<span id="t2i_2096" class="t s8_2096">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
