/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [20:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire [21:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [2:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [29:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_4z[1] & celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[5] & celloutsig_1_3z[0]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[9] & celloutsig_1_1z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z[6] & celloutsig_0_4z[1]);
  assign celloutsig_0_23z = ~(celloutsig_0_5z & celloutsig_0_7z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z[6] | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_8z);
  assign celloutsig_0_76z = celloutsig_0_8z[0] | ~(celloutsig_0_8z[2]);
  assign celloutsig_0_1z = celloutsig_0_0z[15] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_2z = in_data[15] | ~(celloutsig_0_1z);
  assign celloutsig_0_29z = celloutsig_0_1z | ~(celloutsig_0_0z[0]);
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_16z[10], celloutsig_0_6z, celloutsig_0_74z, celloutsig_0_3z };
  assign out_data[3:0] = _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_36z = { celloutsig_0_14z[20:2], _00_ } / { 1'h1, celloutsig_0_14z[9:3], celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_8z = in_data[84:82] / { 1'h1, in_data[85], celloutsig_0_7z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[6:3], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[137:133] / { 1'h1, celloutsig_1_2z[11:8] };
  assign celloutsig_0_7z = celloutsig_0_0z[19:4] === { celloutsig_0_0z[17:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_2z[8:6] === { celloutsig_1_11z[4:3], celloutsig_1_6z };
  assign celloutsig_0_74z = celloutsig_0_5z & ~(celloutsig_0_15z);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(in_data[171]);
  assign celloutsig_1_1z = { in_data[161:156], celloutsig_1_0z, celloutsig_1_0z } * { in_data[145:142], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[7:6], celloutsig_0_6z } !== { celloutsig_0_12z[1:0], celloutsig_0_7z };
  assign celloutsig_1_10z = ~ { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_16z = ~ celloutsig_0_0z[14:3];
  assign celloutsig_0_33z = { celloutsig_0_16z[10:7], celloutsig_0_6z } | { in_data[15:12], celloutsig_0_29z };
  assign celloutsig_1_14z = { in_data[110:100], celloutsig_1_7z } | { celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z } | { celloutsig_1_3z[4:2], celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_3z = | celloutsig_0_0z[17:2];
  assign celloutsig_0_6z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_2z[3];
  assign celloutsig_0_84z = | { celloutsig_0_76z, celloutsig_0_36z[4:0], celloutsig_0_23z };
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_11z[17:9], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[56:36] >> in_data[49:29];
  assign celloutsig_0_9z = { celloutsig_0_0z[11:4], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } >> { in_data[19:7], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_8z[0], celloutsig_0_3z, celloutsig_0_1z } >> celloutsig_0_4z[3:1];
  assign celloutsig_0_4z = { celloutsig_0_0z[8:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } - { in_data[35:30], celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z[7:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z } - { celloutsig_1_1z[2:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_5z = celloutsig_1_2z[11:0] ~^ celloutsig_1_2z[12:1];
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_9z } ~^ { celloutsig_0_0z[19:5], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_0z = ~((in_data[147] & in_data[168]) | in_data[111]);
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_14z[3]) | celloutsig_1_3z[0]);
  assign { out_data[128], out_data[112:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z };
endmodule
