Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 30 12:41:44 2020
| Host         : HTC219-714-SPC running 64-bit major release  (build 9200)
| Command      : report_drc -file system_top_level_wrapper_drc_opted.rpt
| Design       : system_top_level_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+---------------------------------+------------+
| Rule        | Severity | Description                     | Violations |
+-------------+----------+---------------------------------+------------+
| PLBUFGOPT-1 | Warning  | Non-Optimal connections to BUFG | 1          |
| ZPS7-1      | Warning  | PS7 block required              | 1          |
+-------------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
PLBUFGOPT-1#1 Warning
Non-Optimal connections to BUFG  
A non-muxed BUFG system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst is driven by another global buffer system_top_level_i/clk_wiz_0/inst/clkout1_buf. Remove non-muxed BUFG if it is not desired
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


