;redcode
;assert 1
	SPL 0, 202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 9
	SPL 0, 9
	SUB -7, <-120
	ADD <-0, 8
	ADD 0, 29
	SUB 1, 1
	SUB -7, <-120
	SUB @-127, 100
	CMP 0, 372
	SUB -3, 0
	SUB #72, @200
	SLT 20, @12
	SUB #72, @200
	MOV -13, <-20
	SUB -7, <-120
	SUB #30, 0
	SUB 20, 9
	CMP 0, 372
	SUB 210, -60
	SUB 210, -60
	ADD 0, 29
	SUB @-127, 100
	SLT 20, @12
	SUB 40, @-0
	SLT 20, @12
	JMP -100, -8
	DJN 0, 729
	SUB #30, 0
	JMZ @-0, 8
	SUB #30, 0
	SUB #30, 0
	SUB 110, @0
	SLT 281, 600
	SUB @0, 0
	SPL 0, 202
	SLT 31, 9
	CMP 0, 372
	SPL 0, 202
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, 202
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	ADD @-127, 100
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	SUB -1, <-25
	SUB @12, @660
	ADD 12, @10
	DJN <-30, 9
	ADD #270, 1
	MOV #30, -75
	SUB #72, @200
	SUB -207, <-120
	SUB 12, @10
	SUB 12, @10
	SUB @127, <400
	CMP @-127, 100
	CMP @-127, 100
	SUB 0, -0
	CMP @-127, 100
	SUB 100, 0
	SUB -1, <-25
	SUB 100, 0
	SPL 0, <753
	SUB 0, -0
	SPL <-127, 100
	SUB @12, @660
	SUB -207, <-120
	SUB 0, -0
	SPL 100
	JMZ <121, 100
	SUB -7, <-120
	SPL <-127, 100
	SPL <-127, 100
	DJN 220, 860
	SUB 100, 0
	SUB -207, <-120
	JMP <121, 100
	JMP <121, 100
	SUB @0, <63
	SUB @-127, 100
	SUB -1, <-25
	SPL -207, @-120
	SUB 0, -0
	SPL 0
	SPL 0
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <753
	SUB #12, @10
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
