

================================================================
== Vitis HLS Report for 'histogram_Pipeline_LOOP_I'
================================================================
* Date:           Wed Mar  8 22:54:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.456 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |        ?|        ?|        17|          8|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 22 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 25 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln17_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln17_1"   --->   Operation 26 'read' 'or_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %i_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [test_histogram/histogram.cpp:19]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i64 %i" [test_histogram/histogram.cpp:17]   --->   Operation 32 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [5/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 33 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 34 [4/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 34 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.45>
ST_4 : Operation 35 [3/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 35 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.45>
ST_5 : Operation 36 [2/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 36 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.45>
ST_6 : Operation 37 [1/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 37 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %conv" [test_histogram/histogram.cpp:17]   --->   Operation 38 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln17, i32 23, i32 30" [test_histogram/histogram.cpp:17]   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i32 %bitcast_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 40 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln17 = icmp_ne  i8 %tmp, i8 255" [test_histogram/histogram.cpp:17]   --->   Operation 41 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (1.05ns)   --->   "%icmp_ln17_1 = icmp_eq  i23 %trunc_ln17_1, i23 0" [test_histogram/histogram.cpp:17]   --->   Operation 42 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %n_read" [test_histogram/histogram.cpp:17]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%or_ln17 = or i1 %icmp_ln17_1, i1 %icmp_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 45 'or' 'or_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %n_read" [test_histogram/histogram.cpp:17]   --->   Operation 46 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln17 = and i1 %or_ln17, i1 %or_ln17_1_read" [test_histogram/histogram.cpp:17]   --->   Operation 47 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln17, i1 %tmp_2" [test_histogram/histogram.cpp:17]   --->   Operation 48 'and' 'and_ln17_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln17 = add i64 %i, i64 1" [test_histogram/histogram.cpp:17]   --->   Operation 49 'add' 'add_ln17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void %for.inc24.preheader.exitStub, void %for.inc14" [test_histogram/histogram.cpp:17]   --->   Operation 50 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %i" [test_histogram/histogram.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %trunc_ln19" [test_histogram/histogram.cpp:19]   --->   Operation 52 'zext' 'zext_ln19' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %zext_ln19" [test_histogram/histogram.cpp:19]   --->   Operation 53 'getelementptr' 'feature_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (1.23ns)   --->   "%m = load i7 %feature_addr" [test_histogram/histogram.cpp:19]   --->   Operation 54 'load' 'm' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln19" [test_histogram/histogram.cpp:20]   --->   Operation 55 'getelementptr' 'weight_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (1.23ns)   --->   "%weight_load = load i7 %weight_addr" [test_histogram/histogram.cpp:20]   --->   Operation 56 'load' 'weight_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln17 = store i64 %add_ln17, i64 %i_1" [test_histogram/histogram.cpp:17]   --->   Operation 57 'store' 'store_ln17' <Predicate = (and_ln17_1)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 58 [1/2] (1.23ns)   --->   "%m = load i7 %feature_addr" [test_histogram/histogram.cpp:19]   --->   Operation 58 'load' 'm' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 59 [1/2] (1.23ns)   --->   "%weight_load = load i7 %weight_addr" [test_histogram/histogram.cpp:20]   --->   Operation 59 'load' 'weight_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i32 %m" [test_histogram/histogram.cpp:21]   --->   Operation 60 'zext' 'zext_ln21' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%hist_local_addr = getelementptr i32 %hist_local, i64 0, i64 %zext_ln21" [test_histogram/histogram.cpp:21]   --->   Operation 61 'getelementptr' 'hist_local_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 62 'load' 'reuse_addr_reg_load' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (1.23ns)   --->   "%hist_local_load = load i7 %hist_local_addr" [test_histogram/histogram.cpp:21]   --->   Operation 63 'load' 'hist_local_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 64 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln21" [test_histogram/histogram.cpp:21]   --->   Operation 64 'icmp' 'addr_cmp' <Predicate = (and_ln17_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln21 = store i64 %zext_ln21, i64 %reuse_addr_reg" [test_histogram/histogram.cpp:21]   --->   Operation 65 'store' 'store_ln21' <Predicate = (and_ln17_1)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 66 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (1.23ns)   --->   "%hist_local_load = load i7 %hist_local_addr" [test_histogram/histogram.cpp:21]   --->   Operation 67 'load' 'hist_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 68 [1/1] (0.44ns)   --->   "%x = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_local_load" [test_histogram/histogram.cpp:21]   --->   Operation 68 'select' 'x' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (!and_ln17_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.08>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %weight_load" [test_histogram/histogram.cpp:20]   --->   Operation 69 'bitcast' 'wt' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [7/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.08>
ST_12 : Operation 71 [6/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.08>
ST_13 : Operation 72 [5/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.08>
ST_14 : Operation 73 [4/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 73 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.08>
ST_15 : Operation 74 [3/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.08>
ST_16 : Operation 75 [2/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.08>
ST_17 : Operation 76 [1/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [test_histogram/histogram.cpp:19]   --->   Operation 77 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 %add, i7 %hist_local_addr" [test_histogram/histogram.cpp:22]   --->   Operation 78 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %add, i32 %reuse_reg" [test_histogram/histogram.cpp:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond3" [test_histogram/histogram.cpp:17]   --->   Operation 80 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ or_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca       ) [ 0111111111000000000]
reuse_reg           (alloca       ) [ 0111111111111111111]
i_1                 (alloca       ) [ 0111111110000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000]
n_read              (read         ) [ 0011111110000000000]
or_ln17_1_read      (read         ) [ 0011111110000000000]
store_ln0           (store        ) [ 0000000000000000000]
store_ln0           (store        ) [ 0000000000000000000]
store_ln0           (store        ) [ 0000000000000000000]
br_ln0              (br           ) [ 0000000000000000000]
i                   (load         ) [ 0001111110000000000]
trunc_ln17          (trunc        ) [ 0001111000000000000]
conv                (sitofp       ) [ 0000000110000000000]
bitcast_ln17        (bitcast      ) [ 0000000000000000000]
tmp                 (partselect   ) [ 0000000000000000000]
trunc_ln17_1        (trunc        ) [ 0000000000000000000]
icmp_ln17           (icmp         ) [ 0000000010000000000]
icmp_ln17_1         (icmp         ) [ 0000000010000000000]
specpipeline_ln0    (specpipeline ) [ 0000000000000000000]
or_ln17             (or           ) [ 0000000000000000000]
tmp_2               (fcmp         ) [ 0000000000000000000]
and_ln17            (and          ) [ 0000000000000000000]
and_ln17_1          (and          ) [ 0110000011100000000]
add_ln17            (add          ) [ 0000000000000000000]
br_ln17             (br           ) [ 0000000000000000000]
trunc_ln19          (trunc        ) [ 0000000000000000000]
zext_ln19           (zext         ) [ 0000000000000000000]
feature_addr        (getelementptr) [ 0100000001000000000]
weight_addr         (getelementptr) [ 0100000001000000000]
store_ln17          (store        ) [ 0000000000000000000]
m                   (load         ) [ 0000000000000000000]
weight_load         (load         ) [ 0011000000110000000]
zext_ln21           (zext         ) [ 0000000000000000000]
hist_local_addr     (getelementptr) [ 0111111110111111111]
reuse_addr_reg_load (load         ) [ 0000000000000000000]
addr_cmp            (icmp         ) [ 0010000000100000000]
store_ln21          (store        ) [ 0000000000000000000]
reuse_reg_load      (load         ) [ 0000000000000000000]
hist_local_load     (load         ) [ 0000000000000000000]
x                   (select       ) [ 0101111110011111110]
wt                  (bitcast      ) [ 0100111110001111110]
add                 (fadd         ) [ 0010000000000000001]
specloopname_ln19   (specloopname ) [ 0000000000000000000]
store_ln22          (store        ) [ 0000000000000000000]
store_ln22          (store        ) [ 0000000000000000000]
br_ln17             (br           ) [ 0000000000000000000]
ret_ln0             (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="or_ln17_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hist_local">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_local"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_addr_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reuse_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="n_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="or_ln17_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="feature_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_addr/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="weight_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="hist_local_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_local_addr/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_local_load/9 store_ln22/18 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="6"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln17_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln17_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln17_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln17_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln17_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="23" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="or_ln17_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="1" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln17_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="7"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln17_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln17_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="6"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln19_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="6"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln19_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln17_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="7"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln21_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="reuse_addr_reg_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="8"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="addr_cmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln21_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="8"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="reuse_reg_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="9"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="wt_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="wt/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln22_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="17"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/18 "/>
</bind>
</comp>

<comp id="249" class="1005" name="reuse_addr_reg_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="256" class="1005" name="reuse_reg_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="n_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="6"/>
<pin id="272" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="or_ln17_1_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="7"/>
<pin id="277" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln17_1_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="6"/>
<pin id="282" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln17_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="291" class="1005" name="conv_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln17_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln17_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="and_ln17_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="feature_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="1"/>
<pin id="313" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="feature_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="weight_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="weight_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="hist_local_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="1"/>
<pin id="328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="hist_local_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="addr_cmp_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="336" class="1005" name="x_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="341" class="1005" name="wt_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wt "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="149" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="152" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="186"><net_src comp="178" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="122" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="211"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="83" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="109" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="252"><net_src comp="52" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="259"><net_src comp="56" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="266"><net_src comp="60" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="273"><net_src comp="64" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="278"><net_src comp="70" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="283"><net_src comp="141" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="289"><net_src comp="144" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="294"><net_src comp="119" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="300"><net_src comp="166" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="305"><net_src comp="172" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="310"><net_src comp="187" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="76" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="319"><net_src comp="89" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="324"><net_src comp="96" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="329"><net_src comp="102" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="334"><net_src comp="220" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="339"><net_src comp="234" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="344"><net_src comp="241" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="349"><net_src comp="115" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist_local | {18 }
 - Input state : 
	Port: histogram_Pipeline_LOOP_I : or_ln17_1 | {1 }
	Port: histogram_Pipeline_LOOP_I : n | {1 }
	Port: histogram_Pipeline_LOOP_I : feature | {8 9 }
	Port: histogram_Pipeline_LOOP_I : weight | {8 9 }
	Port: histogram_Pipeline_LOOP_I : hist_local | {9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln17 : 1
		conv : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp : 1
		trunc_ln17_1 : 1
		icmp_ln17 : 2
		icmp_ln17_1 : 2
	State 8
		zext_ln19 : 1
		feature_addr : 2
		m : 3
		weight_addr : 2
		weight_load : 3
		store_ln17 : 1
	State 9
		zext_ln21 : 1
		hist_local_addr : 2
		hist_local_load : 3
		addr_cmp : 2
		store_ln21 : 2
	State 10
		x : 1
	State 11
		add : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115        |    2    |   306   |   246   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln17_fu_193      |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln17_fu_166     |    0    |    0    |    11   |
|   icmp   |     icmp_ln17_1_fu_172    |    0    |    0    |    16   |
|          |      addr_cmp_fu_220      |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|  select  |          x_fu_234         |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln17_fu_182      |    0    |    0    |    2    |
|          |     and_ln17_1_fu_187     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln17_fu_178      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |     n_read_read_fu_64     |    0    |    0    |    0    |
|          | or_ln17_1_read_read_fu_70 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  sitofp  |         grp_fu_119        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_122        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln17_fu_144     |    0    |    0    |    0    |
|   trunc  |    trunc_ln17_1_fu_162    |    0    |    0    |    0    |
|          |     trunc_ln19_fu_198     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_152        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln19_fu_201     |    0    |    0    |    0    |
|          |      zext_ln21_fu_212     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   306   |   411   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add_reg_346      |   32   |
|    addr_cmp_reg_331   |    1   |
|   and_ln17_1_reg_307  |    1   |
|      conv_reg_291     |   32   |
|  feature_addr_reg_311 |    7   |
|hist_local_addr_reg_326|    7   |
|      i_1_reg_263      |   64   |
|       i_reg_280       |   64   |
|  icmp_ln17_1_reg_302  |    1   |
|   icmp_ln17_reg_297   |    1   |
|     n_read_reg_270    |   32   |
| or_ln17_1_read_reg_275|    1   |
| reuse_addr_reg_reg_249|   64   |
|   reuse_reg_reg_256   |   32   |
|   trunc_ln17_reg_286  |   32   |
|  weight_addr_reg_316  |    7   |
|  weight_load_reg_321  |   32   |
|       wt_reg_341      |   32   |
|       x_reg_336       |   32   |
+-----------------------+--------+
|         Total         |   474  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_115    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   170  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   306  |   411  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   474  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   780  |   456  |
+-----------+--------+--------+--------+--------+
