{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547661306352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547661306353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:55:06 2019 " "Processing started: Wed Jan 16 15:55:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547661306353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661306353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661306353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547661306527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547661306527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "FullAdder.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313397 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "Add16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "Add16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "ALU.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "comparador16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313399 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "comparador16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "HalfAdder.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313399 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "Inc16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "Inc16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "inversor16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "inversor16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "zerador16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "zerador16.vhd" "" { Text "/home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547661313400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313400 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "teste " "Top-level design entity \"teste\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1547661313440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547661313612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 16 15:55:13 2019 " "Processing ended: Wed Jan 16 15:55:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547661313612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547661313612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547661313612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547661313689 ""}
