# ARM Instruction Summary


Modification of CPSR flags is optional for all {S} instructions.

### Logical ALU Operations

```
+----------------------------------------------------------------------------+
|       Instruction                      Cycles   Flags  Expl.               |
|       MOV{cond}{S} Rd,Op2              1S+x+y    NZc-  Rd = Op2            |
|       MVN{cond}{S} Rd,Op2              1S+x+y    NZc-  Rd = NOT Op2        |
|       ORR{cond}{S} Rd,Rn,Op2           1S+x+y    NZc-  Rd = Rn OR Op2      |
|       EOR{cond}{S} Rd,Rn,Op2           1S+x+y    NZc-  Rd = Rn XOR Op2     |
|       AND{cond}{S} Rd,Rn,Op2           1S+x+y    NZc-  Rd = Rn AND Op2     |
|       BIC{cond}{S} Rd,Rn,Op2           1S+x+y    NZc-  Rd = Rn AND NOT Op2 |
|       TST{cond}{P}    Rn,Op2           1S+x      NZc-  Void = Rn AND Op2   |
|       TEQ{cond}{P}    Rn,Op2           1S+x      NZc-  Void = Rn XOR Op2   |
+----------------------------------------------------------------------------+
```

Add x=1I cycles if Op2 shifted-by-register. Add y=1S+1N cycles if Rd=R15.
Carry flag affected only if Op2 contains a non-zero shift amount.

### Arithmetic ALU Operations

```
+-------------------------------------------------------------------------+
|       Instruction                      Cycles   Flags  Expl.            |
|       ADD{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Rn+Op2      |
|       ADC{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Rn+Op2+Cy   |
|       SUB{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Rn-Op2      |
|       SBC{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Rn-Op2+Cy-1 |
|       RSB{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Op2-Rn      |
|       RSC{cond}{S} Rd,Rn,Op2           1S+x+y    NZCV  Rd = Op2-Rn+Cy-1 |
|       CMP{cond}{P}    Rn,Op2           1S+x      NZCV  Void = Rn-Op2    |
|       CMN{cond}{P}    Rn,Op2           1S+x      NZCV  Void = Rn+Op2    |
+-------------------------------------------------------------------------+
```

Add x=1I cycles if Op2 shifted-by-register. Add y=1S+1N cycles if Rd=R15.

### Multiply

```
+------------------------------------------------------------------------------------+
|       Instruction                      Cycles   Flags  Expl.                       |
|       MUL{cond}{S} Rd,Rm,Rs            1S+mI     NZx-  Rd = Rm*Rs                  |
|       MLA{cond}{S} Rd,Rm,Rs,Rn         1S+mI+1I  NZx-  Rd = Rm*Rs+Rn               |
|       UMULL{cond}{S} RdLo,RdHi,Rm,Rs   1S+mI+1I  NZx-  RdHiLo = Rm*Rs              |
|       UMLAL{cond}{S} RdLo,RdHi,Rm,Rs   1S+mI+2I  NZx-  RdHiLo = Rm*Rs+RdHiLo       |
|       SMULL{cond}{S} RdLo,RdHi,Rm,Rs   1S+mI+1I  NZx-  RdHiLo = Rm*Rs              |
|       SMLAL{cond}{S} RdLo,RdHi,Rm,Rs   1S+mI+2I  NZx-  RdHiLo = Rm*Rs+RdHiLo       |
|       SMLAxy{cond}  Rd,Rm,Rs,Rn     ARMv5TE(xP)  ----q Rd=HalfRm*HalfRs+Rn         |
|       SMLAWy{cond}  Rd,Rm,Rs,Rn     ARMv5TE(xP)  ----q Rd=(Rm*HalfRs)/10000h+Rn    |
|       SMULWy{cond}  Rd,Rm,Rs        ARMv5TE(xP)  ----  Rd=(Rm*HalfRs)/10000h       |
|       SMLALxy{cond} RdLo,RdHi,Rm,Rs ARMv5TE(xP)  ----  RdHiLo=RdHiLo+HalfRm*HalfRs |
|       SMULxy{cond}  Rd,Rm,Rs        ARMv5TE(xP)  ----  Rd=HalfRm*HalfRs            |
+------------------------------------------------------------------------------------+
```


### Memory Load/Store

```
+--------------------------------------------------------------------------------+
|       Instruction                      Cycles    Flags  Expl.                  |
|       LDR{cond}{B}{T} Rd,<Address>     1S+1N+1I+y ----  Rd=[Rn+/-<offset>]     |
|       LDR{cond}H      Rd,<Address>     1S+1N+1I+y ----  Load Unsigned halfword |
|       LDR{cond}D      Rd,<Address>                ----  Load Dword ARMv5TE     |
|       LDR{cond}SB     Rd,<Address>     1S+1N+1I+y ----  Load Signed byte       |
|       LDR{cond}SH     Rd,<Address>     1S+1N+1I+y ----  Load Signed halfword   |
|       LDM{cond}{amod} Rn{!},<Rlist>{^} nS+1N+1I+y ----  Load Multiple          |
|       STR{cond}{B}{T} Rd,<Address>     2N         ----  [Rn+/-<offset>]=Rd     |
|       STR{cond}H      Rd,<Address>     2N         ----  Store halfword         |
|       STR{cond}D      Rd,<Address>                ----  Store Dword ARMv5TE    |
|       STM{cond}{amod} Rn{!},<Rlist>{^} (n-1)S+2N  ----  Store Multiple         |
|       SWP{cond}{B}    Rd,Rm,[Rn]       1S+2N+1I   ----  Rd=[Rn], [Rn]=Rm       |
|       PLD             <Address>        1S         ----  Prepare Cache ARMv5TE  |
+--------------------------------------------------------------------------------+
```

For LDR/LDM, add y=1S+1N if Rd=R15, or if R15 in Rlist.

### Jumps, Calls, CPSR Mode, and others

```
+------------------------------------------------------------------------------------+
|       Instruction                  Cycles  Flags  Expl.                            |
|       B{cond}   label              2S+1N    ----  PC=$+8+/-32M                     |
|       BL{cond}  label              2S+1N    ----  PC=$+8+/-32M, LR=$+4             |
|       BX{cond}  Rn                 2S+1N    ----  PC=Rn, T=Rn.0 (THUMB/ARM)        |
|       BLX{cond} Rn                 2S+1N    ----  PC=Rn, T=Rn.0, LR=PC+4, ARM9     |
|       BLX       label              2S+1N    ----  PC=PC+$+/-32M, LR=$+4, T=1, ARM9 |
|       MRS{cond} Rd,Psr             1S       ----  Rd=Psr                           |
|       MSR{cond} Psr{_field},Op     1S      (psr)  Psr[field]=Op                    |
|       SWI{cond} Imm24bit           2S+1N    ----  PC=8, ARM Svc mode, LR=$+4       |
|       BKPT      Imm16bit           ???      ----  PC=C, ARM Abt mode, LR=$+4 ARM9  |
|       The Undefined Instruction    2S+1I+1N ----  PC=4, ARM Und mode, LR=$+4       |
|       cond=false                   1S       ----  Any opcode with condition=false  |
|       NOP                          1S       ----  R0=R0                            |
+------------------------------------------------------------------------------------+
```



```
+--------------------------------------------------------------------------------+
|       CLZ{cond} Rd,Rm              ???      ----    Count Leading Zeros ARMv5  |
|       QADD{cond} Rd,Rm,Rn                   ----q   Rd=Rm+Rn       ARMv5TE(xP) |
|       QSUB{cond} Rd,Rm,Rn                   ----q   Rd=Rm-Rn       ARMv5TE(xP) |
|       QDADD{cond} Rd,Rm,Rn                  ----q   Rd=Rm+Rn*2     ARMv5TE(xP) |
|       QDSUB{cond} Rd,Rm,Rn                  ----q   Rd=Rm-Rn*2     ARMv5TE(xP) |
+--------------------------------------------------------------------------------+
```


### Coprocessor Functions (if any)

```
+---------------------------------------------------------------------------------+
|       Instruction                         Cycles  Flags  Expl.                  |
|       CDP{cond} Pn,<cpopc>,Cd,Cn,Cm{,<cp>} 1S+bI   ----  Coprocessor specific   |
|       STC{cond}{L} Pn,Cd,<Address>         (n-1)S+2N+bI  [address] = CRd        |
|       LDC{cond}{L} Pn,Cd,<Address>         (n-1)S+2N+bI  CRd = [address]        |
|       MCR{cond} Pn,<cpopc>,Rd,Cn,Cm{,<cp>} 1S+bI+1C      CRn = Rn {<op> CRm}    |
|       MRC{cond} Pn,<cpopc>,Rd,Cn,Cm{,<cp>} 1S+(b+1)I+1C  Rn = CRn {<op> CRm}    |
|       CDP2,STC2,LDC2,MCR2,MRC2 - ARMv5 Extensions similar above, without {cond} |
|       MCRR{cond} Pn,<cpopc>,Rd,Rn,Cm  ;write Rd,Rn to coproc ARMv5TE            |
|       MRRC{cond} Pn,<cpopc>,Rd,Rn,Cm  ;read Rd,Rn from coproc ARMv5TE           |
+---------------------------------------------------------------------------------+
```


### ARM Binary Opcode Format

```
+-------------------------------------------------------------------------------------+
|       |..3 ..................2 ..................1 ..................0|             |
|       |1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0|             |
|       |_Cond__|0_0_0|___Op__|S|__Rn___|__Rd___|__Shift__|Typ|0|__Rm___| DataProc    |
|       |_Cond__|0_0_0|___Op__|S|__Rn___|__Rd___|__Rs___|0|Typ|1|__Rm___| DataProc    |
|       |_Cond__|0_0_1|___Op__|S|__Rn___|__Rd___|_Shift_|___Immediate___| DataProc    |
|       |_Cond__|0_0_1_1_0_0_1_0_0_0_0_0_1_1_1_1_0_0_0_0|_____Hint______| ARM11:Hint  |
|       |_Cond__|0_0_1_1_0|P|1|0|_Field_|__Rd___|_Shift_|___Immediate___| PSR Imm     |
|       |_Cond__|0_0_0_1_0|P|L|0|_Field_|__Rd___|0_0_0_0|0_0_0_0|__Rm___| PSR Reg     |
|       |_Cond__|0_0_0_1_0_0_1_0_1_1_1_1_1_1_1_1_1_1_1_1|0_0|L|1|__Rn___| BX,BLX      |
|       |1_1_1_0|0_0_0_1_0_0_1_0|_____immediate_________|0_1_1_1|_immed_| ARM9:BKPT   |
|       |_Cond__|0_0_0_1_0_1_1_0_1_1_1_1|__Rd___|1_1_1_1|0_0_0_1|__Rm___| ARM9:CLZ    |
|       |_Cond__|0_0_0_1_0|Op_|0|__Rn___|__Rd___|0_0_0_0|0_1_0_1|__Rm___| ARM9:QALU   |
|       |_Cond__|0_0_0_0_0_0|A|S|__Rd___|__Rn___|__Rs___|1_0_0_1|__Rm___| Multiply    |
|       |_Cond__|0_0_0_0_0_1_0_0|_RdHi__|_RdLo__|__Rs___|1_0_0_1|__Rm___| ARM11:UMAAL |
|       |_Cond__|0_0_0_0_1|U|A|S|_RdHi__|_RdLo__|__Rs___|1_0_0_1|__Rm___| MulLong     |
|       |_Cond__|0_0_0_1_0|Op_|0|Rd/RdHi|Rn/RdLo|__Rs___|1|y|x|0|__Rm___| MulHalfARM9 |
|       |_Cond__|0_0_0_1_0|B|0_0|__Rn___|__Rd___|0_0_0_0|1_0_0_1|__Rm___| TransSwp12  |
|       |_Cond__|0_0_0_1_1|_Op__|__Rn___|__Rd___|1_1_1_1|1_0_0_1|__Rm___| ARM11:LDREX |
|       |_Cond__|0_0_0|P|U|0|W|L|__Rn___|__Rd___|0_0_0_0|1|S|H|1|__Rm___| TransReg10  |
|       |_Cond__|0_0_0|P|U|1|W|L|__Rn___|__Rd___|OffsetH|1|S|H|1|OffsetL| TransImm10  |
|       |_Cond__|0_1_0|P|U|B|W|L|__Rn___|__Rd___|_________Offset________| TransImm9   |
|       |_Cond__|0_1_1|P|U|B|W|L|__Rn___|__Rd___|__Shift__|Typ|0|__Rm___| TransReg9   |
|       |_Cond__|0_1_1|________________xxx____________________|1|__xxx__| Undefined   |
|       |_Cond__|0_1_1|Op_|x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x|1|x_x_x_x| ARM11:Media |
|       |1_1_1_1_0_1_0_1_0_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_1_1_1_1_1| ARM11:CLREX |
|       |_Cond__|1_0_0|P|U|S|W|L|__Rn___|__________Register_List________| BlockTrans  |
|       |_Cond__|1_0_1|L|___________________Offset______________________| B,BL,BLX    |
|       |_Cond__|1_1_0|P|U|N|W|L|__Rn___|__CRd__|__CP#__|____Offset_____| CoDataTrans |
|       |_Cond__|1_1_0_0_0_1_0|L|__Rn___|__Rd___|__CP#__|_CPopc_|__CRm__| CoRR ARM9   |
|       |_Cond__|1_1_1_0|_CPopc_|__CRn__|__CRd__|__CP#__|_CP__|0|__CRm__| CoDataOp    |
|       |_Cond__|1_1_1_0|CPopc|L|__CRn__|__Rd___|__CP#__|_CP__|1|__CRm__| CoRegTrans  |
|       |_Cond__|1_1_1_1|_____________Ignored_by_Processor______________| SWI         |
+-------------------------------------------------------------------------------------+
```


### ARM11 SIMD Media instructions (ARM11/ARMv6) (formerly Undef opcode space)

```
+-------------------------------------------------------------------------------------+
|       |..3 ..................2 ..................1 ..................0|             |
|       |1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0|             |
|       |_Cond__|0_1_1|0_0|_Op__|__Rn___|__Rd___|1_1_1_1|_Op__|1|__Rm___| ParaAddSub  |
|       |_Cond__|0_1_1|0_1|0_0_0|__Rn___|__Rd___|_shift___|x|0_1|__Rm___| HalfPack    |
|       |_Cond__|0_1_1|0_1|U|1|____sat__|__Rd___|_shift___|x|0_1|__Rm___| WordSat     |
|       |_Cond__|0_1_1|0_1|U|1_0|__sat__|__Rd___|1_1_1_1|0_0_1_1|__Rm___| ParaHalfSat |
|       |_Cond__|0_1_1|0_1|0_1_1|1_1_1_1|__Rd___|1_1_1_1|0_0_1_1|__Rm___| RevWord     |
|       |_Cond__|0_1_1|0_1|0_1_1|1_1_1_1|__Rd___|1_1_1_1|1_0_1_1|__Rm___| RevPackHalf |
|       |_Cond__|0_1_1|0_1|1_1_1|1_1_1_1|__Rd___|1_1_1_1|1_0_1_1|__Rm___| RevSignHalf |
|       |_Cond__|0_1_1|0_1|0_0_0|__Rn___|__Rd___|1_1_1_1|1_0_1_1|__Rm___| SelectBytes |
|       |_Cond__|0_1_1|0_1|_Op__|__Rn___|__Rd___|rot|0_0|0_1_1_1|__Rm___| Extend U/S  |
|       |_Cond__|0_1_1|1_0|_Op__|Rd/RdHi|Rn/RdLo|__Rs___|_Op__|1|__Rm___| Multiplies  |
|       |_Cond__|0_1_1|1_1|0_0_0|__Rd___|__Rn___|__Rs___|0_0_0_1|__Rm___| DiffSum     |
|       |_Cond__|0_1_1|1_1|0_0_0|__Rd___|1_1_1_1|__Rs___|0_0_0_1|__Rm___| DiffSumAcc  |
|       |_Cond__|0_1_1_1_1_1_1_1|x_x_x_x_x_x_x_x_x_x_x_x|1_1_1_1|x_x_x_x| Undef       |
+-------------------------------------------------------------------------------------+
```




