
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15612 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 507.617 ; gain = 209.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:25]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:26]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:27]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:28]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:29]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:30]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:31]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:32]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:36]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:37]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:38]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:39]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:40]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:41]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:44]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:45]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:46]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:47]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:48]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:49]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:50]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:51]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:52]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:53]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:54]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:55]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:56]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:57]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:30]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:30]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (3#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDReg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDReg' (4#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:498]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:541]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:776]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (7#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'IDEXReg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IDEXReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXReg' (8#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IDEXReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (9#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (10#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'Mux32Bit2To1' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:72]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (12#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'HiLoRegisters' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/HiLoRegisters.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoRegisters' (14#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/HiLoRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEMReg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/EXMEMReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMReg' (15#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/EXMEMReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'CombLogicForBranching' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CombLogicForBranching' (16#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:59]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (17#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'MEMWBReg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/MEMWBReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBReg' (18#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/MEMWBReg.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc_src'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'if_id'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'id_ex'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc_adder2'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ex_mem'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc_adder'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'im'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sign_ext'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:66]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reg_file'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reg_dst'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mem_wb'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mem_to_reg'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu_src_a'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:74]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu_src_b'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu_control'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'branch_logic'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_mem'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hi_lo'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'shift2'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu'. This will prevent further optimization [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (19#1) [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design ALU32Bit has unconnected port Clk
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 581.988 ; gain = 283.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 581.988 ; gain = 283.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 581.988 ; gain = 283.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUSrcB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HiWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LoWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bgtz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Blez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:134]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:64]
INFO: [Synth 8-3971] The signal "RegisterFile:/regFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'ALUCntrl_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'hi_output_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'lo_output_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 581.988 ; gain = 283.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	 426 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  27 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	  25 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 3     
	  25 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 426 Input     32 Bit        Muxes := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IFIDReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	  25 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 3     
	  25 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 11    
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
Module HiLoRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module CombLogicForBranching 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module MEMWBReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:140]
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: C+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: C+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design ALU32Bit has unconnected port Clk
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "reg_file/regFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module Mux32Bit2To1__1.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module Mux32Bit2To1__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|data_mem    | memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+------------+------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|data_mem    | memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+------------+------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance reg_file/regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance reg_file/regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   100|
|3     |DSP48E1   |    10|
|4     |LUT1      |     3|
|5     |LUT2      |   363|
|6     |LUT3      |   208|
|7     |LUT4      |   247|
|8     |LUT5      |   529|
|9     |LUT6      |   730|
|10    |MUXF7     |   132|
|11    |MUXF8     |     7|
|12    |RAM256X1S |   128|
|13    |RAMB18E1  |     2|
|14    |FDCE      |    32|
|15    |FDRE      |   607|
|16    |FDSE      |     1|
|17    |LD        |   235|
|18    |IBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |  3339|
|2     |  pc           |ProgramCounter        |    32|
|3     |  im           |InstructionMemory     |   346|
|4     |  pc_adder     |PCAdder               |     9|
|5     |  if_id        |IFIDReg               |    64|
|6     |  reg_file     |RegisterFile          |     3|
|7     |  control      |Control               |    59|
|8     |  sign_ext     |SignExtension         |    33|
|9     |  id_ex        |IDEXReg               |   166|
|10    |  shift2       |Shifter               |   103|
|11    |  pc_adder2    |Adder                 |    40|
|12    |  reg_dst      |Mux32Bit2To1__1       |    10|
|13    |  alu_control  |ALUControl            |    66|
|14    |  alu_src_a    |Mux32Bit2To1__2       |    64|
|15    |  alu_src_b    |Mux32Bit2To1__3       |    64|
|16    |  alu          |ALU32Bit              |  1378|
|17    |  hi_lo        |HiLoRegisters         |   128|
|18    |  ex_mem       |EXMEMReg              |   147|
|19    |  branch_logic |CombLogicForBranching |     5|
|20    |  data_mem     |DataMemory            |   419|
|21    |  mem_wb       |MEMWBReg              |    71|
|22    |  mem_to_reg   |Mux32Bit2To1__4       |    64|
|23    |  pc_src       |Mux32Bit2To1          |    64|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 855.598 ; gain = 557.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 855.598 ; gain = 557.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 855.598 ; gain = 557.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 855.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 614 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 878.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  LD => LDCE: 235 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 878.531 ; gain = 580.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 878.531 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:02:06 2021...
