Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/chand/Desktop/EE214/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 97a6e9f0aa6a458b9f9daa71c769408c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clkdiv_asyncTb_behav xil_defaultlib.clkdiv_asyncTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDC
Compiling module unisims_ver.FDC_2
Compiling module xil_defaultlib.clkdiv_asynccntr_default
Compiling module xil_defaultlib.clkdiv_asyncTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clkdiv_asyncTb_behav
