// Seed: 1713195154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_16 = 1'b0;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd51
) (
    input uwire id_0,
    input tri id_1,
    input supply1 _id_2,
    input tri0 id_3
);
  logic id_5;
  ;
  int [-1 : ""] id_6;
  assign id_5 = -1;
  always begin : LABEL_0
    id_5 = -1;
  end
  wire [id_2 : ""] id_7;
  assign id_6 = 1;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_8,
      id_6,
      id_8,
      id_8,
      id_8
  );
endmodule
