{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 12:52:02 2017 " "Info: Processing started: Sun May 14 12:52:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] enable clk 5.740 ns register " "Info: tsu for register \"lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"enable\", clock pin = \"clk\") is 5.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.133 ns + Longest pin register " "Info: + Longest pin to register delay is 8.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns enable 1 PIN PIN_W12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 19; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -312 -16 152 -296 "enable" "" } { -392 1048 1096 -376 "enable" "" } { -344 1048 1096 -328 "enable" "" } { -296 1048 1096 -280 "enable" "" } { -248 1048 1096 -232 "enable" "" } { -200 1048 1096 -184 "enable" "" } { -152 1048 1096 -136 "enable" "" } { -104 1048 1096 -88 "enable" "" } { -56 1048 1096 -40 "enable" "" } { -8 1048 1096 8 "enable" "" } { 40 1048 1096 56 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.515 ns) + CELL(0.272 ns) 6.614 ns inst49~0 2 COMB LCCOMB_X22_Y14_N28 15 " "Info: 2: + IC(5.515 ns) + CELL(0.272 ns) = 6.614 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 15; COMB Node = 'inst49~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { enable inst49~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { 40 1200 1264 88 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.746 ns) 8.133 ns lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X25_Y15_N25 2 " "Info: 3: + IC(0.773 ns) + CELL(0.746 ns) = 8.133 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 2; REG Node = 'lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { inst49~0 lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.845 ns ( 22.69 % ) " "Info: Total cell delay = 1.845 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.288 ns ( 77.31 % ) " "Info: Total interconnect delay = 6.288 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.133 ns" { enable inst49~0 lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.133 ns" { enable {} enable~combout {} inst49~0 {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.515ns 0.773ns } { 0.000ns 0.827ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X25_Y15_N25 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 2; REG Node = 'lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.133 ns" { enable inst49~0 lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.133 ns" { enable {} enable~combout {} inst49~0 {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.515ns 0.773ns } { 0.000ns 0.827ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[8\] lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] 9.223 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[8\]\" through register \"lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 9.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X26_Y14_N25 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y14_N25; Fanout = 2; REG Node = 'lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.641 ns + Longest register pin " "Info: + Longest register to pin delay is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X26_Y14_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y14_N25; Fanout = 2; REG Node = 'lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.357 ns) 1.366 ns lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~42 2 COMB LCCOMB_X22_Y16_N12 1 " "Info: 2: + IC(1.009 ns) + CELL(0.357 ns) = 1.366 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 1; COMB Node = 'lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 1.878 ns lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~43 3 COMB LCCOMB_X22_Y16_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 1.878 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(2.144 ns) 6.641 ns out\[8\] 4 PIN PIN_V4 0 " "Info: 4: + IC(2.619 ns) + CELL(2.144 ns) = 6.641 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 out[8] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.773 ns ( 41.76 % ) " "Info: Total cell delay = 2.773 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.868 ns ( 58.24 % ) " "Info: Total interconnect delay = 3.868 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 {} out[8] {} } { 0.000ns 1.009ns 0.240ns 2.619ns } { 0.000ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[8] {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~42 {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 {} out[8] {} } { 0.000ns 1.009ns 0.240ns 2.619ns } { 0.000ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable out\[8\] 13.249 ns Longest " "Info: Longest tpd from source pin \"enable\" to destination pin \"out\[8\]\" is 13.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns enable 1 PIN PIN_W12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 19; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -312 -16 152 -296 "enable" "" } { -392 1048 1096 -376 "enable" "" } { -344 1048 1096 -328 "enable" "" } { -296 1048 1096 -280 "enable" "" } { -248 1048 1096 -232 "enable" "" } { -200 1048 1096 -184 "enable" "" } { -152 1048 1096 -136 "enable" "" } { -104 1048 1096 -88 "enable" "" } { -56 1048 1096 -40 "enable" "" } { -8 1048 1096 8 "enable" "" } { 40 1048 1096 56 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.156 ns) + CELL(0.272 ns) 6.255 ns inst47~0 2 COMB LCCOMB_X26_Y15_N12 15 " "Info: 2: + IC(5.156 ns) + CELL(0.272 ns) = 6.255 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 15; COMB Node = 'inst47~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { enable inst47~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -8 1312 1376 40 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.357 ns) 7.671 ns lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40 3 COMB LCCOMB_X25_Y17_N16 1 " "Info: 3: + IC(1.059 ns) + CELL(0.357 ns) = 7.671 ns; Loc. = LCCOMB_X25_Y17_N16; Fanout = 1; COMB Node = 'lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { inst47~0 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 8.486 ns lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~43 4 COMB LCCOMB_X22_Y16_N4 1 " "Info: 4: + IC(0.762 ns) + CELL(0.053 ns) = 8.486 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~40 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(2.144 ns) 13.249 ns out\[8\] 5 PIN PIN_V4 0 " "Info: 5: + IC(2.619 ns) + CELL(2.144 ns) = 13.249 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 out[8] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.653 ns ( 27.57 % ) " "Info: Total cell delay = 3.653 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.596 ns ( 72.43 % ) " "Info: Total interconnect delay = 9.596 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.249 ns" { enable inst47~0 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~40 lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.249 ns" { enable {} enable~combout {} inst47~0 {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~40 {} lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~43 {} out[8] {} } { 0.000ns 0.000ns 5.156ns 1.059ns 0.762ns 2.619ns } { 0.000ns 0.827ns 0.272ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] data\[7\] clk -2.444 ns register " "Info: th for register \"lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"data\[7\]\", clock pin = \"clk\") is -2.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 -16 152 -376 "clk" "" } { -264 232 296 -248 "clk" "" } { -168 232 296 -152 "clk" "" } { -72 232 296 -56 "clk" "" } { 24 232 296 40 "clk" "" } { -360 232 296 -344 "clk" "" } { -264 632 696 -248 "clk" "" } { -168 632 696 -152 "clk" "" } { -72 632 696 -56 "clk" "" } { 24 632 696 40 "clk" "" } { -360 632 696 -344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X25_Y17_N5 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 2; REG Node = 'lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.069 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns data\[7\] 1 PIN PIN_L7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 10; PIN Node = 'data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -360 -16 152 -344 "data\[14..0\]" "" } { -280 232 296 -264 "data\[14..0\]" "" } { -184 232 296 -168 "data\[14..0\]" "" } { -88 232 296 -72 "data\[14..0\]" "" } { 8 232 296 24 "data\[14..0\]" "" } { -376 232 296 -360 "data\[14..0\]" "" } { -280 632 696 -264 "data\[14..0\]" "" } { -184 632 696 -168 "data\[14..0\]" "" } { -88 632 696 -72 "data\[14..0\]" "" } { 8 632 696 24 "data\[14..0\]" "" } { -376 632 696 -360 "data\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.980 ns) + CELL(0.309 ns) 5.069 ns lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X25_Y17_N5 2 " "Info: 2: + IC(3.980 ns) + CELL(0.309 ns) = 5.069 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 2; REG Node = 'lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.289 ns" { data[7] lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 21.48 % ) " "Info: Total cell delay = 1.089 ns ( 21.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.980 ns ( 78.52 % ) " "Info: Total interconnect delay = 3.980 ns ( 78.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { data[7] lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { data[7] {} data[7]~combout {} lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.980ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { data[7] lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { data[7] {} data[7]~combout {} lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.980ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 12:52:02 2017 " "Info: Processing ended: Sun May 14 12:52:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
