FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Hardware info common to DECstation 5000/1xx systems (otherwise
 * known as 3min or kn02ba) and Personal DECstations 5000/xx ones
 * (otherwise known as maxine or kn02ca).
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1995,1996 by Paul M. Antoine, some code and definitions
 * are by courtesy of Chris Fraser.
 * Copyright (C) 2000, 2002, 2003, 2005  Maciej W. Rozycki
 *
 * These are addresses which have to be known early in the boot process.
 * For other addresses refer to tc.h, ioasic_addrs.h and friends.
 */
#ifndef __ASM_MIPS_DEC_KN02XA_H
#define __ASM_MIPS_DEC_KN02XA_H

#include <asm/dec/ioasic_addrs.h>

#define KN02XA_SLOT_BASE	0x1c000000

/*
 * Memory control ASIC registers.
 */
#define KN02XA_MER		0x0c400000	/* memory error register */
#define KN02XA_MSR		0x0c800000	/* memory size register */

/*
 * CPU control ASIC registers.
 */
#define KN02XA_MEM_CONF		0x0e000000	/* write timeout config */
#define KN02XA_EAR		0x0e000004	/* error address register */
#define KN02XA_BOOT0		0x0e000008	/* boot 0 register */
#define KN02XA_MEM_INTR		0x0e00000c	/* write err IRQ stat & ack */

/* bench 2431.1.0 806d4790e0ed */
/* bench 2431.1.1 d05489f3f827 */
/* bench 2431.1.2 cbc61be64e96 */
/* bench 2431.1.3 c3de162ffa5c */
/* bench 2431.1.4 7010a37dbb71 */
/* bench 2431.1.5 2b4d5b92d392 */
/* bench 2431.1.6 68af355854c5 */
/* bench 2431.1.7 498a20e5755d */
/* bench 2431.1.8 0125ffb14f62 */
/* bench 2431.1.9 dd3aa8af0f6f */
 */
#define KN02XA_MER_RES_28	(0xf<<28)	/* unused */
#define KN02XA_MER_RES_17	(0x3ff<<17)	/* unused */
#define KN02XA_MER_PAGERR	(1<<16)		/* 2k page boundary error */
#define KN02XA_MER_TRANSERR	(1<<15)		/* transfer length error */
#define KN02XA_MER_PARDIS	(1<<14)		/* parity error disable */
#define KN02XA_MER_SIZE		(1<<13)		/* r/o mirror of MSR_SIZE */
#define KN02XA_MER_RES_12	(1<<12)		/* unused */
#define KN02XA_MER_BYTERR	(0xf<<8)	/* byte lane error bitmask: */
#define KN02XA_MER_BYTERR_3	(0x8<<8)	/* byte lane #3 */
#define KN02XA_MER_BYTERR_2	(0x4<<8)	/* byte lane #2 */
#define KN02XA_MER_BYTERR_1	(0x2<<8)	/* byte lane #1 */
#define KN02XA_MER_BYTERR_0	(0x1<<8)	/* byte lane #0 */
#define KN02XA_MER_RES_0	(0xff<<0)	/* unused */

/*
 * Memory Size Register bits, common definitions.
 * The rest is defined in system-specific headers.
 */
#define KN02XA_MSR_RES_27	(0x1f<<27)	/* unused */
#define KN02XA_MSR_RES_14	(0x7<<14)	/* unused */
#define KN02XA_MSR_SIZE		(1<<13)		/* 16M/4M stride */
#define KN02XA_MSR_RES_0	(0x1fff<<0)	/* unused */

/*
 * Error Address Register bits.
 */
#define KN02XA_EAR_RES_29	(0x7<<29)	/* unused */
#define KN02XA_EAR_ADDRESS	(0x7ffffff<<2)	/* address involved */
#define KN02XA_EAR_RES_0	(0x3<<0)	/* unused */


#ifndef __ASSEMBLY__
/* bench 18540.1.0 1e1b2647cb06 */
/* bench 18540.1.1 233c0bdb0b24 */
/* bench 18540.1.2 3bb47c6e82a0 */
/* bench 18540.1.3 8baeefef06d0 */
/* bench 18540.1.4 3ce6858e6c90 */
/* bench 18540.1.5 4eb4aad09a17 */
/* bench 18540.1.6 dbaf861ed1a9 */
/* bench 18540.1.7 0d42b1808a0d */
/* bench 18540.1.8 4d9e93f05ae2 */
/* bench 18540.1.9 13c135cd7d6d */
/* bench 18540.1.10 085aff613faf */

#include <linux/interrupt.h>

struct pt_regs;

extern void dec_kn02xa_be_init(void);
extern int dec_kn02xa_be_handler(struct pt_regs *regs, int is_fixup);
/* bench 22506.1.0 afd228151ce0 */
/* bench 22506.1.1 7cf96807334b */
/* bench 22506.1.2 f5215ea484bb */
/* bench 22506.1.3 7aa510adff79 */

/* bench 19119.1.0 ede1c5e7bec5 */
/* bench 19119.1.1 354e15cff744 */
/* bench 19119.1.2 9d9279ef4912 */
/* bench 19119.1.3 8d57e6c5548a */
/* bench 19119.1.4 095ec93cd624 */
/* bench 19119.1.5 f5f5220a9c86 */
/* bench 19119.1.6 853bee13b4c3 */
/* bench 19119.1.7 5e939b385182 */
