# yaml-language-server: $schema=../../../schemas/inst_schema.json

vslidedown.vx:
  long_name: No synopsis available.
  description: |
      No description available.
  definedBy: V
  assembly: vm, vs2, xs1, vd
  encoding:
    match: 001111-----------100-----1010111
    variables:
    - name: vm
      location: 25-25
    - name: vs2
      location: 24-20
    - name: rs1
      location: 19-15
    - name: vd
      location: 11-7
  access:
    s: always
    u: always
    vs: always
    vu: always
  data_independent_timing: false
  operation(): |
      



  sail(): |
    {
      let SEW_pow  = get_sew_pow();
      let SEW      = get_sew();
      let LMUL_pow = get_lmul_pow();
      let VLEN_pow = get_vlen_pow();
      let num_elem = get_num_elem(LMUL_pow, SEW);
    
      if illegal_normal(vd, vm) then { handle_illegal(); return RETIRE_FAIL };
    
      let 'n = num_elem;
      let 'm = SEW;
    
      let vm_val  : vector('n, dec, bool)     = read_vmask(num_elem, vm, 0b00000);
      let rs1_val : nat                       = unsigned(X(rs1));
      let vs2_val : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vs2);
      let vd_val  : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vd);
      result      : vector('n, dec, bits('m)) = undefined;
      mask        : vector('n, dec, bool)     = undefined;
    
      (result, mask) = init_masked_result(num_elem, SEW, LMUL_pow, vd_val, vm_val);
    
      foreach (i from 0 to (num_elem - 1)) {
        if mask[i] then {
          result[i] = match funct6 {
            VX_VSLIDEUP    => {
                                if (vs2 == vd) then { handle_illegal(); return RETIRE_FAIL };
                                if i >= rs1_val then vs2_val[i - rs1_val] else vd_val[i]
                              },
            VX_VSLIDEDOWN  => {
                                let VLMAX = int_power(2, LMUL_pow + VLEN_pow - SEW_pow);
                                assert(VLMAX > 0 & VLMAX <= 'n);
                                if i + rs1_val < VLMAX then vs2_val[i + rs1_val] else zeros()
                              },
            VX_VRGATHER    => {
                                if (vs2 == vd) then { handle_illegal(); return RETIRE_FAIL };
                                let VLMAX = int_power(2, LMUL_pow + VLEN_pow - SEW_pow);
                                assert(VLMAX > 0 & VLMAX <= 'n);
                                if rs1_val < VLMAX then vs2_val[rs1_val] else zeros()
                              }
          }
        }
      };
    
      write_vreg(num_elem, SEW, LMUL_pow, vd, result);
      vstart = zeros();
      RETIRE_SUCCESS
    }
  
  